Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 22 10:03:43 2022
| Host         : L-C5H16J3 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 67
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| DPIP-1    | Warning  | Input pipelining        | 27         |
| DPOP-1    | Warning  | PREG Output pipelining  | 18         |
| DPOP-2    | Warning  | MREG Output pipelining  | 18         |
| PDCN-1569 | Warning  | LUT equation term check | 3          |
| RTSTAT-10 | Warning  | No routable loads       | 1          |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3 input design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3 output design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/fract0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_2_PROC/fract0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3 multiplier stage design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_3_PROC/fract0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
43 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]
 (the first 15 of 41 listed nets/buses).
Related violations: <none>


