#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 22 13:42:21 2020
# Process ID: 1800
# Current directory: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9772 C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.xpr
# Log file: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/vivado.log
# Journal file: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Keller/Desktop/201009_Projekt/led_appl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Keller/Desktop/201022_Projekt_400_leds/vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 764.703 ; gain = 123.695
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:module_ref:led_driver:1.0 - led_driver_0
Adding component instance block -- xilinx.com:module_ref:led_ram:1.0 - led_ram_0
Adding component instance block -- digilentinc.com:IP:PmodMTDS:1.0 - PmodMTDS_0
Successfully read diagram <design_led_appl> from BD file <C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 891.285 ; gain = 0.000
reset_run synth_1
update_module_reference design_led_appl_led_ram_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Keller/Desktop/201022_Projekt_400_leds/vivado'.
Upgrading 'C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd'
INFO: [IP_Flow 19-3420] Updated design_led_appl_led_ram_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'adr_in_led' width 9 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'adr_in_mb' width 9 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_led_appl_led_ram_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_led_appl_led_ram_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.srcs\sources_1\bd\design_led_appl\design_led_appl.bd> 
Wrote  : <C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ui/bd_84d3660.ui> 
update_module_reference design_led_appl_led_driver_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Keller/Desktop/201022_Projekt_400_leds/vivado'.
Upgrading 'C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd'
INFO: [IP_Flow 19-3420] Updated design_led_appl_led_driver_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'adr_out' width 9 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_led_appl_led_driver_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_led_appl_led_driver_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.srcs\sources_1\bd\design_led_appl\design_led_appl.bd> 
Wrote  : <C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ui/bd_84d3660.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 893.199 ; gain = 1.898
launch_runs synth_1 -jobs 4
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_ram_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_driver_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_driver_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.srcs\sources_1\bd\design_led_appl\design_led_appl.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/led_ram_0/adr_in_mb'(9) to net 'axi_gpio_1_gpio_io_o'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/synth/design_led_appl.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/led_ram_0/adr_in_mb'(9) to net 'axi_gpio_1_gpio_io_o'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/sim/design_led_appl.vhd
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hdl/design_led_appl_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_driver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
Exporting to file C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hw_handoff/design_led_appl.hwh
Generated Block Design Tcl file C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hw_handoff/design_led_appl_bd.tcl
Generated Hardware Definition File C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/synth/design_led_appl.hwdef
[Thu Oct 22 13:53:34 2020] Launched design_led_appl_led_driver_0_0_synth_1, design_led_appl_led_ram_0_0_synth_1...
Run output will be captured here:
design_led_appl_led_driver_0_0_synth_1: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/design_led_appl_led_driver_0_0_synth_1/runme.log
design_led_appl_led_ram_0_0_synth_1: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/design_led_appl_led_ram_0_0_synth_1/runme.log
[Thu Oct 22 13:53:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1050.324 ; gain = 157.125
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {9}] [get_bd_cells axi_gpio_1]
endgroup
reset_run design_led_appl_axi_gpio_1_0_synth_1
save_bd_design
Wrote  : <C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.srcs\sources_1\bd\design_led_appl\design_led_appl.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /PmodMTDS_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_ram_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_driver_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /led_driver_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\Keller\Desktop\201022_Projekt_400_leds\led_appl\led_appl.srcs\sources_1\bd\design_led_appl\design_led_appl.bd> 
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/synth/design_led_appl.vhd
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/sim/design_led_appl.vhd
VHDL Output written to : C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hdl/design_led_appl_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_driver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodMTDS_0 .
Exporting to file C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hw_handoff/design_led_appl.hwh
Generated Block Design Tcl file C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hw_handoff/design_led_appl_bd.tcl
Generated Hardware Definition File C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/synth/design_led_appl.hwdef
[Thu Oct 22 13:57:22 2020] Launched design_led_appl_axi_gpio_1_0_synth_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/design_led_appl_axi_gpio_1_0_synth_1/runme.log
[Thu Oct 22 13:57:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.863 ; gain = 21.375
launch_runs impl_1 -jobs 4
[Thu Oct 22 13:59:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 2002.234 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 2002.234 ; gain = 0.000
Generating merged BMM file for the design top 'design_led_appl_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/ip/design_led_appl_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2002.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 56 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.813 ; gain = 1009.949
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.172 ; gain = 29.359
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct 22 14:08:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/impl_1/runme.log
file copy -force C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper.sysdef C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf

launch_sdk -workspace C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.sdk -hwspec C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.sdk -hwspec C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
close_bd_design [get_bd_designs design_led_appl]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct 22 15:50:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/synth_1/runme.log
[Thu Oct 22 15:50:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/Keller/Desktop/201022_Projekt_400_leds/led_appl/led_appl.runs/impl_1/runme.log
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 20:59:46 2020...
