

================================================================
== Vitis HLS Report for 'shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Sat Feb 24 10:59:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pattern_gen_frm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p_CIV-fsva3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |       48|       48|         1|          1|          1|    48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       68|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_2_fu_93_p2        |         +|   0|  0|  13|           6|           1|
    |icmp_ln31_fu_87_p2  |      icmp|   0|  0|  10|           6|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|          12|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    6|         12|
    |ap_sig_allocacmp_temp_led_V_load  |   9|          2|    3|          6|
    |i_fu_46                           |   9|          2|    6|         12|
    |temp_led_V_fu_42                  |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   19|         38|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |i_fu_46           |  6|   0|    6|          0|
    |temp_led_V_fu_42  |  3|   0|    3|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 11|   0|   11|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1|  return value|
|tmp_o_V_reload    |   in|    3|     ap_none|                                  tmp_o_V_reload|        scalar|
|top_led_o         |  out|    3|      ap_vld|                                       top_led_o|       pointer|
|top_led_o_ap_vld  |  out|    1|      ap_vld|                                       top_led_o|       pointer|
+------------------+-----+-----+------------+------------------------------------------------+--------------+

