SIMLOG:: Cycle           4 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000002 I: 00000002 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000004 I: 00000004 R: 1   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000006 I: 00000006 R: 1   1 00000000 M: 0 0 00000051 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000008 I: 00000008 R: 1   1 00000051 M: 0 0 00005151 00000051 00000000
SIMLOG:: Cycle           9 PC: 0000000a I: 0000000a R: 1   2 00005151 M: 0 0 000000b0 00000000 00000000
SIMLOG:: Cycle          10 PC: 0000000c I: 0000000c R: 1   2 000000b0 M: 0 0 0000a0b0 000000b0 00000000
SIMLOG:: Cycle          11 PC: 0000000e I: 0000000e R: 1   3 0000a0b0 M: 0 0 0000f201 00005151 00000000
SIMLOG:: Cycle          12 PC: 00000010 I: 00000010 R: 1   4 0000f201 M: 0 0 00007fff 000000b0 00000000
SIMLOG:: Cycle          13 PC: 00000012 I: 00000012 R: 1   6 00007fff M: 0 0 00008dfe 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000014 I: 00000014 R: 1   7 00008dfe M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000016 I: 00000016 R: 1   8 00000000 M: 0 0 0000f8df 0000a0b0 00000000
SIMLOG:: Cycle          16 PC: 00000016 I: 00000016 R: 1   9 0000f8df M: 0 0 0000ff8d 00000000 00000000
SIMLOG:: Cycle          17 PC: 00000016 I: 00000016 R: 0   0 0000ff8d M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          18 PC: 00000016 I: 00000016 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          18

SIMLOG:: inst_count          12

