Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Workspace/CECS 225/Lab5_RegisterFile/regfile_Tester_isim_beh.exe" -prj "D:/Workspace/CECS 225/Lab5_RegisterFile/regfile_Tester_beh.prj" "work.regfile_Tester" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Workspace/CECS 225/Lab5_RegisterFile/regfile.v" into library work
Analyzing Verilog file "D:/Workspace/CECS 225/Lab5_RegisterFile/regfile_Tester.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module regfile
Compiling module regfile_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Workspace/CECS 225/Lab5_RegisterFile/regfile_Tester_isim_beh.exe
Fuse Memory Usage: 28076 KB
Fuse CPU Usage: 359 ms
