Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb6f7cf2309b4c8ea51a39df752e7f4b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_ff_nn_behav xil_defaultlib.TB_ff_nn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 3 into 'weights_input' is out of bounds [D:/pantherun/Vivado/ff_nn/ff_nn.srcs/sources_1/new/ff_nn.v:50]
WARNING: [VRFC 10-3705] select index 3 into 'weights_input' is out of bounds [D:/pantherun/Vivado/ff_nn/ff_nn.srcs/sources_1/new/ff_nn.v:51]
WARNING: [VRFC 10-3705] select index 3 into 'weights_input' is out of bounds [D:/pantherun/Vivado/ff_nn/ff_nn.srcs/sources_1/new/ff_nn.v:52]
WARNING: [VRFC 10-3705] select index 3 into 'weights_input' is out of bounds [D:/pantherun/Vivado/ff_nn/ff_nn.srcs/sources_1/new/ff_nn.v:53]
WARNING: [VRFC 10-3705] select index 2 into 'biases_output' is out of bounds [D:/pantherun/Vivado/ff_nn/ff_nn.srcs/sources_1/new/ff_nn.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ff_nn
Compiling module xil_defaultlib.TB_ff_nn
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_ff_nn_behav
