{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692666699382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692666699382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 19:11:39 2023 " "Processing started: Mon Aug 21 19:11:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692666699382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692666699382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692666699382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692666699732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692666699732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoBCD " "Found entity 1: decoBCD" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666708887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666708887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoBCD_tb " "Found entity 1: decoBCD_tb" {  } { { "decoBCD_tb.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692666708889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692666708889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoBCD " "Elaborating entity \"decoBCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692666708915 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoBCD.sv(2) " "Verilog HDL Always Construct warning at decoBCD.sv(2): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoBCD.sv(5) " "Inferred latch for \"out\[0\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoBCD.sv(5) " "Inferred latch for \"out\[1\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoBCD.sv(5) " "Inferred latch for \"out\[2\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoBCD.sv(5) " "Inferred latch for \"out\[3\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoBCD.sv(5) " "Inferred latch for \"out\[4\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoBCD.sv(5) " "Inferred latch for \"out\[5\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoBCD.sv(5) " "Inferred latch for \"out\[6\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoBCD.sv(5) " "Inferred latch for \"out\[7\]\" at decoBCD.sv(5)" {  } { { "decoBCD.sv" "" { Text "C:/Users/aleji/Desktop/Lab2/ebarrantes_digital_design_lab_2023/Ejercicio1/decoBCD.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1692666708916 "|decoBCD"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692666708961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 19:11:48 2023 " "Processing ended: Mon Aug 21 19:11:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692666708961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692666708961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692666708961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692666708961 ""}
