# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 21 2020 23:36:16

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
			6.1.2::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
			6.4.2::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|i_Clk  | Frequency: 252.36 MHz  | Target: 127.88 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|i_Clk     top|i_Clk      7820             3857        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       2049         top|i_Clk:R            
i_UART_RX   i_Clk       1754         top|i_Clk:R            


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       8741          top|i_Clk:R            
o_Segment1_B  i_Clk       8418          top|i_Clk:R            
o_Segment1_C  i_Clk       8705          top|i_Clk:R            
o_Segment1_D  i_Clk       8418          top|i_Clk:R            
o_Segment1_E  i_Clk       8418          top|i_Clk:R            
o_Segment1_F  i_Clk       8327          top|i_Clk:R            
o_Segment1_G  i_Clk       8327          top|i_Clk:R            
o_Segment2_A  i_Clk       8327          top|i_Clk:R            
o_Segment2_B  i_Clk       8460          top|i_Clk:R            
o_Segment2_C  i_Clk       8362          top|i_Clk:R            
o_Segment2_D  i_Clk       8649          top|i_Clk:R            
o_Segment2_E  i_Clk       8418          top|i_Clk:R            
o_Segment2_F  i_Clk       8327          top|i_Clk:R            
o_Segment2_G  i_Clk       8460          top|i_Clk:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -120        top|i_Clk:R            
i_UART_RX   i_Clk       -78         top|i_Clk:R            


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       8314                  top|i_Clk:R            
o_Segment1_B  i_Clk       7970                  top|i_Clk:R            
o_Segment1_C  i_Clk       8293                  top|i_Clk:R            
o_Segment1_D  i_Clk       7970                  top|i_Clk:R            
o_Segment1_E  i_Clk       7970                  top|i_Clk:R            
o_Segment1_F  i_Clk       7907                  top|i_Clk:R            
o_Segment1_G  i_Clk       7907                  top|i_Clk:R            
o_Segment2_A  i_Clk       7907                  top|i_Clk:R            
o_Segment2_B  i_Clk       8041                  top|i_Clk:R            
o_Segment2_C  i_Clk       7907                  top|i_Clk:R            
o_Segment2_D  i_Clk       8230                  top|i_Clk:R            
o_Segment2_E  i_Clk       7970                  top|i_Clk:R            
o_Segment2_F  i_Clk       7907                  top|i_Clk:R            
o_Segment2_G  i_Clk       8041                  top|i_Clk:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|i_Clk
***************************************
Clock: top|i_Clk
Frequency: 252.36 MHz | Target: 127.88 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in3
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Setup Constraint : 7820p
Path slack       : 3858p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3149
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
uart_rx.timer_5_LC_1_6_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   3857  RISE       1
uart_rx.timer_5_LC_1_6_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   3857  RISE       2
uart_rx.timer_6_LC_1_6_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   3857  RISE       1
uart_rx.timer_6_LC_1_6_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   3857  RISE       2
uart_rx.timer_7_LC_1_6_7/carryin        LogicCell40_SEQ_MODE_1000      0              5488   3857  RISE       1
uart_rx.timer_7_LC_1_6_7/carryout       LogicCell40_SEQ_MODE_1000    126              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5811   3857  RISE       1
I__127/I                                InMux                          0              5811   3857  RISE       1
I__127/O                                InMux                        259              6070   3857  RISE       1
uart_rx.timer_8_LC_1_7_0/in3            LogicCell40_SEQ_MODE_1000      0              6070   3857  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in3
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Setup Constraint : 7820p
Path slack       : 3858p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3149
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
uart_rx.timer_5_LC_1_6_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   3857  RISE       1
uart_rx.timer_5_LC_1_6_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   3857  RISE       2
uart_rx.timer_6_LC_1_6_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   3857  RISE       1
uart_rx.timer_6_LC_1_6_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   3857  RISE       2
uart_rx.timer_7_LC_1_6_7/carryin        LogicCell40_SEQ_MODE_1000      0              5488   3857  RISE       1
uart_rx.timer_7_LC_1_6_7/carryout       LogicCell40_SEQ_MODE_1000    126              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5811   3857  RISE       1
I__127/I                                InMux                          0              5811   3857  RISE       1
I__127/O                                InMux                        259              6070   3857  RISE       1
uart_rx.timer_8_LC_1_7_0/in3            LogicCell40_SEQ_MODE_1000      0              6070   3857  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 2049


Data Path Delay                4157
+ Setup Time                    274
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2049

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                            top                        0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__262/I                              Odrv4                      0      1127               RISE  1       
I__262/O                              Odrv4                      351    1478               RISE  1       
I__264/I                              Span4Mux_v                 0      1478               RISE  1       
I__264/O                              Span4Mux_v                 351    1829               RISE  1       
I__270/I                              Span4Mux_v                 0      1829               RISE  1       
I__270/O                              Span4Mux_v                 351    2179               RISE  1       
I__276/I                              LocalMux                   0      2179               RISE  1       
I__276/O                              LocalMux                   330    2509               RISE  1       
I__283/I                              InMux                      0      2509               RISE  1       
I__283/O                              InMux                      259    2768               RISE  1       
uart_rx.state_RNO_0_2_LC_2_7_6/in0    LogicCell40_SEQ_MODE_0000  0      2768               RISE  1       
uart_rx.state_RNO_0_2_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    3217               RISE  1       
I__199/I                              Odrv4                      0      3217               RISE  1       
I__199/O                              Odrv4                      351    3568               RISE  1       
I__200/I                              LocalMux                   0      3568               RISE  1       
I__200/O                              LocalMux                   330    3897               RISE  1       
I__201/I                              InMux                      0      3897               RISE  1       
I__201/O                              InMux                      259    4157               RISE  1       
uart_rx.state_2_LC_2_5_3/in3          LogicCell40_SEQ_MODE_1000  0      4157               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__542/I                                            ClkMux                     0      2073               RISE  1       
I__542/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.1.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 1754


Data Path Delay                3764
+ Setup Time                    372
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 1754

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                             top                        0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__391/I                              Odrv4                      0      1127               RISE  1       
I__391/O                              Odrv4                      351    1478               RISE  1       
I__394/I                              Span4Mux_v                 0      1478               RISE  1       
I__394/O                              Span4Mux_v                 351    1829               RISE  1       
I__397/I                              LocalMux                   0      1829               RISE  1       
I__397/O                              LocalMux                   330    2158               RISE  1       
I__402/I                              InMux                      0      2158               RISE  1       
I__402/O                              InMux                      259    2418               RISE  1       
uart_rx.state_RNO_2_2_LC_1_5_1/in0    LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
uart_rx.state_RNO_2_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_0000  449    2867               RISE  1       
I__122/I                              LocalMux                   0      2867               RISE  1       
I__122/O                              LocalMux                   330    3196               RISE  1       
I__123/I                              InMux                      0      3196               RISE  1       
I__123/O                              InMux                      259    3456               RISE  1       
I__124/I                              CascadeMux                 0      3456               RISE  1       
I__124/O                              CascadeMux                 0      3456               RISE  1       
uart_rx.state_RNO_1_2_LC_2_5_2/in2    LogicCell40_SEQ_MODE_0000  0      3456               RISE  1       
uart_rx.state_RNO_1_2_LC_2_5_2/ltout  LogicCell40_SEQ_MODE_0000  309    3764               RISE  1       
I__121/I                              CascadeMux                 0      3764               RISE  1       
I__121/O                              CascadeMux                 0      3764               RISE  1       
uart_rx.state_2_LC_2_5_3/in2          LogicCell40_SEQ_MODE_1000  0      3764               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__542/I                                            ClkMux                     0      2073               RISE  1       
I__542/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8741


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             8741

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_4_10_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__344/I                                Odrv4                      0      2921               RISE  1       
I__344/O                                Odrv4                      351    3272               RISE  1       
I__345/I                                Span4Mux_v                 0      3272               RISE  1       
I__345/O                                Span4Mux_v                 351    3623               RISE  1       
I__346/I                                Span4Mux_s2_h              0      3623               RISE  1       
I__346/O                                Span4Mux_s2_h              203    3826               RISE  1       
I__347/I                                LocalMux                   0      3826               RISE  1       
I__347/O                                LocalMux                   330    4156               RISE  1       
I__348/I                                IoInMux                    0      4156               RISE  1       
I__348/O                                IoInMux                    259    4415               RISE  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4415               RISE  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6653               FALL  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      6653               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8741               FALL  1       
o_Segment1_A                            top                        0      8741               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8418


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8418

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__543/I                                            ClkMux                     0      2073               RISE  1       
I__543/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_4_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__550/I                                Odrv4                      0      2921               RISE  1       
I__550/O                                Odrv4                      351    3272               RISE  1       
I__551/I                                Span4Mux_s3_h              0      3272               RISE  1       
I__551/O                                Span4Mux_s3_h              231    3503               RISE  1       
I__552/I                                LocalMux                   0      3503               RISE  1       
I__552/O                                LocalMux                   330    3833               RISE  1       
I__553/I                                IoInMux                    0      3833               RISE  1       
I__553/O                                IoInMux                    259    4093               RISE  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4093               RISE  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6330               FALL  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      6330               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8418               FALL  1       
o_Segment1_B                            top                        0      8418               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8705


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5784
---------------------------- ------
Clock To Out Delay             8705

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_4_10_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__359/I                                Odrv4                      0      2921               RISE  1       
I__359/O                                Odrv4                      351    3272               RISE  1       
I__360/I                                Span4Mux_s3_h              0      3272               RISE  1       
I__360/O                                Span4Mux_s3_h              231    3503               RISE  1       
I__361/I                                IoSpan4Mux                 0      3503               RISE  1       
I__361/O                                IoSpan4Mux                 288    3791               RISE  1       
I__362/I                                LocalMux                   0      3791               RISE  1       
I__362/O                                LocalMux                   330    4121               RISE  1       
I__363/I                                IoInMux                    0      4121               RISE  1       
I__363/O                                IoInMux                    259    4380               RISE  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4380               RISE  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6617               FALL  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      6617               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8705               FALL  1       
o_Segment1_C                            top                        0      8705               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8418


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8418

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_4_10_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__349/I                                Odrv4                      0      2921               RISE  1       
I__349/O                                Odrv4                      351    3272               RISE  1       
I__350/I                                Span4Mux_s3_h              0      3272               RISE  1       
I__350/O                                Span4Mux_s3_h              231    3503               RISE  1       
I__351/I                                LocalMux                   0      3503               RISE  1       
I__351/O                                LocalMux                   330    3833               RISE  1       
I__352/I                                IoInMux                    0      3833               RISE  1       
I__352/O                                IoInMux                    259    4093               RISE  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4093               RISE  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6330               FALL  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6330               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8418               FALL  1       
o_Segment1_D                            top                        0      8418               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8418


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8418

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__543/I                                            ClkMux                     0      2073               RISE  1       
I__543/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_4_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__611/I                                Odrv4                      0      2921               RISE  1       
I__611/O                                Odrv4                      351    3272               RISE  1       
I__612/I                                Span4Mux_s3_h              0      3272               RISE  1       
I__612/O                                Span4Mux_s3_h              231    3503               RISE  1       
I__613/I                                LocalMux                   0      3503               RISE  1       
I__613/O                                LocalMux                   330    3833               RISE  1       
I__614/I                                IoInMux                    0      3833               RISE  1       
I__614/O                                IoInMux                    259    4093               RISE  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4093               RISE  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6330               FALL  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6330               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8418               FALL  1       
o_Segment1_E                            top                        0      8418               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_4_10_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__353/I                                Odrv12                     0      2921               RISE  1       
I__353/O                                Odrv12                     491    3412               RISE  1       
I__354/I                                LocalMux                   0      3412               RISE  1       
I__354/O                                LocalMux                   330    3742               RISE  1       
I__355/I                                IoInMux                    0      3742               RISE  1       
I__355/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_F                            top                        0      8327               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_4_10_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__356/I                                Odrv12                     0      2921               RISE  1       
I__356/O                                Odrv12                     491    3412               RISE  1       
I__357/I                                LocalMux                   0      3412               RISE  1       
I__357/O                                LocalMux                   330    3742               RISE  1       
I__358/I                                IoInMux                    0      3742               RISE  1       
I__358/O                                IoInMux                    259    4001               RISE  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment1_G                            top                        0      8327               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__541/I                                            ClkMux                     0      2073               RISE  1       
I__541/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_4_8_7/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__303/I                                Odrv12                     0      2921               RISE  1       
I__303/O                                Odrv12                     491    3412               RISE  1       
I__304/I                                LocalMux                   0      3412               RISE  1       
I__304/O                                LocalMux                   330    3742               RISE  1       
I__305/I                                IoInMux                    0      3742               RISE  1       
I__305/O                                IoInMux                    259    4001               RISE  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment2_A                            top                        0      8327               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8460


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5539
---------------------------- ------
Clock To Out Delay             8460

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_2_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__178/I                                Odrv12                     0      2921               RISE  1       
I__178/O                                Odrv12                     491    3412               RISE  1       
I__179/I                                Span12Mux_s1_h             0      3412               RISE  1       
I__179/O                                Span12Mux_s1_h             133    3546               RISE  1       
I__180/I                                LocalMux                   0      3546               RISE  1       
I__180/O                                LocalMux                   330    3875               RISE  1       
I__181/I                                IoInMux                    0      3875               RISE  1       
I__181/O                                IoInMux                    259    4135               RISE  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4135               RISE  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6372               FALL  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      6372               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8460               FALL  1       
o_Segment2_B                            top                        0      8460               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8362


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5441
---------------------------- ------
Clock To Out Delay             8362

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_2_9_1/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__182/I                                Odrv4                      0      2921               RISE  1       
I__182/O                                Odrv4                      351    3272               RISE  1       
I__183/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__183/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__184/I                                LocalMux                   0      3447               RISE  1       
I__184/O                                LocalMux                   330    3777               RISE  1       
I__185/I                                IoInMux                    0      3777               RISE  1       
I__185/O                                IoInMux                    259    4037               RISE  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4037               RISE  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6274               FALL  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      6274               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8362               FALL  1       
o_Segment2_C                            top                        0      8362               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8649


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5728
---------------------------- ------
Clock To Out Delay             8649

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_2_9_4/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__173/I                                Odrv4                      0      2921               RISE  1       
I__173/O                                Odrv4                      351    3272               RISE  1       
I__174/I                                Span4Mux_s1_h              0      3272               RISE  1       
I__174/O                                Span4Mux_s1_h              175    3447               RISE  1       
I__175/I                                IoSpan4Mux                 0      3447               RISE  1       
I__175/O                                IoSpan4Mux                 288    3735               RISE  1       
I__176/I                                LocalMux                   0      3735               RISE  1       
I__176/O                                LocalMux                   330    4065               RISE  1       
I__177/I                                IoInMux                    0      4065               RISE  1       
I__177/O                                IoInMux                    259    4324               RISE  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4324               RISE  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6561               FALL  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6561               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8649               FALL  1       
o_Segment2_D                            top                        0      8649               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8418


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5497
---------------------------- ------
Clock To Out Delay             8418

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__541/I                                            ClkMux                     0      2073               RISE  1       
I__541/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_4_8_1/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__257/I                                Odrv4                      0      2921               RISE  1       
I__257/O                                Odrv4                      351    3272               RISE  1       
I__258/I                                Span4Mux_s3_h              0      3272               RISE  1       
I__258/O                                Span4Mux_s3_h              231    3503               RISE  1       
I__259/I                                LocalMux                   0      3503               RISE  1       
I__259/O                                LocalMux                   330    3833               RISE  1       
I__260/I                                IoInMux                    0      3833               RISE  1       
I__260/O                                IoInMux                    259    4093               RISE  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4093               RISE  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6330               FALL  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6330               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8418               FALL  1       
o_Segment2_E                            top                        0      8418               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__300/I                                Odrv12                     0      2921               RISE  1       
I__300/O                                Odrv12                     491    3412               RISE  1       
I__301/I                                LocalMux                   0      3412               RISE  1       
I__301/O                                LocalMux                   330    3742               RISE  1       
I__302/I                                IoInMux                    0      3742               RISE  1       
I__302/O                                IoInMux                    259    4001               RISE  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment2_F                            top                        0      8327               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8460


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5539
---------------------------- ------
Clock To Out Delay             8460

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_2_9_7/lcout    LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__296/I                                Odrv12                     0      2921               RISE  1       
I__296/O                                Odrv12                     491    3412               RISE  1       
I__297/I                                Span12Mux_s1_h             0      3412               RISE  1       
I__297/O                                Span12Mux_s1_h             133    3546               RISE  1       
I__298/I                                LocalMux                   0      3546               RISE  1       
I__298/O                                LocalMux                   330    3875               RISE  1       
I__299/I                                IoInMux                    0      3875               RISE  1       
I__299/O                                IoInMux                    259    4135               RISE  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4135               RISE  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6372               FALL  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6372               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8460               FALL  1       
o_Segment2_G                            top                        0      8460               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -120


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2501
---------------------------- ------
Hold Time                      -120

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                            top                        0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__262/I                              Odrv4                      0      923                FALL  1       
I__262/O                              Odrv4                      372    1295               FALL  1       
I__264/I                              Span4Mux_v                 0      1295               FALL  1       
I__264/O                              Span4Mux_v                 372    1666               FALL  1       
I__267/I                              LocalMux                   0      1666               FALL  1       
I__267/O                              LocalMux                   309    1975               FALL  1       
I__273/I                              InMux                      0      1975               FALL  1       
I__273/O                              InMux                      217    2192               FALL  1       
I__280/I                              CascadeMux                 0      2192               FALL  1       
I__280/O                              CascadeMux                 0      2192               FALL  1       
uart_rx.state_RNO_1_4_LC_2_4_1/in2    LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
uart_rx.state_RNO_1_4_LC_2_4_1/ltout  LogicCell40_SEQ_MODE_0000  309    2501               RISE  1       
I__126/I                              CascadeMux                 0      2501               RISE  1       
I__126/O                              CascadeMux                 0      2501               RISE  1       
uart_rx.state_4_LC_2_4_2/in2          LogicCell40_SEQ_MODE_1000  0      2501               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__545/I                                            ClkMux                     0      2073               RISE  1       
I__545/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -78


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2459
---------------------------- ------
Hold Time                       -78

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                             top                        0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__392/I                              Odrv4                      0      923                FALL  1       
I__392/O                              Odrv4                      372    1295               FALL  1       
I__395/I                              Span4Mux_v                 0      1295               FALL  1       
I__395/O                              Span4Mux_v                 372    1666               FALL  1       
I__399/I                              LocalMux                   0      1666               FALL  1       
I__399/O                              LocalMux                   309    1975               FALL  1       
I__404/I                              InMux                      0      1975               FALL  1       
I__404/O                              InMux                      217    2192               FALL  1       
uart_rx.state_RNO_0_1_LC_2_6_3/in3    LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
uart_rx.state_RNO_0_1_LC_2_6_3/ltout  LogicCell40_SEQ_MODE_0000  267    2459               RISE  1       
I__139/I                              CascadeMux                 0      2459               RISE  1       
I__139/O                              CascadeMux                 0      2459               RISE  1       
uart_rx.state_1_LC_2_6_4/in2          LogicCell40_SEQ_MODE_1000  0      2459               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__539/I                                            ClkMux                     0      2073               RISE  1       
I__539/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8314


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5393
---------------------------- ------
Clock To Out Delay             8314

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_4_10_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__344/I                                Odrv4                      0      2921               FALL  1       
I__344/O                                Odrv4                      372    3293               FALL  1       
I__345/I                                Span4Mux_v                 0      3293               FALL  1       
I__345/O                                Span4Mux_v                 372    3665               FALL  1       
I__346/I                                Span4Mux_s2_h              0      3665               FALL  1       
I__346/O                                Span4Mux_s2_h              203    3868               FALL  1       
I__347/I                                LocalMux                   0      3868               FALL  1       
I__347/O                                LocalMux                   309    4177               FALL  1       
I__348/I                                IoInMux                    0      4177               FALL  1       
I__348/O                                IoInMux                    217    4394               FALL  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4394               FALL  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6400               RISE  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      6400               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8314               RISE  1       
o_Segment1_A                            top                        0      8314               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7970


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5049
---------------------------- ------
Clock To Out Delay             7970

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__543/I                                            ClkMux                     0      2073               RISE  1       
I__543/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_4_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__550/I                                Odrv4                      0      2921               FALL  1       
I__550/O                                Odrv4                      372    3293               FALL  1       
I__551/I                                Span4Mux_s3_h              0      3293               FALL  1       
I__551/O                                Span4Mux_s3_h              231    3525               FALL  1       
I__552/I                                LocalMux                   0      3525               FALL  1       
I__552/O                                LocalMux                   309    3833               FALL  1       
I__553/I                                IoInMux                    0      3833               FALL  1       
I__553/O                                IoInMux                    217    4051               FALL  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4051               FALL  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6056               RISE  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      6056               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7970               RISE  1       
o_Segment1_B                            top                        0      7970               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8293


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5372
---------------------------- ------
Clock To Out Delay             8293

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_4_10_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__359/I                                Odrv4                      0      2921               FALL  1       
I__359/O                                Odrv4                      372    3293               FALL  1       
I__360/I                                Span4Mux_s3_h              0      3293               FALL  1       
I__360/O                                Span4Mux_s3_h              231    3525               FALL  1       
I__361/I                                IoSpan4Mux                 0      3525               FALL  1       
I__361/O                                IoSpan4Mux                 323    3847               FALL  1       
I__362/I                                LocalMux                   0      3847               FALL  1       
I__362/O                                LocalMux                   309    4156               FALL  1       
I__363/I                                IoInMux                    0      4156               FALL  1       
I__363/O                                IoInMux                    217    4373               FALL  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4373               FALL  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6379               RISE  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      6379               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8293               RISE  1       
o_Segment1_C                            top                        0      8293               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7970


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5049
---------------------------- ------
Clock To Out Delay             7970

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_4_10_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__349/I                                Odrv4                      0      2921               FALL  1       
I__349/O                                Odrv4                      372    3293               FALL  1       
I__350/I                                Span4Mux_s3_h              0      3293               FALL  1       
I__350/O                                Span4Mux_s3_h              231    3525               FALL  1       
I__351/I                                LocalMux                   0      3525               FALL  1       
I__351/O                                LocalMux                   309    3833               FALL  1       
I__352/I                                IoInMux                    0      3833               FALL  1       
I__352/O                                IoInMux                    217    4051               FALL  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4051               FALL  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6056               RISE  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6056               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7970               RISE  1       
o_Segment1_D                            top                        0      7970               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7970


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5049
---------------------------- ------
Clock To Out Delay             7970

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__543/I                                            ClkMux                     0      2073               RISE  1       
I__543/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_4_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__611/I                                Odrv4                      0      2921               FALL  1       
I__611/O                                Odrv4                      372    3293               FALL  1       
I__612/I                                Span4Mux_s3_h              0      3293               FALL  1       
I__612/O                                Span4Mux_s3_h              231    3525               FALL  1       
I__613/I                                LocalMux                   0      3525               FALL  1       
I__613/O                                LocalMux                   309    3833               FALL  1       
I__614/I                                IoInMux                    0      3833               FALL  1       
I__614/O                                IoInMux                    217    4051               FALL  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4051               FALL  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6056               RISE  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6056               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7970               RISE  1       
o_Segment1_E                            top                        0      7970               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_4_10_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__353/I                                Odrv12                     0      2921               FALL  1       
I__353/O                                Odrv12                     540    3461               FALL  1       
I__354/I                                LocalMux                   0      3461               FALL  1       
I__354/O                                LocalMux                   309    3770               FALL  1       
I__355/I                                IoInMux                    0      3770               FALL  1       
I__355/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_F                            top                        0      7907               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__540/I                                            ClkMux                     0      2073               RISE  1       
I__540/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_4_10_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__356/I                                Odrv12                     0      2921               FALL  1       
I__356/O                                Odrv12                     540    3461               FALL  1       
I__357/I                                LocalMux                   0      3461               FALL  1       
I__357/O                                LocalMux                   309    3770               FALL  1       
I__358/I                                IoInMux                    0      3770               FALL  1       
I__358/O                                IoInMux                    217    3987               FALL  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment1_G                            top                        0      7907               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__541/I                                            ClkMux                     0      2073               RISE  1       
I__541/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_4_8_7/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__303/I                                Odrv12                     0      2921               FALL  1       
I__303/O                                Odrv12                     540    3461               FALL  1       
I__304/I                                LocalMux                   0      3461               FALL  1       
I__304/O                                LocalMux                   309    3770               FALL  1       
I__305/I                                IoInMux                    0      3770               FALL  1       
I__305/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_A                            top                        0      7907               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8041


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5120
---------------------------- ------
Clock To Out Delay             8041

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_2_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__178/I                                Odrv12                     0      2921               FALL  1       
I__178/O                                Odrv12                     540    3461               FALL  1       
I__179/I                                Span12Mux_s1_h             0      3461               FALL  1       
I__179/O                                Span12Mux_s1_h             133    3595               FALL  1       
I__180/I                                LocalMux                   0      3595               FALL  1       
I__180/O                                LocalMux                   309    3903               FALL  1       
I__181/I                                IoInMux                    0      3903               FALL  1       
I__181/O                                IoInMux                    217    4121               FALL  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4121               FALL  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6127               RISE  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      6127               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8041               RISE  1       
o_Segment2_B                            top                        0      8041               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_2_9_1/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__182/I                                Odrv4                      0      2921               FALL  1       
I__182/O                                Odrv4                      372    3293               FALL  1       
I__183/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__183/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__184/I                                LocalMux                   0      3461               FALL  1       
I__184/O                                LocalMux                   309    3770               FALL  1       
I__185/I                                IoInMux                    0      3770               FALL  1       
I__185/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_C                            top                        0      7907               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8230


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5309
---------------------------- ------
Clock To Out Delay             8230

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_2_9_4/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__173/I                                Odrv4                      0      2921               FALL  1       
I__173/O                                Odrv4                      372    3293               FALL  1       
I__174/I                                Span4Mux_s1_h              0      3293               FALL  1       
I__174/O                                Span4Mux_s1_h              168    3461               FALL  1       
I__175/I                                IoSpan4Mux                 0      3461               FALL  1       
I__175/O                                IoSpan4Mux                 323    3784               FALL  1       
I__176/I                                LocalMux                   0      3784               FALL  1       
I__176/O                                LocalMux                   309    4093               FALL  1       
I__177/I                                IoInMux                    0      4093               FALL  1       
I__177/O                                IoInMux                    217    4310               FALL  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4310               FALL  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6316               RISE  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6316               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8230               RISE  1       
o_Segment2_D                            top                        0      8230               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7970


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5049
---------------------------- ------
Clock To Out Delay             7970

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__541/I                                            ClkMux                     0      2073               RISE  1       
I__541/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_4_8_1/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__257/I                                Odrv4                      0      2921               FALL  1       
I__257/O                                Odrv4                      372    3293               FALL  1       
I__258/I                                Span4Mux_s3_h              0      3293               FALL  1       
I__258/O                                Span4Mux_s3_h              231    3525               FALL  1       
I__259/I                                LocalMux                   0      3525               FALL  1       
I__259/O                                LocalMux                   309    3833               FALL  1       
I__260/I                                IoInMux                    0      3833               FALL  1       
I__260/O                                IoInMux                    217    4051               FALL  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4051               FALL  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6056               RISE  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6056               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7970               RISE  1       
o_Segment2_E                            top                        0      7970               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__300/I                                Odrv12                     0      2921               FALL  1       
I__300/O                                Odrv12                     540    3461               FALL  1       
I__301/I                                LocalMux                   0      3461               FALL  1       
I__301/O                                LocalMux                   309    3770               FALL  1       
I__302/I                                IoInMux                    0      3770               FALL  1       
I__302/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_F                            top                        0      7907               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8041


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5120
---------------------------- ------
Clock To Out Delay             8041

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__533/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__533/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__534/I                                            GlobalMux                  0      1918               RISE  1       
I__534/O                                            GlobalMux                  154    2073               RISE  1       
I__535/I                                            ClkMux                     0      2073               RISE  1       
I__535/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_2_9_7/lcout    LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__296/I                                Odrv12                     0      2921               FALL  1       
I__296/O                                Odrv12                     540    3461               FALL  1       
I__297/I                                Span12Mux_s1_h             0      3461               FALL  1       
I__297/O                                Span12Mux_s1_h             133    3595               FALL  1       
I__298/I                                LocalMux                   0      3595               FALL  1       
I__298/O                                LocalMux                   309    3903               FALL  1       
I__299/I                                IoInMux                    0      3903               FALL  1       
I__299/O                                IoInMux                    217    4121               FALL  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4121               FALL  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6127               RISE  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6127               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8041               RISE  1       
o_Segment2_G                            top                        0      8041               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in3
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Setup Constraint : 7820p
Path slack       : 3858p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3149
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
uart_rx.timer_5_LC_1_6_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   3857  RISE       1
uart_rx.timer_5_LC_1_6_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   3857  RISE       2
uart_rx.timer_6_LC_1_6_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   3857  RISE       1
uart_rx.timer_6_LC_1_6_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   3857  RISE       2
uart_rx.timer_7_LC_1_6_7/carryin        LogicCell40_SEQ_MODE_1000      0              5488   3857  RISE       1
uart_rx.timer_7_LC_1_6_7/carryout       LogicCell40_SEQ_MODE_1000    126              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5615   3857  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5811   3857  RISE       1
I__127/I                                InMux                          0              5811   3857  RISE       1
I__127/O                                InMux                        259              6070   3857  RISE       1
uart_rx.timer_8_LC_1_7_0/in3            LogicCell40_SEQ_MODE_1000      0              6070   3857  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/in3
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Setup Constraint : 7820p
Path slack       : 4180p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2827
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5748
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
uart_rx.timer_5_LC_1_6_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   3857  RISE       1
uart_rx.timer_5_LC_1_6_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   3857  RISE       2
uart_rx.timer_6_LC_1_6_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   3857  RISE       1
uart_rx.timer_6_LC_1_6_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   3857  RISE       2
I__92/I                                 InMux                          0              5488   4180  RISE       1
I__92/O                                 InMux                        259              5748   4180  RISE       1
uart_rx.timer_7_LC_1_6_7/in3            LogicCell40_SEQ_MODE_1000      0              5748   4180  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/in3
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Setup Constraint : 7820p
Path slack       : 4306p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2701
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5622
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
uart_rx.timer_5_LC_1_6_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   3857  RISE       1
uart_rx.timer_5_LC_1_6_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   3857  RISE       2
I__93/I                                 InMux                          0              5362   4306  RISE       1
I__93/O                                 InMux                        259              5622   4306  RISE       1
uart_rx.timer_6_LC_1_6_6/in3            LogicCell40_SEQ_MODE_1000      0              5622   4306  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/in3
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Setup Constraint : 7820p
Path slack       : 4433p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
uart_rx.timer_4_LC_1_6_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   3857  RISE       1
uart_rx.timer_4_LC_1_6_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   3857  RISE       2
I__94/I                                 InMux                          0              5236   4433  RISE       1
I__94/O                                 InMux                        259              5495   4433  RISE       1
uart_rx.timer_5_LC_1_6_5/in3            LogicCell40_SEQ_MODE_1000      0              5495   4433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/in3
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Setup Constraint : 7820p
Path slack       : 4559p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2448
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5369
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
uart_rx.timer_3_LC_1_6_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   3857  RISE       1
uart_rx.timer_3_LC_1_6_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   3857  RISE       2
I__95/I                                 InMux                          0              5110   4559  RISE       1
I__95/O                                 InMux                        259              5369   4559  RISE       1
uart_rx.timer_4_LC_1_6_4/in3            LogicCell40_SEQ_MODE_1000      0              5369   4559  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/in3
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Setup Constraint : 7820p
Path slack       : 4685p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
uart_rx.timer_2_LC_1_6_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   3857  RISE       1
uart_rx.timer_2_LC_1_6_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   3857  RISE       2
I__96/I                                 InMux                          0              4983   4685  RISE       1
I__96/O                                 InMux                        259              5243   4685  RISE       1
uart_rx.timer_3_LC_1_6_3/in3            LogicCell40_SEQ_MODE_1000      0              5243   4685  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/ce
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/ce
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/ce
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/ce
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/ce
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/ce
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/ce
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : 7820p
Path slack       : 4706p

Capture Clock Arrival Time (top|i_Clk:R#2)    7820
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10201

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__521/I                                Odrv4                          0              2921   4706  RISE       1
I__521/O                                Odrv4                        351              3272   4706  RISE       1
I__524/I                                Span4Mux_h                     0              3272   4706  RISE       1
I__524/O                                Span4Mux_h                   302              3574   4706  RISE       1
I__527/I                                LocalMux                       0              3574   4706  RISE       1
I__527/O                                LocalMux                     330              3903   4706  RISE       1
I__530/I                                InMux                          0              3903   4706  RISE       1
I__530/O                                InMux                        259              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in1    LogicCell40_SEQ_MODE_0000      0              4163   4706  RISE       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    400              4563   4706  RISE       8
I__364/I                                LocalMux                       0              4563   4706  RISE       1
I__364/O                                LocalMux                     330              4892   4706  RISE       1
I__365/I                                CEMux                          0              4892   4706  RISE       1
I__365/O                                CEMux                        603              5495   4706  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/ce        LogicCell40_SEQ_MODE_1000      0              5495   4706  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_1_7_0/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in3
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Setup Constraint : 7820p
Path slack       : 4713p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2294
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5215
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_1_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4713  RISE       3
I__234/I                                LocalMux                       0              2921   4713  RISE       1
I__234/O                                LocalMux                     330              3251   4713  RISE       1
I__237/I                                InMux                          0              3251   4713  RISE       1
I__237/O                                InMux                        259              3510   4713  RISE       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4713  RISE       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4713  FALL       1
I__210/I                                CascadeMux                     0              3896   4713  FALL       1
I__210/O                                CascadeMux                     0              3896   4713  FALL       1
uart_rx.state_RNO_0_2_LC_2_7_6/in2      LogicCell40_SEQ_MODE_0000      0              3896   4713  FALL       1
uart_rx.state_RNO_0_2_LC_2_7_6/lcout    LogicCell40_SEQ_MODE_0000    379              4275   4713  RISE       1
I__199/I                                Odrv4                          0              4275   4713  RISE       1
I__199/O                                Odrv4                        351              4626   4713  RISE       1
I__200/I                                LocalMux                       0              4626   4713  RISE       1
I__200/O                                LocalMux                     330              4955   4713  RISE       1
I__201/I                                InMux                          0              4955   4713  RISE       1
I__201/O                                InMux                        259              5215   4713  RISE       1
uart_rx.state_2_LC_2_5_3/in3            LogicCell40_SEQ_MODE_1000      0              5215   4713  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/sr
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_7_LC_1_6_7/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/sr
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_6_LC_1_6_6/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/sr
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_5_LC_1_6_5/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/sr
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_4_LC_1_6_4/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/sr
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_3_LC_1_6_3/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/sr
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_2_LC_1_6_2/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/sr
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_1_LC_1_6_1/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/sr
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5278
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__148/I                                Odrv4                          0              3959   4720  RISE       1
I__148/O                                Odrv4                        351              4310   4720  RISE       1
I__150/I                                Span4Mux_s1_h                  0              4310   4720  RISE       1
I__150/O                                Span4Mux_s1_h                175              4485   4720  RISE       1
I__152/I                                LocalMux                       0              4485   4720  RISE       1
I__152/O                                LocalMux                     330              4815   4720  RISE       1
I__154/I                                SRMux                          0              4815   4720  RISE       1
I__154/O                                SRMux                        463              5278   4720  RISE       1
uart_rx.timer_0_LC_1_6_0/sr             LogicCell40_SEQ_MODE_1000      0              5278   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in3
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2287
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       5
I__157/I                                 LocalMux                       0              2921   4720  RISE       1
I__157/O                                 LocalMux                     330              3251   4720  RISE       1
I__160/I                                 InMux                          0              3251   4720  RISE       1
I__160/O                                 InMux                        259              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/ltout   LogicCell40_SEQ_MODE_0000    386              3896   4720  FALL       1
I__99/I                                  CascadeMux                     0              3896   4720  FALL       1
I__99/O                                  CascadeMux                     0              3896   4720  FALL       1
uart_rx.state_RNIS2KG1_2_LC_2_5_5/in2    LogicCell40_SEQ_MODE_0000      0              3896   4720  FALL       1
uart_rx.state_RNIS2KG1_2_LC_2_5_5/ltout  LogicCell40_SEQ_MODE_0000    344              4240   4720  FALL       1
I__172/I                                 CascadeMux                     0              4240   4720  FALL       1
I__172/O                                 CascadeMux                     0              4240   4720  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/in2    LogicCell40_SEQ_MODE_0000      0              4240   4720  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    379              4619   4720  RISE       2
I__246/I                                 LocalMux                       0              4619   4720  RISE       1
I__246/O                                 LocalMux                     330              4948   4720  RISE       1
I__247/I                                 InMux                          0              4948   4720  RISE       1
I__247/O                                 InMux                        259              5208   4720  RISE       1
uart_rx.state_0_LC_2_6_1/in3             LogicCell40_SEQ_MODE_1000      0              5208   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in3
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Setup Constraint : 7820p
Path slack       : 4720p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2287
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       5
I__157/I                                 LocalMux                       0              2921   4720  RISE       1
I__157/O                                 LocalMux                     330              3251   4720  RISE       1
I__160/I                                 InMux                          0              3251   4720  RISE       1
I__160/O                                 InMux                        259              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/in0     LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/ltout   LogicCell40_SEQ_MODE_0000    386              3896   4720  FALL       1
I__99/I                                  CascadeMux                     0              3896   4720  FALL       1
I__99/O                                  CascadeMux                     0              3896   4720  FALL       1
uart_rx.state_RNIS2KG1_2_LC_2_5_5/in2    LogicCell40_SEQ_MODE_0000      0              3896   4720  FALL       1
uart_rx.state_RNIS2KG1_2_LC_2_5_5/ltout  LogicCell40_SEQ_MODE_0000    344              4240   4720  FALL       1
I__172/I                                 CascadeMux                     0              4240   4720  FALL       1
I__172/O                                 CascadeMux                     0              4240   4720  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/in2    LogicCell40_SEQ_MODE_0000      0              4240   4720  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    379              4619   4720  RISE       2
I__246/I                                 LocalMux                       0              4619   4720  RISE       1
I__246/O                                 LocalMux                     330              4948   4720  RISE       1
I__248/I                                 InMux                          0              4948   4720  RISE       1
I__248/O                                 InMux                        259              5208   4720  RISE       1
uart_rx.state_iso_0_LC_2_6_7/in3         LogicCell40_SEQ_MODE_1000      0              5208   4720  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_4_7_0/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in2
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Setup Constraint : 7820p
Path slack       : 4791p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2118
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5039
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_4_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4790  RISE       1
I__293/I                                 Odrv12                         0              2921   4790  RISE       1
I__293/O                                 Odrv12                       491              3412   4790  RISE       1
I__294/I                                 LocalMux                       0              3412   4790  RISE       1
I__294/O                                 LocalMux                     330              3742   4790  RISE       1
I__295/I                                 InMux                          0              3742   4790  RISE       1
I__295/O                                 InMux                        259              4001   4790  RISE       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/in0    LogicCell40_SEQ_MODE_0000      0              4001   4790  RISE       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              4450   4790  RISE       2
I__186/I                                 LocalMux                       0              4450   4790  RISE       1
I__186/O                                 LocalMux                     330              4780   4790  RISE       1
I__187/I                                 InMux                          0              4780   4790  RISE       1
I__187/O                                 InMux                        259              5039   4790  RISE       1
I__189/I                                 CascadeMux                     0              5039   4790  RISE       1
I__189/O                                 CascadeMux                     0              5039   4790  RISE       1
uart_rx.state_0_LC_2_6_1/in2             LogicCell40_SEQ_MODE_1000      0              5039   4790  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_4_7_0/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in2
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Setup Constraint : 7820p
Path slack       : 4791p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2118
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5039
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_4_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4790  RISE       1
I__293/I                                 Odrv12                         0              2921   4790  RISE       1
I__293/O                                 Odrv12                       491              3412   4790  RISE       1
I__294/I                                 LocalMux                       0              3412   4790  RISE       1
I__294/O                                 LocalMux                     330              3742   4790  RISE       1
I__295/I                                 InMux                          0              3742   4790  RISE       1
I__295/O                                 InMux                        259              4001   4790  RISE       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/in0    LogicCell40_SEQ_MODE_0000      0              4001   4790  RISE       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    449              4450   4790  RISE       2
I__186/I                                 LocalMux                       0              4450   4790  RISE       1
I__186/O                                 LocalMux                     330              4780   4790  RISE       1
I__188/I                                 InMux                          0              4780   4790  RISE       1
I__188/O                                 InMux                        259              5039   4790  RISE       1
I__190/I                                 CascadeMux                     0              5039   4790  RISE       1
I__190/O                                 CascadeMux                     0              5039   4790  RISE       1
uart_rx.state_iso_0_LC_2_6_7/in2         LogicCell40_SEQ_MODE_1000      0              5039   4790  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/in3
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Setup Constraint : 7820p
Path slack       : 4811p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2196
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
uart_rx.timer_1_LC_1_6_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   3857  RISE       1
uart_rx.timer_1_LC_1_6_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   3857  RISE       2
I__97/I                                 InMux                          0              4857   4811  RISE       1
I__97/O                                 InMux                        259              5117   4811  RISE       1
uart_rx.timer_2_LC_1_6_2/in3            LogicCell40_SEQ_MODE_1000      0              5117   4811  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in0
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Setup Constraint : 7820p
Path slack       : 4867p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4825  RISE       3
I__223/I                                LocalMux                       0              2921   4825  RISE       1
I__223/O                                LocalMux                     330              3251   4825  RISE       1
I__225/I                                InMux                          0              3251   4867  RISE       1
I__225/O                                InMux                        259              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4867  FALL       1
I__245/I                                CascadeMux                     0              3896   4867  FALL       1
I__245/O                                CascadeMux                     0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4867  RISE       4
I__240/I                                LocalMux                       0              4275   4867  RISE       1
I__240/O                                LocalMux                     330              4605   4867  RISE       1
I__242/I                                InMux                          0              4605   4867  RISE       1
I__242/O                                InMux                        259              4864   4867  RISE       1
uart_rx.state_1_LC_2_6_4/in0            LogicCell40_SEQ_MODE_1000      0              4864   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in0
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Setup Constraint : 7820p
Path slack       : 4867p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4825  RISE       3
I__223/I                                LocalMux                       0              2921   4825  RISE       1
I__223/O                                LocalMux                     330              3251   4825  RISE       1
I__225/I                                InMux                          0              3251   4867  RISE       1
I__225/O                                InMux                        259              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4867  FALL       1
I__245/I                                CascadeMux                     0              3896   4867  FALL       1
I__245/O                                CascadeMux                     0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4867  RISE       4
I__240/I                                LocalMux                       0              4275   4867  RISE       1
I__240/O                                LocalMux                     330              4605   4867  RISE       1
I__244/I                                InMux                          0              4605   4867  RISE       1
I__244/O                                InMux                        259              4864   4867  RISE       1
uart_rx.state_3_LC_2_6_6/in0            LogicCell40_SEQ_MODE_1000      0              4864   4867  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/sr
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Setup Constraint : 7820p
Path slack       : 4895p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2182
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5103
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       4
I__133/I                                LocalMux                       0              2921   4720  RISE       1
I__133/O                                LocalMux                     330              3251   4720  RISE       1
I__137/I                                InMux                          0              3251   4720  RISE       1
I__137/O                                InMux                        259              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4720  RISE       9
I__149/I                                Odrv4                          0              3959   4895  RISE       1
I__149/O                                Odrv4                        351              4310   4895  RISE       1
I__151/I                                LocalMux                       0              4310   4895  RISE       1
I__151/O                                LocalMux                     330              4640   4895  RISE       1
I__153/I                                SRMux                          0              4640   4895  RISE       1
I__153/O                                SRMux                        463              5103   4895  RISE       1
uart_rx.timer_8_LC_1_7_0/sr             LogicCell40_SEQ_MODE_1000      0              5103   4895  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_1_7_0/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in1
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Setup Constraint : 7820p
Path slack       : 4903p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1978
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_1_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4713  RISE       3
I__234/I                                LocalMux                       0              2921   4713  RISE       1
I__234/O                                LocalMux                     330              3251   4713  RISE       1
I__237/I                                InMux                          0              3251   4713  RISE       1
I__237/O                                InMux                        259              3510   4713  RISE       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4713  RISE       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4902  RISE       1
I__220/I                                Odrv4                          0              3959   4902  RISE       1
I__220/O                                Odrv4                        351              4310   4902  RISE       1
I__221/I                                LocalMux                       0              4310   4902  RISE       1
I__221/O                                LocalMux                     330              4640   4902  RISE       1
I__222/I                                InMux                          0              4640   4902  RISE       1
I__222/O                                InMux                        259              4899   4902  RISE       1
uart_rx.state_4_LC_2_4_2/in1            LogicCell40_SEQ_MODE_1000      0              4899   4902  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in1
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Setup Constraint : 7820p
Path slack       : 4903p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1978
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       5
I__157/I                                LocalMux                       0              2921   4720  RISE       1
I__157/O                                LocalMux                     330              3251   4720  RISE       1
I__160/I                                InMux                          0              3251   4720  RISE       1
I__160/O                                InMux                        259              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4720  RISE       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4902  RISE       1
I__140/I                                Odrv4                          0              3959   4902  RISE       1
I__140/O                                Odrv4                        351              4310   4902  RISE       1
I__141/I                                LocalMux                       0              4310   4902  RISE       1
I__141/O                                LocalMux                     330              4640   4902  RISE       1
I__142/I                                InMux                          0              4640   4902  RISE       1
I__142/O                                InMux                        259              4899   4902  RISE       1
uart_rx.state_1_LC_2_6_4/in1            LogicCell40_SEQ_MODE_1000      0              4899   4902  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in1
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Setup Constraint : 7820p
Path slack       : 4938p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4762  RISE       5
I__110/I                              LocalMux                       0              2921   4762  RISE       1
I__110/O                              LocalMux                     330              3251   4762  RISE       1
I__115/I                              InMux                          0              3251   4937  RISE       1
I__115/O                              InMux                        259              3510   4937  RISE       1
uart_rx.state_RNO_2_3_LC_2_5_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4937  RISE       1
uart_rx.state_RNO_2_3_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4937  FALL       1
I__125/I                              CascadeMux                     0              3896   4937  FALL       1
I__125/O                              CascadeMux                     0              3896   4937  FALL       1
uart_rx.state_RNO_1_3_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              3896   4937  FALL       1
uart_rx.state_RNO_1_3_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4937  RISE       1
I__129/I                              LocalMux                       0              4275   4937  RISE       1
I__129/O                              LocalMux                     330              4605   4937  RISE       1
I__130/I                              InMux                          0              4605   4937  RISE       1
I__130/O                              InMux                        259              4864   4937  RISE       1
uart_rx.state_3_LC_2_6_6/in1          LogicCell40_SEQ_MODE_1000      0              4864   4937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/in3
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Setup Constraint : 7820p
Path slack       : 4938p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2069
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   3857  RISE       2
I__98/I                                 InMux                          0              4731   4937  RISE       1
I__98/O                                 InMux                        259              4990   4937  RISE       1
uart_rx.timer_1_LC_1_6_1/in3            LogicCell40_SEQ_MODE_1000      0              4990   4937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in1
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Setup Constraint : 7820p
Path slack       : 4938p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4825  RISE       3
I__223/I                                LocalMux                       0              2921   4825  RISE       1
I__223/O                                LocalMux                     330              3251   4825  RISE       1
I__225/I                                InMux                          0              3251   4867  RISE       1
I__225/O                                InMux                        259              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4867  FALL       1
I__245/I                                CascadeMux                     0              3896   4867  FALL       1
I__245/O                                CascadeMux                     0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4867  RISE       4
I__240/I                                LocalMux                       0              4275   4867  RISE       1
I__240/O                                LocalMux                     330              4605   4867  RISE       1
I__241/I                                InMux                          0              4605   4937  RISE       1
I__241/O                                InMux                        259              4864   4937  RISE       1
uart_rx.state_0_LC_2_6_1/in1            LogicCell40_SEQ_MODE_1000      0              4864   4937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in1
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Setup Constraint : 7820p
Path slack       : 4938p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1943
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4864
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4825  RISE       3
I__223/I                                LocalMux                       0              2921   4825  RISE       1
I__223/O                                LocalMux                     330              3251   4825  RISE       1
I__225/I                                InMux                          0              3251   4867  RISE       1
I__225/O                                InMux                        259              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4867  RISE       1
uart_rx.timer_RNI2MNN_8_LC_2_7_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4867  FALL       1
I__245/I                                CascadeMux                     0              3896   4867  FALL       1
I__245/O                                CascadeMux                     0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in2    LogicCell40_SEQ_MODE_0000      0              3896   4867  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4867  RISE       4
I__240/I                                LocalMux                       0              4275   4867  RISE       1
I__240/O                                LocalMux                     330              4605   4867  RISE       1
I__243/I                                InMux                          0              4605   4937  RISE       1
I__243/O                                InMux                        259              4864   4937  RISE       1
uart_rx.state_iso_0_LC_2_6_7/in1        LogicCell40_SEQ_MODE_1000      0              4864   4937  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in1
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : 7820p
Path slack       : 4952p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__471/I                                  LocalMux                       0              2921   4951  RISE       1
I__471/O                                  LocalMux                     330              3251   4951  RISE       1
I__476/I                                  InMux                          0              3251   4951  RISE       1
I__476/O                                  InMux                        259              3510   4951  RISE       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4951  RISE       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4951  RISE       2
I__436/I                                  Odrv4                          0              3910   4951  RISE       1
I__436/O                                  Odrv4                        351              4261   4951  RISE       1
I__437/I                                  LocalMux                       0              4261   4951  RISE       1
I__437/O                                  LocalMux                     330              4591   4951  RISE       1
I__438/I                                  InMux                          0              4591   4951  RISE       1
I__438/O                                  InMux                        259              4850   4951  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/in1         LogicCell40_SEQ_MODE_1000      0              4850   4951  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in2
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Setup Constraint : 7820p
Path slack       : 5022p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1887
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4808
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4762  RISE       5
I__111/I                              LocalMux                       0              2921   5022  RISE       1
I__111/O                              LocalMux                     330              3251   5022  RISE       1
I__116/I                              InMux                          0              3251   5022  RISE       1
I__116/O                              InMux                        259              3510   5022  RISE       1
uart_rx.state_RNO_2_2_LC_1_5_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   5022  RISE       1
uart_rx.state_RNO_2_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5022  RISE       1
I__122/I                              LocalMux                       0              3910   5022  RISE       1
I__122/O                              LocalMux                     330              4240   5022  RISE       1
I__123/I                              InMux                          0              4240   5022  RISE       1
I__123/O                              InMux                        259              4499   5022  RISE       1
I__124/I                              CascadeMux                     0              4499   5022  RISE       1
I__124/O                              CascadeMux                     0              4499   5022  RISE       1
uart_rx.state_RNO_1_2_LC_2_5_2/in2    LogicCell40_SEQ_MODE_0000      0              4499   5022  RISE       1
uart_rx.state_RNO_1_2_LC_2_5_2/ltout  LogicCell40_SEQ_MODE_0000    309              4808   5022  RISE       1
I__121/I                              CascadeMux                     0              4808   5022  RISE       1
I__121/O                              CascadeMux                     0              4808   5022  RISE       1
uart_rx.state_2_LC_2_5_3/in2          LogicCell40_SEQ_MODE_1000      0              4808   5022  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in3
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : 7820p
Path slack       : 5078p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__471/I                                  LocalMux                       0              2921   4951  RISE       1
I__471/O                                  LocalMux                     330              3251   4951  RISE       1
I__476/I                                  InMux                          0              3251   4951  RISE       1
I__476/O                                  InMux                        259              3510   4951  RISE       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4951  RISE       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4951  RISE       2
I__436/I                                  Odrv4                          0              3910   4951  RISE       1
I__436/O                                  Odrv4                        351              4261   4951  RISE       1
I__437/I                                  LocalMux                       0              4261   4951  RISE       1
I__437/O                                  LocalMux                     330              4591   4951  RISE       1
I__439/I                                  InMux                          0              4591   5078  RISE       1
I__439/O                                  InMux                        259              4850   5078  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/in3         LogicCell40_SEQ_MODE_1000      0              4850   5078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_1_6_4/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in0
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Setup Constraint : 7820p
Path slack       : 5183p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_1_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4727  RISE       5
I__165/I                              LocalMux                       0              2921   4727  RISE       1
I__165/O                              LocalMux                     330              3251   4727  RISE       1
I__169/I                              InMux                          0              3251   5183  RISE       1
I__169/O                              InMux                        259              3510   5183  RISE       1
uart_rx.state_RNO_0_4_LC_2_5_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   5183  RISE       1
uart_rx.state_RNO_0_4_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5183  RISE       1
I__155/I                              LocalMux                       0              3959   5183  RISE       1
I__155/O                              LocalMux                     330              4289   5183  RISE       1
I__156/I                              InMux                          0              4289   5183  RISE       1
I__156/O                              InMux                        259              4548   5183  RISE       1
uart_rx.state_4_LC_2_4_2/in0          LogicCell40_SEQ_MODE_1000      0              4548   5183  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in0
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__507/I                                LocalMux                       0              2921   5232  RISE       1
I__507/O                                LocalMux                     330              3251   5232  RISE       1
I__511/I                                InMux                          0              3251   5232  RISE       1
I__511/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__492/I                                LocalMux                       0              3910   5232  RISE       1
I__492/O                                LocalMux                     330              4240   5232  RISE       1
I__494/I                                InMux                          0              4240   5232  RISE       1
I__494/O                                InMux                        259              4499   5232  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/in0       LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in0
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__470/I                                LocalMux                       0              2921   5232  RISE       1
I__470/O                                LocalMux                     330              3251   5232  RISE       1
I__475/I                                InMux                          0              3251   5232  RISE       1
I__475/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__516/I                                LocalMux                       0              3910   5232  RISE       1
I__516/O                                LocalMux                     330              4240   5232  RISE       1
I__520/I                                InMux                          0              4240   5232  RISE       1
I__520/O                                InMux                        259              4499   5232  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/in0       LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in0
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__508/I                                  LocalMux                       0              2921   5232  RISE       1
I__508/O                                  LocalMux                     330              3251   5232  RISE       1
I__512/I                                  InMux                          0              3251   5232  RISE       1
I__512/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__386/I                                  LocalMux                       0              3910   5232  RISE       1
I__386/O                                  LocalMux                     330              4240   5232  RISE       1
I__388/I                                  InMux                          0              4240   5232  RISE       1
I__388/O                                  InMux                        259              4499   5232  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/in0         LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in0
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__509/I                                  LocalMux                       0              2921   5232  RISE       1
I__509/O                                  LocalMux                     330              3251   5232  RISE       1
I__513/I                                  InMux                          0              3251   5232  RISE       1
I__513/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       1
I__290/I                                  LocalMux                       0              3910   5232  RISE       1
I__290/O                                  LocalMux                     330              4240   5232  RISE       1
I__291/I                                  InMux                          0              4240   5232  RISE       1
I__291/O                                  InMux                        259              4499   5232  RISE       1
uart_rx.state_6_LC_4_7_0/in0              LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in0
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__508/I                                  LocalMux                       0              2921   5232  RISE       1
I__508/O                                  LocalMux                     330              3251   5232  RISE       1
I__512/I                                  InMux                          0              3251   5232  RISE       1
I__512/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__386/I                                  LocalMux                       0              3910   5232  RISE       1
I__386/O                                  LocalMux                     330              4240   5232  RISE       1
I__389/I                                  InMux                          0              4240   5232  RISE       1
I__389/O                                  InMux                        259              4499   5232  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/in0         LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in0
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : 7820p
Path slack       : 5232p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__507/I                                LocalMux                       0              2921   5232  RISE       1
I__507/O                                LocalMux                     330              3251   5232  RISE       1
I__511/I                                InMux                          0              3251   5232  RISE       1
I__511/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__492/I                                LocalMux                       0              3910   5232  RISE       1
I__492/O                                LocalMux                     330              4240   5232  RISE       1
I__496/I                                InMux                          0              4240   5232  RISE       1
I__496/O                                InMux                        259              4499   5232  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/in0       LogicCell40_SEQ_MODE_1000      0              4499   5232  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in1
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : 7820p
Path slack       : 5254p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__483/I                                  LocalMux                       0              2921   5036  RISE       1
I__483/O                                  LocalMux                     330              3251   5036  RISE       1
I__488/I                                  InMux                          0              3251   5253  RISE       1
I__488/O                                  InMux                        259              3510   5253  RISE       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5253  RISE       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5253  RISE       2
I__420/I                                  LocalMux                       0              3959   5253  RISE       1
I__420/O                                  LocalMux                     330              4289   5253  RISE       1
I__422/I                                  InMux                          0              4289   5253  RISE       1
I__422/O                                  InMux                        259              4548   5253  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/in1         LogicCell40_SEQ_MODE_1000      0              4548   5253  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_1_6_3/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in2
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Setup Constraint : 7820p
Path slack       : 5253p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1656
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4577
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_1_6_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4874  RISE       4
I__213/I                              Odrv4                          0              2921   5253  RISE       1
I__213/O                              Odrv4                        351              3272   5253  RISE       1
I__217/I                              Span4Mux_v                     0              3272   5253  RISE       1
I__217/O                              Span4Mux_v                   351              3623   5253  RISE       1
I__218/I                              LocalMux                       0              3623   5253  RISE       1
I__218/O                              LocalMux                     330              3952   5253  RISE       1
I__219/I                              InMux                          0              3952   5253  RISE       1
I__219/O                              InMux                        259              4212   5253  RISE       1
uart_rx.state_RNO_1_4_LC_2_4_1/in0    LogicCell40_SEQ_MODE_0000      0              4212   5253  RISE       1
uart_rx.state_RNO_1_4_LC_2_4_1/ltout  LogicCell40_SEQ_MODE_0000    365              4577   5253  RISE       1
I__126/I                              CascadeMux                     0              4577   5253  RISE       1
I__126/O                              CascadeMux                     0              4577   5253  RISE       1
uart_rx.state_4_LC_2_4_2/in2          LogicCell40_SEQ_MODE_1000      0              4577   5253  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in1
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : 7820p
Path slack       : 5303p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__507/I                                LocalMux                       0              2921   5232  RISE       1
I__507/O                                LocalMux                     330              3251   5232  RISE       1
I__511/I                                InMux                          0              3251   5232  RISE       1
I__511/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__492/I                                LocalMux                       0              3910   5232  RISE       1
I__492/O                                LocalMux                     330              4240   5232  RISE       1
I__493/I                                InMux                          0              4240   5302  RISE       1
I__493/O                                InMux                        259              4499   5302  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/in1       LogicCell40_SEQ_MODE_1000      0              4499   5302  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in2
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Setup Constraint : 7820p
Path slack       : 5331p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__143/I                                LocalMux                       0              3910   3857  RISE       1
I__143/O                                LocalMux                     330              4240   3857  RISE       1
I__145/I                                InMux                          0              4240   3857  RISE       1
I__145/O                                InMux                        259              4499   3857  RISE       1
I__147/I                                CascadeMux                     0              4499   3857  RISE       1
I__147/O                                CascadeMux                     0              4499   3857  RISE       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   5330  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in2
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Setup Constraint : 7820p
Path slack       : 5331p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__484/I                                LocalMux                       0              2921   5330  RISE       1
I__484/O                                LocalMux                     330              3251   5330  RISE       1
I__491/I                                InMux                          0              3251   5330  RISE       1
I__491/O                                InMux                        259              3510   5330  RISE       1
uart_rx.state_RNIK01M_5_LC_4_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   5330  RISE       1
uart_rx.state_RNIK01M_5_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5330  RISE       1
I__547/I                                LocalMux                       0              3910   5330  RISE       1
I__547/O                                LocalMux                     330              4240   5330  RISE       1
I__548/I                                InMux                          0              4240   5330  RISE       1
I__548/O                                InMux                        259              4499   5330  RISE       1
I__549/I                                CascadeMux                     0              4499   5330  RISE       1
I__549/O                                CascadeMux                     0              4499   5330  RISE       1
uart_rx.index_3_LC_5_7_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   5330  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in3
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : 7820p
Path slack       : 5380p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__483/I                                  LocalMux                       0              2921   5036  RISE       1
I__483/O                                  LocalMux                     330              3251   5036  RISE       1
I__488/I                                  InMux                          0              3251   5253  RISE       1
I__488/O                                  InMux                        259              3510   5253  RISE       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5253  RISE       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5253  RISE       2
I__420/I                                  LocalMux                       0              3959   5253  RISE       1
I__420/O                                  LocalMux                     330              4289   5253  RISE       1
I__421/I                                  InMux                          0              4289   5379  RISE       1
I__421/O                                  InMux                        259              4548   5379  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/in3         LogicCell40_SEQ_MODE_1000      0              4548   5379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in3
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : 7820p
Path slack       : 5380p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__482/I                                  LocalMux                       0              2921   5316  RISE       1
I__482/O                                  LocalMux                     330              3251   5316  RISE       1
I__486/I                                  InMux                          0              3251   5379  RISE       1
I__486/O                                  InMux                        259              3510   5379  RISE       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5379  RISE       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5379  RISE       2
I__466/I                                  LocalMux                       0              3959   5379  RISE       1
I__466/O                                  LocalMux                     330              4289   5379  RISE       1
I__468/I                                  InMux                          0              4289   5379  RISE       1
I__468/O                                  InMux                        259              4548   5379  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/in3         LogicCell40_SEQ_MODE_1000      0              4548   5379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in3
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : 7820p
Path slack       : 5380p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__482/I                                  LocalMux                       0              2921   5316  RISE       1
I__482/O                                  LocalMux                     330              3251   5316  RISE       1
I__486/I                                  InMux                          0              3251   5379  RISE       1
I__486/O                                  InMux                        259              3510   5379  RISE       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5379  RISE       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5379  RISE       2
I__467/I                                  LocalMux                       0              3959   5379  RISE       1
I__467/O                                  LocalMux                     330              4289   5379  RISE       1
I__469/I                                  InMux                          0              4289   5379  RISE       1
I__469/O                                  InMux                        259              4548   5379  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/in3         LogicCell40_SEQ_MODE_1000      0              4548   5379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in3
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                                LocalMux                       0              2921   3857  RISE       1
I__191/O                                LocalMux                     330              3251   3857  RISE       1
I__194/I                                InMux                          0              3251   3857  RISE       1
I__194/O                                InMux                        259              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in1    LogicCell40_SEQ_MODE_0000      0              3510   3857  RISE       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3857  RISE       2
I__144/I                                LocalMux                       0              3910   5428  RISE       1
I__144/O                                LocalMux                     330              4240   5428  RISE       1
I__146/I                                InMux                          0              4240   5428  RISE       1
I__146/O                                InMux                        259              4499   5428  RISE       1
uart_rx.timer_0_LC_1_6_0/in3            LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in3
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__508/I                                  LocalMux                       0              2921   5232  RISE       1
I__508/O                                  LocalMux                     330              3251   5232  RISE       1
I__512/I                                  InMux                          0              3251   5232  RISE       1
I__512/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__386/I                                  LocalMux                       0              3910   5232  RISE       1
I__386/O                                  LocalMux                     330              4240   5232  RISE       1
I__387/I                                  InMux                          0              4240   5428  RISE       1
I__387/O                                  InMux                        259              4499   5428  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/in3         LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in3
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__508/I                                  LocalMux                       0              2921   5232  RISE       1
I__508/O                                  LocalMux                     330              3251   5232  RISE       1
I__512/I                                  InMux                          0              3251   5232  RISE       1
I__512/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__386/I                                  LocalMux                       0              3910   5232  RISE       1
I__386/O                                  LocalMux                     330              4240   5232  RISE       1
I__390/I                                  InMux                          0              4240   5428  RISE       1
I__390/O                                  InMux                        259              4499   5428  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/in3         LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in3
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__507/I                                LocalMux                       0              2921   5232  RISE       1
I__507/O                                LocalMux                     330              3251   5232  RISE       1
I__511/I                                InMux                          0              3251   5232  RISE       1
I__511/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__492/I                                LocalMux                       0              3910   5232  RISE       1
I__492/O                                LocalMux                     330              4240   5232  RISE       1
I__495/I                                InMux                          0              4240   5428  RISE       1
I__495/O                                InMux                        259              4499   5428  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in3
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__470/I                                LocalMux                       0              2921   5232  RISE       1
I__470/O                                LocalMux                     330              3251   5232  RISE       1
I__475/I                                InMux                          0              3251   5232  RISE       1
I__475/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__515/I                                LocalMux                       0              3910   5428  RISE       1
I__515/O                                LocalMux                     330              4240   5428  RISE       1
I__517/I                                InMux                          0              4240   5428  RISE       1
I__517/O                                InMux                        259              4499   5428  RISE       1
uart_rx.state_5_LC_4_7_6/in3            LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in3
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__470/I                                LocalMux                       0              2921   5232  RISE       1
I__470/O                                LocalMux                     330              3251   5232  RISE       1
I__475/I                                InMux                          0              3251   5232  RISE       1
I__475/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__515/I                                LocalMux                       0              3910   5428  RISE       1
I__515/O                                LocalMux                     330              4240   5428  RISE       1
I__518/I                                InMux                          0              4240   5428  RISE       1
I__518/O                                InMux                        259              4499   5428  RISE       1
uart_rx.state_6_LC_4_7_0/in3            LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in3
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : 7820p
Path slack       : 5429p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__470/I                                LocalMux                       0              2921   5232  RISE       1
I__470/O                                LocalMux                     330              3251   5232  RISE       1
I__475/I                                InMux                          0              3251   5232  RISE       1
I__475/O                                InMux                        259              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5232  RISE       4
I__516/I                                LocalMux                       0              3910   5232  RISE       1
I__516/O                                LocalMux                     330              4240   5232  RISE       1
I__519/I                                InMux                          0              4240   5428  RISE       1
I__519/O                                InMux                        259              4499   5428  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4499   5428  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in1
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Setup Constraint : 7820p
Path slack       : 5590p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1291
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4741  RISE       5
I__334/I                        Odrv4                          0              2921   4741  RISE       1
I__334/O                        Odrv4                        351              3272   4741  RISE       1
I__337/I                        Span4Mux_v                     0              3272   4741  RISE       1
I__337/O                        Span4Mux_v                   351              3623   4741  RISE       1
I__340/I                        LocalMux                       0              3623   5590  RISE       1
I__340/O                        LocalMux                     330              3952   5590  RISE       1
I__342/I                        InMux                          0              3952   5590  RISE       1
I__342/O                        InMux                        259              4212   5590  RISE       1
uart_rx.state_5_LC_4_7_6/in1    LogicCell40_SEQ_MODE_1000      0              4212   5590  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in1
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Setup Constraint : 7820p
Path slack       : 5590p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1291
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4741  RISE       5
I__334/I                        Odrv4                          0              2921   4741  RISE       1
I__334/O                        Odrv4                        351              3272   4741  RISE       1
I__337/I                        Span4Mux_v                     0              3272   4741  RISE       1
I__337/O                        Span4Mux_v                   351              3623   4741  RISE       1
I__340/I                        LocalMux                       0              3623   5590  RISE       1
I__340/O                        LocalMux                     330              3952   5590  RISE       1
I__343/I                        InMux                          0              3952   5590  RISE       1
I__343/O                        InMux                        259              4212   5590  RISE       1
uart_rx.state_6_LC_4_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4212   5590  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.index_3_LC_5_7_0/sr
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__522/I                            Odrv4                          0              2921   5632  RISE       1
I__522/O                            Odrv4                        351              3272   5632  RISE       1
I__525/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__525/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__528/I                            LocalMux                       0              3574   5632  RISE       1
I__528/O                            LocalMux                     330              3903   5632  RISE       1
I__531/I                            SRMux                          0              3903   5632  RISE       1
I__531/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.index_3_LC_5_7_0/sr         LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/sr
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/sr
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/sr
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/sr
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/sr
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/sr
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/sr
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/sr
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : 7820p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -203
------------------------------------------   ---- 
End-of-path required time (ps)               9998

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1445
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4366
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4706  RISE      10
I__523/I                            Odrv4                          0              2921   5632  RISE       1
I__523/O                            Odrv4                        351              3272   5632  RISE       1
I__526/I                            Span4Mux_h                     0              3272   5632  RISE       1
I__526/O                            Span4Mux_h                   302              3574   5632  RISE       1
I__529/I                            LocalMux                       0              3574   5632  RISE       1
I__529/O                            LocalMux                     330              3903   5632  RISE       1
I__532/I                            SRMux                          0              3903   5632  RISE       1
I__532/O                            SRMux                        463              4366   5632  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/sr    LogicCell40_SEQ_MODE_1000      0              4366   5632  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in1
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Setup Constraint : 7820p
Path slack       : 5639p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4853  RISE       6
I__307/I                        Odrv4                          0              2921   5639  RISE       1
I__307/O                        Odrv4                        351              3272   5639  RISE       1
I__312/I                        Span4Mux_h                     0              3272   5639  RISE       1
I__312/O                        Span4Mux_h                   302              3574   5639  RISE       1
I__315/I                        LocalMux                       0              3574   5639  RISE       1
I__315/O                        LocalMux                     330              3903   5639  RISE       1
I__317/I                        InMux                          0              3903   5639  RISE       1
I__317/O                        InMux                        259              4163   5639  RISE       1
uart_rx.index_0_LC_4_8_0/in1    LogicCell40_SEQ_MODE_1000      0              4163   5639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in1
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Setup Constraint : 7820p
Path slack       : 5639p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4853  RISE       6
I__308/I                        Odrv4                          0              2921   5639  RISE       1
I__308/O                        Odrv4                        351              3272   5639  RISE       1
I__313/I                        Span4Mux_h                     0              3272   5639  RISE       1
I__313/O                        Span4Mux_h                   302              3574   5639  RISE       1
I__316/I                        LocalMux                       0              3574   5639  RISE       1
I__316/O                        LocalMux                     330              3903   5639  RISE       1
I__319/I                        InMux                          0              3903   5639  RISE       1
I__319/O                        InMux                        259              4163   5639  RISE       1
uart_rx.index_2_LC_4_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4163   5639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in2
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Setup Constraint : 7820p
Path slack       : 5667p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4853  RISE       6
I__307/I                        Odrv4                          0              2921   5639  RISE       1
I__307/O                        Odrv4                        351              3272   5639  RISE       1
I__312/I                        Span4Mux_h                     0              3272   5639  RISE       1
I__312/O                        Span4Mux_h                   302              3574   5639  RISE       1
I__315/I                        LocalMux                       0              3574   5639  RISE       1
I__315/O                        LocalMux                     330              3903   5639  RISE       1
I__318/I                        InMux                          0              3903   5667  RISE       1
I__318/O                        InMux                        259              4163   5667  RISE       1
I__320/I                        CascadeMux                     0              4163   5667  RISE       1
I__320/O                        CascadeMux                     0              4163   5667  RISE       1
uart_rx.index_1_LC_4_8_3/in2    LogicCell40_SEQ_MODE_1000      0              4163   5667  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in1
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Setup Constraint : 7820p
Path slack       : 5709p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1172
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4093
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4797  RISE       5
I__322/I                        Odrv4                          0              2921   4797  RISE       1
I__322/O                        Odrv4                        351              3272   4797  RISE       1
I__326/I                        Span4Mux_s3_h                  0              3272   4797  RISE       1
I__326/O                        Span4Mux_s3_h                231              3503   4797  RISE       1
I__329/I                        LocalMux                       0              3503   4797  RISE       1
I__329/O                        LocalMux                     330              3833   4797  RISE       1
I__331/I                        InMux                          0              3833   5709  RISE       1
I__331/O                        InMux                        259              4093   5709  RISE       1
uart_rx.state_2_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4093   5709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__423/I                             Odrv4                          0              2921   5870  RISE       1
I__423/O                             Odrv4                        351              3272   5870  RISE       1
I__426/I                             LocalMux                       0              3272   5870  RISE       1
I__426/O                             LocalMux                     330              3602   5870  RISE       1
I__429/I                             InMux                          0              3602   5870  RISE       1
I__429/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__455/I                             Odrv4                          0              2921   5870  RISE       1
I__455/O                             Odrv4                        351              3272   5870  RISE       1
I__459/I                             LocalMux                       0              3272   5870  RISE       1
I__459/O                             LocalMux                     330              3602   5870  RISE       1
I__463/I                             InMux                          0              3602   5870  RISE       1
I__463/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__595/I                             Odrv4                          0              2921   5870  RISE       1
I__595/O                             Odrv4                        351              3272   5870  RISE       1
I__599/I                             LocalMux                       0              3272   5870  RISE       1
I__599/O                             LocalMux                     330              3602   5870  RISE       1
I__606/I                             InMux                          0              3602   5870  RISE       1
I__606/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/in0  LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__424/I                             Odrv4                          0              2921   5870  RISE       1
I__424/O                             Odrv4                        351              3272   5870  RISE       1
I__427/I                             LocalMux                       0              3272   5870  RISE       1
I__427/O                             LocalMux                     330              3602   5870  RISE       1
I__431/I                             InMux                          0              3602   5870  RISE       1
I__431/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__423/I                             Odrv4                          0              2921   5870  RISE       1
I__423/O                             Odrv4                        351              3272   5870  RISE       1
I__426/I                             LocalMux                       0              3272   5870  RISE       1
I__426/O                             LocalMux                     330              3602   5870  RISE       1
I__430/I                             InMux                          0              3602   5870  RISE       1
I__430/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__424/I                             Odrv4                          0              2921   5870  RISE       1
I__424/O                             Odrv4                        351              3272   5870  RISE       1
I__427/I                             LocalMux                       0              3272   5870  RISE       1
I__427/O                             LocalMux                     330              3602   5870  RISE       1
I__432/I                             InMux                          0              3602   5870  RISE       1
I__432/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__424/I                             Odrv4                          0              2921   5870  RISE       1
I__424/O                             Odrv4                        351              3272   5870  RISE       1
I__427/I                             LocalMux                       0              3272   5870  RISE       1
I__427/O                             LocalMux                     330              3602   5870  RISE       1
I__434/I                             InMux                          0              3602   5870  RISE       1
I__434/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__424/I                             Odrv4                          0              2921   5870  RISE       1
I__424/O                             Odrv4                        351              3272   5870  RISE       1
I__427/I                             LocalMux                       0              3272   5870  RISE       1
I__427/O                             LocalMux                     330              3602   5870  RISE       1
I__435/I                             InMux                          0              3602   5870  RISE       1
I__435/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/in0   LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Setup Constraint : 7820p
Path slack       : 5870p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__595/I                             Odrv4                          0              2921   5870  RISE       1
I__595/O                             Odrv4                        351              3272   5870  RISE       1
I__599/I                             LocalMux                       0              3272   5870  RISE       1
I__599/O                             LocalMux                     330              3602   5870  RISE       1
I__607/I                             InMux                          0              3602   5870  RISE       1
I__607/O                             InMux                        259              3861   5870  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/in0  LogicCell40_SEQ_MODE_1000      0              3861   5870  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__584/I                             Odrv4                          0              2921   5940  RISE       1
I__584/O                             Odrv4                        351              3272   5940  RISE       1
I__591/I                             LocalMux                       0              3272   5940  RISE       1
I__591/O                             LocalMux                     330              3602   5940  RISE       1
I__593/I                             InMux                          0              3602   5940  RISE       1
I__593/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/in1  LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__424/I                             Odrv4                          0              2921   5870  RISE       1
I__424/O                             Odrv4                        351              3272   5870  RISE       1
I__427/I                             LocalMux                       0              3272   5870  RISE       1
I__427/O                             LocalMux                     330              3602   5870  RISE       1
I__433/I                             InMux                          0              3602   5940  RISE       1
I__433/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/in1   LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__455/I                             Odrv4                          0              2921   5870  RISE       1
I__455/O                             Odrv4                        351              3272   5870  RISE       1
I__459/I                             LocalMux                       0              3272   5870  RISE       1
I__459/O                             LocalMux                     330              3602   5870  RISE       1
I__461/I                             InMux                          0              3602   5940  RISE       1
I__461/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/in1   LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__455/I                             Odrv4                          0              2921   5870  RISE       1
I__455/O                             Odrv4                        351              3272   5870  RISE       1
I__459/I                             LocalMux                       0              3272   5870  RISE       1
I__459/O                             LocalMux                     330              3602   5870  RISE       1
I__462/I                             InMux                          0              3602   5940  RISE       1
I__462/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/in1   LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__455/I                             Odrv4                          0              2921   5870  RISE       1
I__455/O                             Odrv4                        351              3272   5870  RISE       1
I__459/I                             LocalMux                       0              3272   5870  RISE       1
I__459/O                             LocalMux                     330              3602   5870  RISE       1
I__464/I                             InMux                          0              3602   5940  RISE       1
I__464/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/in1   LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__455/I                             Odrv4                          0              2921   5870  RISE       1
I__455/O                             Odrv4                        351              3272   5870  RISE       1
I__459/I                             LocalMux                       0              3272   5870  RISE       1
I__459/O                             LocalMux                     330              3602   5870  RISE       1
I__465/I                             InMux                          0              3602   5940  RISE       1
I__465/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/in1   LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Setup Constraint : 7820p
Path slack       : 5941p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__584/I                             Odrv4                          0              2921   5940  RISE       1
I__584/O                             Odrv4                        351              3272   5940  RISE       1
I__591/I                             LocalMux                       0              3272   5940  RISE       1
I__591/O                             LocalMux                     330              3602   5940  RISE       1
I__594/I                             InMux                          0              3602   5940  RISE       1
I__594/O                             InMux                        259              3861   5940  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/in1  LogicCell40_SEQ_MODE_1000      0              3861   5940  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in2
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Setup Constraint : 7820p
Path slack       : 5955p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3857  RISE       5
I__191/I                              LocalMux                       0              2921   3857  RISE       1
I__191/O                              LocalMux                     330              3251   3857  RISE       1
I__195/I                              InMux                          0              3251   5954  RISE       1
I__195/O                              InMux                        259              3510   5954  RISE       1
uart_rx.state_RNO_0_3_LC_2_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   5954  RISE       1
uart_rx.state_RNO_0_3_LC_2_6_5/ltout  LogicCell40_SEQ_MODE_0000    365              3875   5954  RISE       1
I__128/I                              CascadeMux                     0              3875   5954  RISE       1
I__128/O                              CascadeMux                     0              3875   5954  RISE       1
uart_rx.state_3_LC_2_6_6/in2          LogicCell40_SEQ_MODE_1000      0              3875   5954  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in2
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Setup Constraint : 7820p
Path slack       : 5955p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3942  RISE       6
I__249/I                              LocalMux                       0              2921   3942  RISE       1
I__249/O                              LocalMux                     330              3251   3942  RISE       1
I__252/I                              InMux                          0              3251   5954  RISE       1
I__252/O                              InMux                        259              3510   5954  RISE       1
uart_rx.state_RNO_0_1_LC_2_6_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   5954  RISE       1
uart_rx.state_RNO_0_1_LC_2_6_3/ltout  LogicCell40_SEQ_MODE_0000    365              3875   5954  RISE       1
I__139/I                              CascadeMux                     0              3875   5954  RISE       1
I__139/O                              CascadeMux                     0              3875   5954  RISE       1
uart_rx.state_1_LC_2_6_4/in2          LogicCell40_SEQ_MODE_1000      0              3875   5954  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__366/I                             Odrv4                          0              2921   5968  RISE       1
I__366/O                             Odrv4                        351              3272   5968  RISE       1
I__369/I                             LocalMux                       0              3272   5968  RISE       1
I__369/O                             LocalMux                     330              3602   5968  RISE       1
I__374/I                             InMux                          0              3602   5968  RISE       1
I__374/O                             InMux                        259              3861   5968  RISE       1
I__381/I                             CascadeMux                     0              3861   5968  RISE       1
I__381/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/in2   LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__568/I                             Odrv4                          0              2921   5968  RISE       1
I__568/O                             Odrv4                        351              3272   5968  RISE       1
I__575/I                             LocalMux                       0              3272   5968  RISE       1
I__575/O                             LocalMux                     330              3602   5968  RISE       1
I__578/I                             InMux                          0              3602   5968  RISE       1
I__578/O                             InMux                        259              3861   5968  RISE       1
I__580/I                             CascadeMux                     0              3861   5968  RISE       1
I__580/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/in2  LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__366/I                             Odrv4                          0              2921   5968  RISE       1
I__366/O                             Odrv4                        351              3272   5968  RISE       1
I__369/I                             LocalMux                       0              3272   5968  RISE       1
I__369/O                             LocalMux                     330              3602   5968  RISE       1
I__375/I                             InMux                          0              3602   5968  RISE       1
I__375/O                             InMux                        259              3861   5968  RISE       1
I__382/I                             CascadeMux                     0              3861   5968  RISE       1
I__382/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/in2   LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__366/I                             Odrv4                          0              2921   5968  RISE       1
I__366/O                             Odrv4                        351              3272   5968  RISE       1
I__369/I                             LocalMux                       0              3272   5968  RISE       1
I__369/O                             LocalMux                     330              3602   5968  RISE       1
I__376/I                             InMux                          0              3602   5968  RISE       1
I__376/O                             InMux                        259              3861   5968  RISE       1
I__383/I                             CascadeMux                     0              3861   5968  RISE       1
I__383/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/in2   LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__366/I                             Odrv4                          0              2921   5968  RISE       1
I__366/O                             Odrv4                        351              3272   5968  RISE       1
I__369/I                             LocalMux                       0              3272   5968  RISE       1
I__369/O                             LocalMux                     330              3602   5968  RISE       1
I__377/I                             InMux                          0              3602   5968  RISE       1
I__377/O                             InMux                        259              3861   5968  RISE       1
I__384/I                             CascadeMux                     0              3861   5968  RISE       1
I__384/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/in2   LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__568/I                             Odrv4                          0              2921   5968  RISE       1
I__568/O                             Odrv4                        351              3272   5968  RISE       1
I__575/I                             LocalMux                       0              3272   5968  RISE       1
I__575/O                             LocalMux                     330              3602   5968  RISE       1
I__579/I                             InMux                          0              3602   5968  RISE       1
I__579/O                             InMux                        259              3861   5968  RISE       1
I__581/I                             CascadeMux                     0              3861   5968  RISE       1
I__581/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/in2  LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Setup Constraint : 7820p
Path slack       : 5969p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__366/I                             Odrv4                          0              2921   5968  RISE       1
I__366/O                             Odrv4                        351              3272   5968  RISE       1
I__370/I                             LocalMux                       0              3272   5968  RISE       1
I__370/O                             LocalMux                     330              3602   5968  RISE       1
I__378/I                             InMux                          0              3602   5968  RISE       1
I__378/O                             InMux                        259              3861   5968  RISE       1
I__385/I                             CascadeMux                     0              3861   5968  RISE       1
I__385/O                             CascadeMux                     0              3861   5968  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/in2   LogicCell40_SEQ_MODE_1000      0              3861   5968  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in2
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Setup Constraint : 7820p
Path slack       : 5990p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -323
------------------------------------------   ---- 
End-of-path required time (ps)               9879

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            968
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3889
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__509/I                                  LocalMux                       0              2921   5232  RISE       1
I__509/O                                  LocalMux                     330              3251   5232  RISE       1
I__513/I                                  InMux                          0              3251   5232  RISE       1
I__513/O                                  InMux                        259              3510   5232  RISE       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   5232  RISE       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/ltout  LogicCell40_SEQ_MODE_0000    379              3889   5989  FALL       1
I__261/I                                  CascadeMux                     0              3889   5989  FALL       1
I__261/O                                  CascadeMux                     0              3889   5989  FALL       1
uart_rx.state_5_LC_4_7_6/in2              LogicCell40_SEQ_MODE_1000      0              3889   5989  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in2
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Setup Constraint : 7820p
Path slack       : 5990p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -323
------------------------------------------   ---- 
End-of-path required time (ps)               9879

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            968
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3889
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__484/I                                LocalMux                       0              2921   5330  RISE       1
I__484/O                                LocalMux                     330              3251   5330  RISE       1
I__491/I                                InMux                          0              3251   5330  RISE       1
I__491/O                                InMux                        259              3510   5330  RISE       1
uart_rx.state_RNIK01M_5_LC_4_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   5330  RISE       1
uart_rx.state_RNIK01M_5_LC_4_7_1/ltout  LogicCell40_SEQ_MODE_0000    379              3889   5989  FALL       1
I__292/I                                CascadeMux                     0              3889   5989  FALL       1
I__292/O                                CascadeMux                     0              3889   5989  FALL       1
uart_rx.index_2_LC_4_7_2/in2            LogicCell40_SEQ_MODE_1000      0              3889   5989  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__441/I                             Odrv4                          0              2921   6067  RISE       1
I__441/O                             Odrv4                        351              3272   6067  RISE       1
I__445/I                             LocalMux                       0              3272   6067  RISE       1
I__445/O                             LocalMux                     330              3602   6067  RISE       1
I__448/I                             InMux                          0              3602   6067  RISE       1
I__448/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/in3   LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__555/I                             Odrv4                          0              2921   6067  RISE       1
I__555/O                             Odrv4                        351              3272   6067  RISE       1
I__562/I                             LocalMux                       0              3272   6067  RISE       1
I__562/O                             LocalMux                     330              3602   6067  RISE       1
I__564/I                             InMux                          0              3602   6067  RISE       1
I__564/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/in3  LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in3
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4762  RISE       5
I__113/I                        Odrv4                          0              2921   6067  RISE       1
I__113/O                        Odrv4                        351              3272   6067  RISE       1
I__118/I                        LocalMux                       0              3272   6067  RISE       1
I__118/O                        LocalMux                     330              3602   6067  RISE       1
I__120/I                        InMux                          0              3602   6067  RISE       1
I__120/O                        InMux                        259              3861   6067  RISE       1
uart_rx.state_4_LC_2_4_2/in3    LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__441/I                             Odrv4                          0              2921   6067  RISE       1
I__441/O                             Odrv4                        351              3272   6067  RISE       1
I__445/I                             LocalMux                       0              3272   6067  RISE       1
I__445/O                             LocalMux                     330              3602   6067  RISE       1
I__449/I                             InMux                          0              3602   6067  RISE       1
I__449/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/in3   LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__441/I                             Odrv4                          0              2921   6067  RISE       1
I__441/O                             Odrv4                        351              3272   6067  RISE       1
I__445/I                             LocalMux                       0              3272   6067  RISE       1
I__445/O                             LocalMux                     330              3602   6067  RISE       1
I__450/I                             InMux                          0              3602   6067  RISE       1
I__450/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/in3   LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__441/I                             Odrv4                          0              2921   6067  RISE       1
I__441/O                             Odrv4                        351              3272   6067  RISE       1
I__445/I                             LocalMux                       0              3272   6067  RISE       1
I__445/O                             LocalMux                     330              3602   6067  RISE       1
I__451/I                             InMux                          0              3602   6067  RISE       1
I__451/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/in3   LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__555/I                             Odrv4                          0              2921   6067  RISE       1
I__555/O                             Odrv4                        351              3272   6067  RISE       1
I__562/I                             LocalMux                       0              3272   6067  RISE       1
I__562/O                             LocalMux                     330              3602   6067  RISE       1
I__565/I                             InMux                          0              3602   6067  RISE       1
I__565/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/in3  LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Setup Constraint : 7820p
Path slack       : 6067p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__441/I                             Odrv4                          0              2921   6067  RISE       1
I__441/O                             Odrv4                        351              3272   6067  RISE       1
I__446/I                             LocalMux                       0              3272   6067  RISE       1
I__446/O                             LocalMux                     330              3602   6067  RISE       1
I__452/I                             InMux                          0              3602   6067  RISE       1
I__452/O                             InMux                        259              3861   6067  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/in3   LogicCell40_SEQ_MODE_1000      0              3861   6067  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in0
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3942  RISE       6
I__249/I                        LocalMux                       0              2921   3942  RISE       1
I__249/O                        LocalMux                     330              3251   3942  RISE       1
I__253/I                        InMux                          0              3251   6221  RISE       1
I__253/O                        InMux                        259              3510   6221  RISE       1
uart_rx.state_0_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in0
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_1000    540              2921   3942  RISE       6
I__249/I                          LocalMux                       0              2921   3942  RISE       1
I__249/O                          LocalMux                     330              3251   3942  RISE       1
I__254/I                          InMux                          0              3251   6221  RISE       1
I__254/O                          InMux                        259              3510   6221  RISE       1
uart_rx.state_iso_0_LC_2_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in0
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__483/I                        LocalMux                       0              2921   5036  RISE       1
I__483/O                        LocalMux                     330              3251   5036  RISE       1
I__489/I                        InMux                          0              3251   6221  RISE       1
I__489/O                        InMux                        259              3510   6221  RISE       1
uart_rx.index_0_LC_4_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in0
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5316  RISE       6
I__497/I                        LocalMux                       0              2921   5316  RISE       1
I__497/O                        LocalMux                     330              3251   5316  RISE       1
I__502/I                        InMux                          0              3251   6221  RISE       1
I__502/O                        InMux                        259              3510   6221  RISE       1
uart_rx.index_1_LC_4_8_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in0
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__367/I                             LocalMux                       0              2921   6221  RISE       1
I__367/O                             LocalMux                     330              3251   6221  RISE       1
I__371/I                             InMux                          0              3251   6221  RISE       1
I__371/O                             InMux                        259              3510   6221  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in0
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__456/I                             LocalMux                       0              2921   6221  RISE       1
I__456/O                             LocalMux                     330              3251   6221  RISE       1
I__460/I                             InMux                          0              3251   6221  RISE       1
I__460/O                             InMux                        259              3510   6221  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in0
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__474/I                        LocalMux                       0              2921   6221  RISE       1
I__474/O                        LocalMux                     330              3251   6221  RISE       1
I__480/I                        InMux                          0              3251   6221  RISE       1
I__480/O                        InMux                        259              3510   6221  RISE       1
uart_rx.index_3_LC_5_7_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in0
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5316  RISE       6
I__499/I                        LocalMux                       0              2921   5316  RISE       1
I__499/O                        LocalMux                     330              3251   5316  RISE       1
I__505/I                        InMux                          0              3251   6221  RISE       1
I__505/O                        InMux                        259              3510   6221  RISE       1
uart_rx.index_2_LC_4_7_2/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__554/I                             LocalMux                       0              2921   6221  RISE       1
I__554/O                             LocalMux                     330              3251   6221  RISE       1
I__558/I                             InMux                          0              3251   6221  RISE       1
I__558/O                             InMux                        259              3510   6221  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__554/I                             LocalMux                       0              2921   6221  RISE       1
I__554/O                             LocalMux                     330              3251   6221  RISE       1
I__560/I                             InMux                          0              3251   6221  RISE       1
I__560/O                             InMux                        259              3510   6221  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__554/I                             LocalMux                       0              2921   6221  RISE       1
I__554/O                             LocalMux                     330              3251   6221  RISE       1
I__561/I                             InMux                          0              3251   6221  RISE       1
I__561/O                             InMux                        259              3510   6221  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in0
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__556/I                             LocalMux                       0              2921   6221  RISE       1
I__556/O                             LocalMux                     330              3251   6221  RISE       1
I__563/I                             InMux                          0              3251   6221  RISE       1
I__563/O                             InMux                        259              3510   6221  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/in0    LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__596/I                             LocalMux                       0              2921   6221  RISE       1
I__596/O                             LocalMux                     330              3251   6221  RISE       1
I__600/I                             InMux                          0              3251   6221  RISE       1
I__600/O                             InMux                        259              3510   6221  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Setup Constraint : 7820p
Path slack       : 6221p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -470
------------------------------------------   ---- 
End-of-path required time (ps)               9731

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__596/I                             LocalMux                       0              2921   6221  RISE       1
I__596/O                             LocalMux                     330              3251   6221  RISE       1
I__601/I                             InMux                          0              3251   6221  RISE       1
I__601/O                             InMux                        259              3510   6221  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/in0  LogicCell40_SEQ_MODE_1000      0              3510   6221  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_1_6_2/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/in1
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4832  RISE       5
I__102/I                        LocalMux                       0              2921   5071  RISE       1
I__102/O                        LocalMux                     330              3251   5071  RISE       1
I__107/I                        InMux                          0              3251   5071  RISE       1
I__107/O                        InMux                        259              3510   5071  RISE       1
uart_rx.timer_2_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_1_6_1/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/in1
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4944  RISE       4
I__203/I                        LocalMux                       0              2921   4944  RISE       1
I__203/O                        LocalMux                     330              3251   4944  RISE       1
I__207/I                        InMux                          0              3251   4944  RISE       1
I__207/O                        InMux                        259              3510   4944  RISE       1
uart_rx.timer_1_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in1
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       3
I__229/I                        LocalMux                       0              2921   4818  RISE       1
I__229/O                        LocalMux                     330              3251   4818  RISE       1
I__232/I                        InMux                          0              3251   4818  RISE       1
I__232/O                        InMux                        259              3510   4818  RISE       1
uart_rx.timer_0_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/in1
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4762  RISE       5
I__112/I                        LocalMux                       0              2921   5702  RISE       1
I__112/O                        LocalMux                     330              3251   5702  RISE       1
I__117/I                        InMux                          0              3251   5702  RISE       1
I__117/O                        InMux                        259              3510   5702  RISE       1
uart_rx.timer_7_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/in1
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4720  RISE       5
I__158/I                        LocalMux                       0              2921   5449  RISE       1
I__158/O                        LocalMux                     330              3251   5449  RISE       1
I__163/I                        InMux                          0              3251   5449  RISE       1
I__163/O                        InMux                        259              3510   5449  RISE       1
uart_rx.timer_5_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_1_6_4/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/in1
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4727  RISE       5
I__166/I                        LocalMux                       0              2921   5323  RISE       1
I__166/O                        LocalMux                     330              3251   5323  RISE       1
I__171/I                        InMux                          0              3251   5323  RISE       1
I__171/O                        InMux                        259              3510   5323  RISE       1
uart_rx.timer_4_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_1_6_3/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/in1
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4874  RISE       4
I__212/I                        LocalMux                       0              2921   5197  RISE       1
I__212/O                        LocalMux                     330              3251   5197  RISE       1
I__216/I                        InMux                          0              3251   5197  RISE       1
I__216/O                        InMux                        259              3510   5197  RISE       1
uart_rx.timer_3_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/in1
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4825  RISE       3
I__224/I                        LocalMux                       0              2921   5576  RISE       1
I__224/O                        LocalMux                     330              3251   5576  RISE       1
I__227/I                        InMux                          0              3251   5576  RISE       1
I__227/O                        InMux                        259              3510   5576  RISE       1
uart_rx.timer_6_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_1_7_0/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in1
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4713  RISE       3
I__235/I                        LocalMux                       0              2921   6291  RISE       1
I__235/O                        LocalMux                     330              3251   6291  RISE       1
I__238/I                        InMux                          0              3251   6291  RISE       1
I__238/O                        InMux                        259              3510   6291  RISE       1
uart_rx.timer_8_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in1
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4797  RISE       5
I__324/I                        LocalMux                       0              2921   6291  RISE       1
I__324/O                        LocalMux                     330              3251   6291  RISE       1
I__328/I                        InMux                          0              3251   6291  RISE       1
I__328/O                        InMux                        259              3510   6291  RISE       1
uart_rx.index_1_LC_4_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in1
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__425/I                             LocalMux                       0              2921   6291  RISE       1
I__425/O                             LocalMux                     330              3251   6291  RISE       1
I__428/I                             InMux                          0              3251   6291  RISE       1
I__428/O                             InMux                        259              3510   6291  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__440/I                             LocalMux                       0              2921   6291  RISE       1
I__440/O                             LocalMux                     330              3251   6291  RISE       1
I__443/I                             InMux                          0              3251   6291  RISE       1
I__443/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/in1   LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__440/I                             LocalMux                       0              2921   6291  RISE       1
I__440/O                             LocalMux                     330              3251   6291  RISE       1
I__444/I                             InMux                          0              3251   6291  RISE       1
I__444/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/in1   LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in1
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5232  RISE       4
I__510/I                        LocalMux                       0              2921   6291  RISE       1
I__510/O                        LocalMux                     330              3251   6291  RISE       1
I__514/I                        InMux                          0              3251   6291  RISE       1
I__514/O                        InMux                        259              3510   6291  RISE       1
uart_rx.index_3_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in1
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__566/I                             LocalMux                       0              2921   6291  RISE       1
I__566/O                             LocalMux                     330              3251   6291  RISE       1
I__569/I                             InMux                          0              3251   6291  RISE       1
I__569/O                             InMux                        259              3510   6291  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__582/I                             LocalMux                       0              2921   6291  RISE       1
I__582/O                             LocalMux                     330              3251   6291  RISE       1
I__586/I                             InMux                          0              3251   6291  RISE       1
I__586/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/in1  LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__582/I                             LocalMux                       0              2921   6291  RISE       1
I__582/O                             LocalMux                     330              3251   6291  RISE       1
I__587/I                             InMux                          0              3251   6291  RISE       1
I__587/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/in1  LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__583/I                             LocalMux                       0              2921   6291  RISE       1
I__583/O                             LocalMux                     330              3251   6291  RISE       1
I__588/I                             InMux                          0              3251   6291  RISE       1
I__588/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/in1  LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__583/I                             LocalMux                       0              2921   6291  RISE       1
I__583/O                             LocalMux                     330              3251   6291  RISE       1
I__589/I                             InMux                          0              3251   6291  RISE       1
I__589/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/in1  LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__583/I                             LocalMux                       0              2921   6291  RISE       1
I__583/O                             LocalMux                     330              3251   6291  RISE       1
I__590/I                             InMux                          0              3251   6291  RISE       1
I__590/O                             InMux                        259              3510   6291  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in1
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5940  RISE       8
I__585/I                             LocalMux                       0              2921   6291  RISE       1
I__585/O                             LocalMux                     330              3251   6291  RISE       1
I__592/I                             InMux                          0              3251   6291  RISE       1
I__592/O                             InMux                        259              3510   6291  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in1
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : 7820p
Path slack       : 6292p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -400
------------------------------------------   ---- 
End-of-path required time (ps)               9802

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__597/I                             LocalMux                       0              2921   6291  RISE       1
I__597/O                             LocalMux                     330              3251   6291  RISE       1
I__602/I                             InMux                          0              3251   6291  RISE       1
I__602/O                             InMux                        259              3510   6291  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6291  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__368/I                             LocalMux                       0              2921   6319  RISE       1
I__368/O                             LocalMux                     330              3251   6319  RISE       1
I__372/I                             InMux                          0              3251   6319  RISE       1
I__372/O                             InMux                        259              3510   6319  RISE       1
I__379/I                             CascadeMux                     0              3510   6319  RISE       1
I__379/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/in2   LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__368/I                             LocalMux                       0              2921   6319  RISE       1
I__368/O                             LocalMux                     330              3251   6319  RISE       1
I__373/I                             InMux                          0              3251   6319  RISE       1
I__373/O                             InMux                        259              3510   6319  RISE       1
I__380/I                             CascadeMux                     0              3510   6319  RISE       1
I__380/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/in2   LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in2
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__442/I                             LocalMux                       0              2921   6319  RISE       1
I__442/O                             LocalMux                     330              3251   6319  RISE       1
I__447/I                             InMux                          0              3251   6319  RISE       1
I__447/O                             InMux                        259              3510   6319  RISE       1
I__453/I                             CascadeMux                     0              3510   6319  RISE       1
I__453/O                             CascadeMux                     0              3510   6319  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__567/I                             LocalMux                       0              2921   6319  RISE       1
I__567/O                             LocalMux                     330              3251   6319  RISE       1
I__570/I                             InMux                          0              3251   6319  RISE       1
I__570/O                             InMux                        259              3510   6319  RISE       1
I__576/I                             CascadeMux                     0              3510   6319  RISE       1
I__576/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/in2  LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__567/I                             LocalMux                       0              2921   6319  RISE       1
I__567/O                             LocalMux                     330              3251   6319  RISE       1
I__572/I                             InMux                          0              3251   6319  RISE       1
I__572/O                             InMux                        259              3510   6319  RISE       1
I__577/I                             CascadeMux                     0              3510   6319  RISE       1
I__577/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/in2  LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__598/I                             LocalMux                       0              2921   6319  RISE       1
I__598/O                             LocalMux                     330              3251   6319  RISE       1
I__603/I                             InMux                          0              3251   6319  RISE       1
I__603/O                             InMux                        259              3510   6319  RISE       1
I__608/I                             CascadeMux                     0              3510   6319  RISE       1
I__608/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/in2  LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__598/I                             LocalMux                       0              2921   6319  RISE       1
I__598/O                             LocalMux                     330              3251   6319  RISE       1
I__604/I                             InMux                          0              3251   6319  RISE       1
I__604/O                             InMux                        259              3510   6319  RISE       1
I__609/I                             CascadeMux                     0              3510   6319  RISE       1
I__609/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Setup Constraint : 7820p
Path slack       : 6320p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -372
------------------------------------------   ---- 
End-of-path required time (ps)               9830

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__598/I                             LocalMux                       0              2921   6319  RISE       1
I__598/O                             LocalMux                     330              3251   6319  RISE       1
I__605/I                             InMux                          0              3251   6319  RISE       1
I__605/O                             InMux                        259              3510   6319  RISE       1
I__610/I                             CascadeMux                     0              3510   6319  RISE       1
I__610/O                             CascadeMux                     0              3510   6319  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/in2  LogicCell40_SEQ_MODE_1000      0              3510   6319  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in3
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5036  RISE       7
I__483/I                        LocalMux                       0              2921   5036  RISE       1
I__483/O                        LocalMux                     330              3251   5036  RISE       1
I__490/I                        InMux                          0              3251   6417  RISE       1
I__490/O                        InMux                        259              3510   6417  RISE       1
uart_rx.index_1_LC_4_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__554/I                             LocalMux                       0              2921   6221  RISE       1
I__554/O                             LocalMux                     330              3251   6221  RISE       1
I__557/I                             InMux                          0              3251   6417  RISE       1
I__557/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/in3  LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6067  RISE       8
I__554/I                             LocalMux                       0              2921   6221  RISE       1
I__554/O                             LocalMux                     330              3251   6221  RISE       1
I__559/I                             InMux                          0              3251   6417  RISE       1
I__559/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/in3  LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__567/I                             LocalMux                       0              2921   6319  RISE       1
I__567/O                             LocalMux                     330              3251   6319  RISE       1
I__571/I                             InMux                          0              3251   6417  RISE       1
I__571/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/in3  LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__567/I                             LocalMux                       0              2921   6319  RISE       1
I__567/O                             LocalMux                     330              3251   6319  RISE       1
I__573/I                             InMux                          0              3251   6417  RISE       1
I__573/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/in3  LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5968  RISE       8
I__567/I                             LocalMux                       0              2921   6319  RISE       1
I__567/O                             LocalMux                     330              3251   6319  RISE       1
I__574/I                             InMux                          0              3251   6417  RISE       1
I__574/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in3
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4853  RISE       6
I__306/I                        LocalMux                       0              2921   4853  RISE       1
I__306/O                        LocalMux                     330              3251   4853  RISE       1
I__311/I                        InMux                          0              3251   6417  RISE       1
I__311/O                        InMux                        259              3510   6417  RISE       1
uart_rx.state_1_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in3
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4797  RISE       5
I__323/I                        LocalMux                       0              2921   6417  RISE       1
I__323/O                        LocalMux                     330              3251   6417  RISE       1
I__327/I                        InMux                          0              3251   6417  RISE       1
I__327/O                        InMux                        259              3510   6417  RISE       1
uart_rx.index_0_LC_4_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__454/I                             LocalMux                       0              2921   6417  RISE       1
I__454/O                             LocalMux                     330              3251   6417  RISE       1
I__457/I                             InMux                          0              3251   6417  RISE       1
I__457/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/in3   LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5870  RISE       8
I__454/I                             LocalMux                       0              2921   6417  RISE       1
I__454/O                             LocalMux                     330              3251   6417  RISE       1
I__458/I                             InMux                          0              3251   6417  RISE       1
I__458/O                             InMux                        259              3510   6417  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/in3   LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in3
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4951  RISE       6
I__473/I                        LocalMux                       0              2921   6417  RISE       1
I__473/O                        LocalMux                     330              3251   6417  RISE       1
I__479/I                        InMux                          0              3251   6417  RISE       1
I__479/O                        InMux                        259              3510   6417  RISE       1
uart_rx.index_2_LC_4_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in3
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Setup Constraint : 7820p
Path slack       : 6418p

Capture Clock Arrival Time (top|i_Clk:R#2)   7820
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -274
------------------------------------------   ---- 
End-of-path required time (ps)               9928

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5316  RISE       6
I__500/I                        LocalMux                       0              2921   6417  RISE       1
I__500/O                        LocalMux                     330              3251   6417  RISE       1
I__506/I                        InMux                          0              3251   6417  RISE       1
I__506/O                        InMux                        259              3510   6417  RISE       1
uart_rx.index_3_LC_5_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_2_5_3/in0
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__262/I                             Odrv4                          0               973   +INF  FALL       1
I__262/O                             Odrv4                        372              1345   +INF  FALL       1
I__265/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__265/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__271/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__271/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__277/I                             LocalMux                       0              2032   +INF  FALL       1
I__277/O                             LocalMux                     309              2341   +INF  FALL       1
I__284/I                             InMux                          0              2341   +INF  FALL       1
I__284/O                             InMux                        217              2558   +INF  FALL       1
uart_rx.state_2_LC_2_5_3/in0         LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_3_LC_2_6_6/in3
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -217
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__262/I                             Odrv4                          0               923   +INF  FALL       1
I__262/O                             Odrv4                        372              1295   +INF  FALL       1
I__265/I                             Span4Mux_h                     0              1295   +INF  FALL       1
I__265/O                             Span4Mux_h                   316              1610   +INF  FALL       1
I__271/I                             Span4Mux_v                     0              1610   +INF  FALL       1
I__271/O                             Span4Mux_v                   372              1982   +INF  FALL       1
I__278/I                             LocalMux                       0              1982   +INF  FALL       1
I__278/O                             LocalMux                     309              2291   +INF  FALL       1
I__285/I                             InMux                          0              2291   +INF  FALL       1
I__285/O                             InMux                        217              2508   +INF  FALL       1
uart_rx.state_3_LC_2_6_6/in3         LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in2
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__405/I                            InMux                          0              2362   +INF  FALL       1
I__405/O                            InMux                        217              2579   +INF  FALL       1
I__413/I                            CascadeMux                     0              2579   +INF  FALL       1
I__413/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in2
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                            Odrv12                         0               923   +INF  FALL       1
I__393/O                            Odrv12                       540              1463   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2003   +INF  FALL       1
I__400/I                            LocalMux                       0              2003   +INF  FALL       1
I__400/O                            LocalMux                     309              2312   +INF  FALL       1
I__406/I                            InMux                          0              2312   +INF  FALL       1
I__406/O                            InMux                        217              2529   +INF  FALL       1
I__414/I                            CascadeMux                     0              2529   +INF  FALL       1
I__414/O                            CascadeMux                     0              2529   +INF  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/in2   LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_4_11_6/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_4_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                                Odrv4                          0              2921   +INF  RISE       1
I__550/O                                Odrv4                        351              3272   +INF  RISE       1
I__551/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__551/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__552/I                                LocalMux                       0              3503   +INF  RISE       1
I__552/O                                LocalMux                     330              3833   +INF  RISE       1
I__553/I                                IoInMux                        0              3833   +INF  RISE       1
I__553/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_B                            top                            0              8418   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_4_11_2/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_4_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__611/I                                Odrv4                          0              2921   +INF  RISE       1
I__611/O                                Odrv4                        351              3272   +INF  RISE       1
I__612/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__612/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__613/I                                LocalMux                       0              3503   +INF  RISE       1
I__613/O                                LocalMux                     330              3833   +INF  RISE       1
I__614/I                                IoInMux                        0              3833   +INF  RISE       1
I__614/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_E                            top                            0              8418   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_4_10_6/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5820
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_4_10_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__344/I                                Odrv4                          0              2921   +INF  RISE       1
I__344/O                                Odrv4                        351              3272   +INF  RISE       1
I__345/I                                Span4Mux_v                     0              3272   +INF  RISE       1
I__345/O                                Span4Mux_v                   351              3623   +INF  RISE       1
I__346/I                                Span4Mux_s2_h                  0              3623   +INF  RISE       1
I__346/O                                Span4Mux_s2_h                203              3826   +INF  RISE       1
I__347/I                                LocalMux                       0              3826   +INF  RISE       1
I__347/O                                LocalMux                     330              4156   +INF  RISE       1
I__348/I                                IoInMux                        0              4156   +INF  RISE       1
I__348/O                                IoInMux                      259              4415   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4415   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_A                            top                            0              8741   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_4_10_5/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_4_10_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__349/I                                Odrv4                          0              2921   +INF  RISE       1
I__349/O                                Odrv4                        351              3272   +INF  RISE       1
I__350/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__350/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__351/I                                LocalMux                       0              3503   +INF  RISE       1
I__351/O                                LocalMux                     330              3833   +INF  RISE       1
I__352/I                                IoInMux                        0              3833   +INF  RISE       1
I__352/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_D                            top                            0              8418   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_4_10_4/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_4_10_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__353/I                                Odrv12                         0              2921   +INF  RISE       1
I__353/O                                Odrv12                       491              3412   +INF  RISE       1
I__354/I                                LocalMux                       0              3412   +INF  RISE       1
I__354/O                                LocalMux                     330              3742   +INF  RISE       1
I__355/I                                IoInMux                        0              3742   +INF  RISE       1
I__355/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            top                            0              8327   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_4_10_3/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_4_10_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__356/I                                Odrv12                         0              2921   +INF  RISE       1
I__356/O                                Odrv12                       491              3412   +INF  RISE       1
I__357/I                                LocalMux                       0              3412   +INF  RISE       1
I__357/O                                LocalMux                     330              3742   +INF  RISE       1
I__358/I                                IoInMux                        0              3742   +INF  RISE       1
I__358/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                            top                            0              8327   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_4_10_0/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5784
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8705
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_4_10_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__359/I                                Odrv4                          0              2921   +INF  RISE       1
I__359/O                                Odrv4                        351              3272   +INF  RISE       1
I__360/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__360/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__361/I                                IoSpan4Mux                     0              3503   +INF  RISE       1
I__361/O                                IoSpan4Mux                   288              3791   +INF  RISE       1
I__362/I                                LocalMux                       0              3791   +INF  RISE       1
I__362/O                                LocalMux                     330              4121   +INF  RISE       1
I__363/I                                IoInMux                        0              4121   +INF  RISE       1
I__363/O                                IoInMux                      259              4380   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
o_Segment1_C                            top                            0              8705   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_4_8_7/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_4_8_7/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__303/I                                Odrv12                         0              2921   +INF  RISE       1
I__303/O                                Odrv12                       491              3412   +INF  RISE       1
I__304/I                                LocalMux                       0              3412   +INF  RISE       1
I__304/O                                LocalMux                     330              3742   +INF  RISE       1
I__305/I                                IoInMux                        0              3742   +INF  RISE       1
I__305/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_A                            top                            0              8327   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_4_8_1/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_4_8_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__257/I                                Odrv4                          0              2921   +INF  RISE       1
I__257/O                                Odrv4                        351              3272   +INF  RISE       1
I__258/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__258/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__259/I                                LocalMux                       0              3503   +INF  RISE       1
I__259/O                                LocalMux                     330              3833   +INF  RISE       1
I__260/I                                IoInMux                        0              3833   +INF  RISE       1
I__260/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment2_E                            top                            0              8418   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_2_9_7/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_2_9_7/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__296/I                                Odrv12                         0              2921   +INF  RISE       1
I__296/O                                Odrv12                       491              3412   +INF  RISE       1
I__297/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__297/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__298/I                                LocalMux                       0              3546   +INF  RISE       1
I__298/O                                LocalMux                     330              3875   +INF  RISE       1
I__299/I                                IoInMux                        0              3875   +INF  RISE       1
I__299/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment2_G                            top                            0              8460   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_2_9_5/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__300/I                                Odrv12                         0              2921   +INF  RISE       1
I__300/O                                Odrv12                       491              3412   +INF  RISE       1
I__301/I                                LocalMux                       0              3412   +INF  RISE       1
I__301/O                                LocalMux                     330              3742   +INF  RISE       1
I__302/I                                IoInMux                        0              3742   +INF  RISE       1
I__302/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_F                            top                            0              8327   +INF  FALL       1


++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_2_9_4/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5728
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_2_9_4/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__173/I                                Odrv4                          0              2921   +INF  RISE       1
I__173/O                                Odrv4                        351              3272   +INF  RISE       1
I__174/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__174/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__175/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__175/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__176/I                                LocalMux                       0              3735   +INF  RISE       1
I__176/O                                LocalMux                     330              4065   +INF  RISE       1
I__177/I                                IoInMux                        0              4065   +INF  RISE       1
I__177/O                                IoInMux                      259              4324   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_D                            top                            0              8649   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_2_9_3/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_2_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__178/I                                Odrv12                         0              2921   +INF  RISE       1
I__178/O                                Odrv12                       491              3412   +INF  RISE       1
I__179/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__179/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__180/I                                LocalMux                       0              3546   +INF  RISE       1
I__180/O                                LocalMux                     330              3875   +INF  RISE       1
I__181/I                                IoInMux                        0              3875   +INF  RISE       1
I__181/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment2_B                            top                            0              8460   +INF  FALL       1


++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_2_9_1/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5441
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_2_9_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__182/I                                Odrv4                          0              2921   +INF  RISE       1
I__182/O                                Odrv4                        351              3272   +INF  RISE       1
I__183/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__183/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__184/I                                LocalMux                       0              3447   +INF  RISE       1
I__184/O                                LocalMux                     330              3777   +INF  RISE       1
I__185/I                                IoInMux                        0              3777   +INF  RISE       1
I__185/O                                IoInMux                      259              4037   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
o_Segment2_C                            top                            0              8362   +INF  FALL       1


++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_5_LC_4_7_6/in0
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__263/I                             Odrv4                          0               973   +INF  FALL       1
I__263/O                             Odrv4                        372              1345   +INF  FALL       1
I__266/I                             Span4Mux_v                     0              1345   +INF  FALL       1
I__266/O                             Span4Mux_v                   372              1716   +INF  FALL       1
I__272/I                             Span4Mux_v                     0              1716   +INF  FALL       1
I__272/O                             Span4Mux_v                   372              2088   +INF  FALL       1
I__279/I                             LocalMux                       0              2088   +INF  FALL       1
I__279/O                             LocalMux                     309              2397   +INF  FALL       1
I__286/I                             InMux                          0              2397   +INF  FALL       1
I__286/O                             InMux                        217              2614   +INF  FALL       1
uart_rx.state_5_LC_4_7_6/in0         LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_6_LC_4_7_0/in2
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__263/I                             Odrv4                          0               923   +INF  FALL       1
I__263/O                             Odrv4                        372              1295   +INF  FALL       1
I__266/I                             Span4Mux_v                     0              1295   +INF  FALL       1
I__266/O                             Span4Mux_v                   372              1666   +INF  FALL       1
I__272/I                             Span4Mux_v                     0              1666   +INF  FALL       1
I__272/O                             Span4Mux_v                   372              2038   +INF  FALL       1
I__279/I                             LocalMux                       0              2038   +INF  FALL       1
I__279/O                             LocalMux                     309              2347   +INF  FALL       1
I__287/I                             InMux                          0              2347   +INF  FALL       1
I__287/O                             InMux                        217              2564   +INF  FALL       1
I__289/I                             CascadeMux                     0              2564   +INF  FALL       1
I__289/O                             CascadeMux                     0              2564   +INF  FALL       1
uart_rx.state_6_LC_4_7_0/in2         LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in2
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                            LocalMux                       0              2053   +INF  FALL       1
I__401/O                            LocalMux                     309              2362   +INF  FALL       1
I__410/I                            InMux                          0              2362   +INF  FALL       1
I__410/O                            InMux                        217              2579   +INF  FALL       1
I__417/I                            CascadeMux                     0              2579   +INF  FALL       1
I__417/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in2
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                            Odrv12                         0               923   +INF  FALL       1
I__393/O                            Odrv12                       540              1463   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2003   +INF  FALL       1
I__401/I                            LocalMux                       0              2003   +INF  FALL       1
I__401/O                            LocalMux                     309              2312   +INF  FALL       1
I__411/I                            InMux                          0              2312   +INF  FALL       1
I__411/O                            InMux                        217              2529   +INF  FALL       1
I__418/I                            CascadeMux                     0              2529   +INF  FALL       1
I__418/O                            CascadeMux                     0              2529   +INF  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/in2   LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in2
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__407/I                            InMux                          0              2362   +INF  FALL       1
I__407/O                            InMux                        217              2579   +INF  FALL       1
I__415/I                            CascadeMux                     0              2579   +INF  FALL       1
I__415/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in1
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__408/I                            InMux                          0              2362   +INF  FALL       1
I__408/O                            InMux                        217              2579   +INF  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/in1   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in2
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__409/I                            InMux                          0              2362   +INF  FALL       1
I__409/O                            InMux                        217              2579   +INF  FALL       1
I__416/I                            CascadeMux                     0              2579   +INF  FALL       1
I__416/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in2
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                            LocalMux                       0              2053   +INF  FALL       1
I__401/O                            LocalMux                     309              2362   +INF  FALL       1
I__412/I                            InMux                          0              2362   +INF  FALL       1
I__412/O                            InMux                        217              2579   +INF  FALL       1
I__419/I                            CascadeMux                     0              2579   +INF  FALL       1
I__419/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_5_7_0/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in1
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__510/I                        LocalMux                       0              2921   1066  FALL       1
I__510/O                        LocalMux                     309              3230   1066  FALL       1
I__514/I                        InMux                          0              3230   1066  FALL       1
I__514/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in0
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__367/I                             LocalMux                       0              2921   1066  FALL       1
I__367/O                             LocalMux                     309              3230   1066  FALL       1
I__371/I                             InMux                          0              3230   1066  FALL       1
I__371/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in1
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__425/I                             LocalMux                       0              2921   1066  FALL       1
I__425/O                             LocalMux                     309              3230   1066  FALL       1
I__428/I                             InMux                          0              3230   1066  FALL       1
I__428/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__440/I                             LocalMux                       0              2921   1066  FALL       1
I__440/O                             LocalMux                     309              3230   1066  FALL       1
I__443/I                             InMux                          0              3230   1066  FALL       1
I__443/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_4_8_1/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__454/I                             LocalMux                       0              2921   1066  FALL       1
I__454/O                             LocalMux                     309              3230   1066  FALL       1
I__457/I                             InMux                          0              3230   1066  FALL       1
I__457/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_4_8_1/in3   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__596/I                             LocalMux                       0              2921   1066  FALL       1
I__596/O                             LocalMux                     309              3230   1066  FALL       1
I__600/I                             InMux                          0              3230   1066  FALL       1
I__600/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_4_10_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__554/I                             LocalMux                       0              2921   1066  FALL       1
I__554/O                             LocalMux                     309              3230   1066  FALL       1
I__557/I                             InMux                          0              3230   1066  FALL       1
I__557/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_4_10_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__582/I                             LocalMux                       0              2921   1066  FALL       1
I__582/O                             LocalMux                     309              3230   1066  FALL       1
I__586/I                             InMux                          0              3230   1066  FALL       1
I__586/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_4_10_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in1
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__566/I                             LocalMux                       0              2921   1066  FALL       1
I__566/O                             LocalMux                     309              3230   1066  FALL       1
I__569/I                             InMux                          0              3230   1066  FALL       1
I__569/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in0
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__497/I                        LocalMux                       0              2921   1066  FALL       1
I__497/O                        LocalMux                     309              3230   1066  FALL       1
I__502/I                        InMux                          0              3230   1066  FALL       1
I__502/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_4_8_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in0
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__483/I                        LocalMux                       0              2921   1066  FALL       1
I__483/O                        LocalMux                     309              3230   1066  FALL       1
I__489/I                        InMux                          0              3230   1066  FALL       1
I__489/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_4_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in3
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__323/I                        LocalMux                       0              2921   1066  FALL       1
I__323/O                        LocalMux                     309              3230   1066  FALL       1
I__327/I                        InMux                          0              3230   1066  FALL       1
I__327/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_4_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in3
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__473/I                        LocalMux                       0              2921   1066  FALL       1
I__473/O                        LocalMux                     309              3230   1066  FALL       1
I__479/I                        InMux                          0              3230   1066  FALL       1
I__479/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_4_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in0
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__249/I                        LocalMux                       0              2921   1066  FALL       1
I__249/O                        LocalMux                     309              3230   1066  FALL       1
I__253/I                        InMux                          0              3230   1066  FALL       1
I__253/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_0_LC_2_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in3
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                        LocalMux                       0              2921   1066  FALL       1
I__306/O                        LocalMux                     309              3230   1066  FALL       1
I__311/I                        InMux                          0              3230   1066  FALL       1
I__311/O                        InMux                        217              3447   1066  FALL       1
uart_rx.state_1_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_1_7_0/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in1
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__235/I                        LocalMux                       0              2921   1066  FALL       1
I__235/O                        LocalMux                     309              3230   1066  FALL       1
I__238/I                        InMux                          0              3230   1066  FALL       1
I__238/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_8_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/in1
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__112/I                        LocalMux                       0              2921   1066  FALL       1
I__112/O                        LocalMux                     309              3230   1066  FALL       1
I__117/I                        InMux                          0              3230   1066  FALL       1
I__117/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/in1
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__224/I                        LocalMux                       0              2921   1066  FALL       1
I__224/O                        LocalMux                     309              3230   1066  FALL       1
I__227/I                        InMux                          0              3230   1066  FALL       1
I__227/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/in1
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__158/I                        LocalMux                       0              2921   1066  FALL       1
I__158/O                        LocalMux                     309              3230   1066  FALL       1
I__163/I                        InMux                          0              3230   1066  FALL       1
I__163/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_1_6_4/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/in1
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__166/I                        LocalMux                       0              2921   1066  FALL       1
I__166/O                        LocalMux                     309              3230   1066  FALL       1
I__171/I                        InMux                          0              3230   1066  FALL       1
I__171/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_1_6_3/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/in1
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__212/I                        LocalMux                       0              2921   1066  FALL       1
I__212/O                        LocalMux                     309              3230   1066  FALL       1
I__216/I                        InMux                          0              3230   1066  FALL       1
I__216/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_1_6_2/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/in1
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                        LocalMux                       0              2921   1066  FALL       1
I__102/O                        LocalMux                     309              3230   1066  FALL       1
I__107/I                        InMux                          0              3230   1066  FALL       1
I__107/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_1_6_1/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/in1
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__203/I                        LocalMux                       0              2921   1066  FALL       1
I__203/O                        LocalMux                     309              3230   1066  FALL       1
I__207/I                        InMux                          0              3230   1066  FALL       1
I__207/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in1
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__229/I                        LocalMux                       0              2921   1066  FALL       1
I__229/O                        LocalMux                     309              3230   1066  FALL       1
I__232/I                        InMux                          0              3230   1066  FALL       1
I__232/O                        InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in0
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__249/I                          LocalMux                       0              2921   1066  FALL       1
I__249/O                          LocalMux                     309              3230   1066  FALL       1
I__254/I                          InMux                          0              3230   1066  FALL       1
I__254/O                          InMux                        217              3447   1066  FALL       1
uart_rx.state_iso_0_LC_2_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in1
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__324/I                        LocalMux                       0              2921   1066  FALL       1
I__324/O                        LocalMux                     309              3230   1066  FALL       1
I__328/I                        InMux                          0              3230   1066  FALL       1
I__328/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_4_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__368/I                             LocalMux                       0              2921   1066  FALL       1
I__368/O                             LocalMux                     309              3230   1066  FALL       1
I__372/I                             InMux                          0              3230   1066  FALL       1
I__372/O                             InMux                        217              3447   1066  FALL       1
I__379/I                             CascadeMux                     0              3447   1066  FALL       1
I__379/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_4_8_1/in2   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__368/I                             LocalMux                       0              2921   1066  FALL       1
I__368/O                             LocalMux                     309              3230   1066  FALL       1
I__373/I                             InMux                          0              3230   1066  FALL       1
I__373/O                             InMux                        217              3447   1066  FALL       1
I__380/I                             CascadeMux                     0              3447   1066  FALL       1
I__380/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_4_8_7/in2   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in2
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__442/I                             LocalMux                       0              2921   1066  FALL       1
I__442/O                             LocalMux                     309              3230   1066  FALL       1
I__447/I                             InMux                          0              3230   1066  FALL       1
I__447/O                             InMux                        217              3447   1066  FALL       1
I__453/I                             CascadeMux                     0              3447   1066  FALL       1
I__453/O                             CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__440/I                             LocalMux                       0              2921   1066  FALL       1
I__440/O                             LocalMux                     309              3230   1066  FALL       1
I__444/I                             InMux                          0              3230   1066  FALL       1
I__444/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_4_8_7/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in0
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__456/I                             LocalMux                       0              2921   1066  FALL       1
I__456/O                             LocalMux                     309              3230   1066  FALL       1
I__460/I                             InMux                          0              3230   1066  FALL       1
I__460/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__454/I                             LocalMux                       0              2921   1066  FALL       1
I__454/O                             LocalMux                     309              3230   1066  FALL       1
I__458/I                             InMux                          0              3230   1066  FALL       1
I__458/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_4_8_7/in3   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in0
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__474/I                        LocalMux                       0              2921   1066  FALL       1
I__474/O                        LocalMux                     309              3230   1066  FALL       1
I__480/I                        InMux                          0              3230   1066  FALL       1
I__480/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_5_7_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in3
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__483/I                        LocalMux                       0              2921   1066  FALL       1
I__483/O                        LocalMux                     309              3230   1066  FALL       1
I__490/I                        InMux                          0              3230   1066  FALL       1
I__490/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_4_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in0
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__499/I                        LocalMux                       0              2921   1066  FALL       1
I__499/O                        LocalMux                     309              3230   1066  FALL       1
I__505/I                        InMux                          0              3230   1066  FALL       1
I__505/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_4_7_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in3
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__500/I                        LocalMux                       0              2921   1066  FALL       1
I__500/O                        LocalMux                     309              3230   1066  FALL       1
I__506/I                        InMux                          0              3230   1066  FALL       1
I__506/O                        InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_5_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in0
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__556/I                             LocalMux                       0              2921   1066  FALL       1
I__556/O                             LocalMux                     309              3230   1066  FALL       1
I__563/I                             InMux                          0              3230   1066  FALL       1
I__563/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__554/I                             LocalMux                       0              2921   1066  FALL       1
I__554/O                             LocalMux                     309              3230   1066  FALL       1
I__558/I                             InMux                          0              3230   1066  FALL       1
I__558/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_4_10_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__554/I                             LocalMux                       0              2921   1066  FALL       1
I__554/O                             LocalMux                     309              3230   1066  FALL       1
I__559/I                             InMux                          0              3230   1066  FALL       1
I__559/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_3_LC_4_10_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__554/I                             LocalMux                       0              2921   1066  FALL       1
I__554/O                             LocalMux                     309              3230   1066  FALL       1
I__560/I                             InMux                          0              3230   1066  FALL       1
I__560/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_4_10_0/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__554/I                             LocalMux                       0              2921   1066  FALL       1
I__554/O                             LocalMux                     309              3230   1066  FALL       1
I__561/I                             InMux                          0              3230   1066  FALL       1
I__561/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_4_10_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_10_3/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__570/I                             InMux                          0              3230   1066  FALL       1
I__570/O                             InMux                        217              3447   1066  FALL       1
I__576/I                             CascadeMux                     0              3447   1066  FALL       1
I__576/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_0_LC_4_10_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__571/I                             InMux                          0              3230   1066  FALL       1
I__571/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_4_10_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__572/I                             InMux                          0              3230   1066  FALL       1
I__572/O                             InMux                        217              3447   1066  FALL       1
I__577/I                             CascadeMux                     0              3447   1066  FALL       1
I__577/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_3_LC_4_10_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__573/I                             InMux                          0              3230   1066  FALL       1
I__573/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_4_10_0/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__574/I                             InMux                          0              3230   1066  FALL       1
I__574/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_4_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__583/I                             LocalMux                       0              2921   1066  FALL       1
I__583/O                             LocalMux                     309              3230   1066  FALL       1
I__588/I                             InMux                          0              3230   1066  FALL       1
I__588/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_4_10_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in1
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__585/I                             LocalMux                       0              2921   1066  FALL       1
I__585/O                             LocalMux                     309              3230   1066  FALL       1
I__592/I                             InMux                          0              3230   1066  FALL       1
I__592/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__582/I                             LocalMux                       0              2921   1066  FALL       1
I__582/O                             LocalMux                     309              3230   1066  FALL       1
I__587/I                             InMux                          0              3230   1066  FALL       1
I__587/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_3_LC_4_10_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__583/I                             LocalMux                       0              2921   1066  FALL       1
I__583/O                             LocalMux                     309              3230   1066  FALL       1
I__589/I                             InMux                          0              3230   1066  FALL       1
I__589/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_4_10_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__583/I                             LocalMux                       0              2921   1066  FALL       1
I__583/O                             LocalMux                     309              3230   1066  FALL       1
I__590/I                             InMux                          0              3230   1066  FALL       1
I__590/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_4_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in1
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__597/I                             LocalMux                       0              2921   1066  FALL       1
I__597/O                             LocalMux                     309              3230   1066  FALL       1
I__602/I                             InMux                          0              3230   1066  FALL       1
I__602/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_1_LC_4_10_4/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_4_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__598/I                             LocalMux                       0              2921   1066  FALL       1
I__598/O                             LocalMux                     309              3230   1066  FALL       1
I__603/I                             InMux                          0              3230   1066  FALL       1
I__603/O                             InMux                        217              3447   1066  FALL       1
I__608/I                             CascadeMux                     0              3447   1066  FALL       1
I__608/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_4_10_4/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_10_5/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__596/I                             LocalMux                       0              2921   1066  FALL       1
I__596/O                             LocalMux                     309              3230   1066  FALL       1
I__601/I                             InMux                          0              3230   1066  FALL       1
I__601/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_3_LC_4_10_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_4_LC_4_10_0/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__598/I                             LocalMux                       0              2921   1066  FALL       1
I__598/O                             LocalMux                     309              3230   1066  FALL       1
I__604/I                             InMux                          0              3230   1066  FALL       1
I__604/O                             InMux                        217              3447   1066  FALL       1
I__609/I                             CascadeMux                     0              3447   1066  FALL       1
I__609/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_4_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_6_LC_4_10_6/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_4_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__598/I                             LocalMux                       0              2921   1066  FALL       1
I__598/O                             LocalMux                     309              3230   1066  FALL       1
I__605/I                             InMux                          0              3230   1066  FALL       1
I__605/O                             InMux                        217              3447   1066  FALL       1
I__610/I                             CascadeMux                     0              3447   1066  FALL       1
I__610/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_4_10_6/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_2_5_3/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in2
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_2_5_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       4
I__133/I                              LocalMux                       0              2921   1333  FALL       1
I__133/O                              LocalMux                     309              3230   1333  FALL       1
I__136/I                              InMux                          0              3230   1333  FALL       1
I__136/O                              InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_0_3_LC_2_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_0_3_LC_2_6_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__128/I                              CascadeMux                     0              3714   1333  RISE       1
I__128/O                              CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_3_LC_2_6_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_1_6_4/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in2
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_1_6_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__165/I                              LocalMux                       0              2921   1333  FALL       1
I__165/O                              LocalMux                     309              3230   1333  FALL       1
I__170/I                              InMux                          0              3230   1333  FALL       1
I__170/O                              InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_1_2_LC_2_5_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_1_2_LC_2_5_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__121/I                              CascadeMux                     0              3714   1333  RISE       1
I__121/O                              CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_2_LC_2_5_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in2
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__321/I                                LocalMux                       0              2921   1333  FALL       1
I__321/O                                LocalMux                     309              3230   1333  FALL       1
I__325/I                                InMux                          0              3230   1333  FALL       1
I__325/O                                InMux                        217              3447   1333  FALL       1
uart_rx.state_RNIK01M_5_LC_4_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNIK01M_5_LC_4_7_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__292/I                                CascadeMux                     0              3714   1333  RISE       1
I__292/O                                CascadeMux                     0              3714   1333  RISE       1
uart_rx.index_2_LC_4_7_2/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in2
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__499/I                                  LocalMux                       0              2921   1066  FALL       1
I__499/O                                  LocalMux                     309              3230   1066  FALL       1
I__504/I                                  InMux                          0              3230   1333  FALL       1
I__504/O                                  InMux                        217              3447   1333  FALL       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__261/I                                  CascadeMux                     0              3714   1333  RISE       1
I__261/O                                  CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_5_LC_4_7_6/in2              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in2
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            835
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                              LocalMux                       0              2921   1066  FALL       1
I__306/O                              LocalMux                     309              3230   1066  FALL       1
I__310/I                              InMux                          0              3230   1375  FALL       1
I__310/O                              InMux                        217              3447   1375  FALL       1
I__314/I                              CascadeMux                     0              3447   1375  FALL       1
I__314/O                              CascadeMux                     0              3447   1375  FALL       1
uart_rx.state_RNO_0_1_LC_2_6_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uart_rx.state_RNO_0_1_LC_2_6_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__139/I                              CascadeMux                     0              3756   1375  RISE       1
I__139/O                              CascadeMux                     0              3756   1375  RISE       1
uart_rx.state_1_LC_2_6_4/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in3
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__113/I                        Odrv4                          0              2921   1438  FALL       1
I__113/O                        Odrv4                        372              3293   1438  FALL       1
I__118/I                        LocalMux                       0              3293   1438  FALL       1
I__118/O                        LocalMux                     309              3602   1438  FALL       1
I__120/I                        InMux                          0              3602   1438  FALL       1
I__120/O                        InMux                        217              3819   1438  FALL       1
uart_rx.state_4_LC_2_4_2/in3    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__366/I                             Odrv4                          0              2921   1438  FALL       1
I__366/O                             Odrv4                        372              3293   1438  FALL       1
I__369/I                             LocalMux                       0              3293   1438  FALL       1
I__369/O                             LocalMux                     309              3602   1438  FALL       1
I__374/I                             InMux                          0              3602   1438  FALL       1
I__374/O                             InMux                        217              3819   1438  FALL       1
I__381/I                             CascadeMux                     0              3819   1438  FALL       1
I__381/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_0_LC_2_9_7/in2   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__366/I                             Odrv4                          0              2921   1438  FALL       1
I__366/O                             Odrv4                        372              3293   1438  FALL       1
I__370/I                             LocalMux                       0              3293   1438  FALL       1
I__370/O                             LocalMux                     309              3602   1438  FALL       1
I__378/I                             InMux                          0              3602   1438  FALL       1
I__378/O                             InMux                        217              3819   1438  FALL       1
I__385/I                             CascadeMux                     0              3819   1438  FALL       1
I__385/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_2_9_4/in2   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__366/I                             Odrv4                          0              2921   1438  FALL       1
I__366/O                             Odrv4                        372              3293   1438  FALL       1
I__369/I                             LocalMux                       0              3293   1438  FALL       1
I__369/O                             LocalMux                     309              3602   1438  FALL       1
I__375/I                             InMux                          0              3602   1438  FALL       1
I__375/O                             InMux                        217              3819   1438  FALL       1
I__382/I                             CascadeMux                     0              3819   1438  FALL       1
I__382/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_1_LC_2_9_5/in2   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__366/I                             Odrv4                          0              2921   1438  FALL       1
I__366/O                             Odrv4                        372              3293   1438  FALL       1
I__369/I                             LocalMux                       0              3293   1438  FALL       1
I__369/O                             LocalMux                     309              3602   1438  FALL       1
I__376/I                             InMux                          0              3602   1438  FALL       1
I__376/O                             InMux                        217              3819   1438  FALL       1
I__383/I                             CascadeMux                     0              3819   1438  FALL       1
I__383/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_2_9_1/in2   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_7_LC_4_9_7/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_7_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__366/I                             Odrv4                          0              2921   1438  FALL       1
I__366/O                             Odrv4                        372              3293   1438  FALL       1
I__369/I                             LocalMux                       0              3293   1438  FALL       1
I__369/O                             LocalMux                     309              3602   1438  FALL       1
I__377/I                             InMux                          0              3602   1438  FALL       1
I__377/O                             InMux                        217              3819   1438  FALL       1
I__384/I                             CascadeMux                     0              3819   1438  FALL       1
I__384/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_5_LC_2_9_3/in2   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_4_8_1/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__423/I                             Odrv4                          0              2921   1438  FALL       1
I__423/O                             Odrv4                        372              3293   1438  FALL       1
I__426/I                             LocalMux                       0              3293   1438  FALL       1
I__426/O                             LocalMux                     309              3602   1438  FALL       1
I__429/I                             InMux                          0              3602   1438  FALL       1
I__429/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_2_LC_4_8_1/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__424/I                             Odrv4                          0              2921   1438  FALL       1
I__424/O                             Odrv4                        372              3293   1438  FALL       1
I__427/I                             LocalMux                       0              3293   1438  FALL       1
I__427/O                             LocalMux                     309              3602   1438  FALL       1
I__431/I                             InMux                          0              3602   1438  FALL       1
I__431/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_0_LC_2_9_7/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_4_8_7/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_4_8_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__423/I                             Odrv4                          0              2921   1438  FALL       1
I__423/O                             Odrv4                        372              3293   1438  FALL       1
I__426/I                             LocalMux                       0              3293   1438  FALL       1
I__426/O                             LocalMux                     309              3602   1438  FALL       1
I__430/I                             InMux                          0              3602   1438  FALL       1
I__430/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_6_LC_4_8_7/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__424/I                             Odrv4                          0              2921   1438  FALL       1
I__424/O                             Odrv4                        372              3293   1438  FALL       1
I__427/I                             LocalMux                       0              3293   1438  FALL       1
I__427/O                             LocalMux                     309              3602   1438  FALL       1
I__432/I                             InMux                          0              3602   1438  FALL       1
I__432/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_1_LC_2_9_5/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__424/I                             Odrv4                          0              2921   1438  FALL       1
I__424/O                             Odrv4                        372              3293   1438  FALL       1
I__427/I                             LocalMux                       0              3293   1438  FALL       1
I__427/O                             LocalMux                     309              3602   1438  FALL       1
I__433/I                             InMux                          0              3602   1438  FALL       1
I__433/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_2_9_4/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__424/I                             Odrv4                          0              2921   1438  FALL       1
I__424/O                             Odrv4                        372              3293   1438  FALL       1
I__427/I                             LocalMux                       0              3293   1438  FALL       1
I__427/O                             LocalMux                     309              3602   1438  FALL       1
I__434/I                             InMux                          0              3602   1438  FALL       1
I__434/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_2_9_1/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_6_LC_4_9_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_6_LC_4_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__424/I                             Odrv4                          0              2921   1438  FALL       1
I__424/O                             Odrv4                        372              3293   1438  FALL       1
I__427/I                             LocalMux                       0              3293   1438  FALL       1
I__427/O                             LocalMux                     309              3602   1438  FALL       1
I__435/I                             InMux                          0              3602   1438  FALL       1
I__435/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_5_LC_2_9_3/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__441/I                             Odrv4                          0              2921   1438  FALL       1
I__441/O                             Odrv4                        372              3293   1438  FALL       1
I__445/I                             LocalMux                       0              3293   1438  FALL       1
I__445/O                             LocalMux                     309              3602   1438  FALL       1
I__448/I                             InMux                          0              3602   1438  FALL       1
I__448/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_0_LC_2_9_7/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__441/I                             Odrv4                          0              2921   1438  FALL       1
I__441/O                             Odrv4                        372              3293   1438  FALL       1
I__446/I                             LocalMux                       0              3293   1438  FALL       1
I__446/O                             LocalMux                     309              3602   1438  FALL       1
I__452/I                             InMux                          0              3602   1438  FALL       1
I__452/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_2_9_4/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__441/I                             Odrv4                          0              2921   1438  FALL       1
I__441/O                             Odrv4                        372              3293   1438  FALL       1
I__445/I                             LocalMux                       0              3293   1438  FALL       1
I__445/O                             LocalMux                     309              3602   1438  FALL       1
I__449/I                             InMux                          0              3602   1438  FALL       1
I__449/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_1_LC_2_9_5/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__441/I                             Odrv4                          0              2921   1438  FALL       1
I__441/O                             Odrv4                        372              3293   1438  FALL       1
I__445/I                             LocalMux                       0              3293   1438  FALL       1
I__445/O                             LocalMux                     309              3602   1438  FALL       1
I__450/I                             InMux                          0              3602   1438  FALL       1
I__450/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_2_9_1/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_5_LC_4_9_5/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_5_LC_4_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__441/I                             Odrv4                          0              2921   1438  FALL       1
I__441/O                             Odrv4                        372              3293   1438  FALL       1
I__445/I                             LocalMux                       0              3293   1438  FALL       1
I__445/O                             LocalMux                     309              3602   1438  FALL       1
I__451/I                             InMux                          0              3602   1438  FALL       1
I__451/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_5_LC_2_9_3/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_0_LC_2_9_7/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__455/I                             Odrv4                          0              2921   1438  FALL       1
I__455/O                             Odrv4                        372              3293   1438  FALL       1
I__459/I                             LocalMux                       0              3293   1438  FALL       1
I__459/O                             LocalMux                     309              3602   1438  FALL       1
I__461/I                             InMux                          0              3602   1438  FALL       1
I__461/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_0_LC_2_9_7/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_1_LC_2_9_5/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__455/I                             Odrv4                          0              2921   1438  FALL       1
I__455/O                             Odrv4                        372              3293   1438  FALL       1
I__459/I                             LocalMux                       0              3293   1438  FALL       1
I__459/O                             LocalMux                     309              3602   1438  FALL       1
I__462/I                             InMux                          0              3602   1438  FALL       1
I__462/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_1_LC_2_9_5/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_3_LC_2_9_4/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__455/I                             Odrv4                          0              2921   1438  FALL       1
I__455/O                             Odrv4                        372              3293   1438  FALL       1
I__459/I                             LocalMux                       0              3293   1438  FALL       1
I__459/O                             LocalMux                     309              3602   1438  FALL       1
I__463/I                             InMux                          0              3602   1438  FALL       1
I__463/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_2_9_4/in0   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_4_LC_2_9_1/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__455/I                             Odrv4                          0              2921   1438  FALL       1
I__455/O                             Odrv4                        372              3293   1438  FALL       1
I__459/I                             LocalMux                       0              3293   1438  FALL       1
I__459/O                             LocalMux                     309              3602   1438  FALL       1
I__464/I                             InMux                          0              3602   1438  FALL       1
I__464/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_2_9_1/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_4_LC_4_9_4/lcout
Path End         : seven_seg.r_disp2_i_5_LC_2_9_3/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_4_LC_4_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__455/I                             Odrv4                          0              2921   1438  FALL       1
I__455/O                             Odrv4                        372              3293   1438  FALL       1
I__459/I                             LocalMux                       0              3293   1438  FALL       1
I__459/O                             LocalMux                     309              3602   1438  FALL       1
I__465/I                             InMux                          0              3602   1438  FALL       1
I__465/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_5_LC_2_9_3/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__555/I                             Odrv4                          0              2921   1438  FALL       1
I__555/O                             Odrv4                        372              3293   1438  FALL       1
I__562/I                             LocalMux                       0              3293   1438  FALL       1
I__562/O                             LocalMux                     309              3602   1438  FALL       1
I__564/I                             InMux                          0              3602   1438  FALL       1
I__564/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_11_2/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_0_LC_4_9_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_0_LC_4_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__555/I                             Odrv4                          0              2921   1438  FALL       1
I__555/O                             Odrv4                        372              3293   1438  FALL       1
I__562/I                             LocalMux                       0              3293   1438  FALL       1
I__562/O                             LocalMux                     309              3602   1438  FALL       1
I__565/I                             InMux                          0              3602   1438  FALL       1
I__565/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_5_LC_4_11_6/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__568/I                             Odrv4                          0              2921   1438  FALL       1
I__568/O                             Odrv4                        372              3293   1438  FALL       1
I__575/I                             LocalMux                       0              3293   1438  FALL       1
I__575/O                             LocalMux                     309              3602   1438  FALL       1
I__578/I                             InMux                          0              3602   1438  FALL       1
I__578/O                             InMux                        217              3819   1438  FALL       1
I__580/I                             CascadeMux                     0              3819   1438  FALL       1
I__580/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_11_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_3_LC_4_9_0/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_3_LC_4_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__568/I                             Odrv4                          0              2921   1438  FALL       1
I__568/O                             Odrv4                        372              3293   1438  FALL       1
I__575/I                             LocalMux                       0              3293   1438  FALL       1
I__575/O                             LocalMux                     309              3602   1438  FALL       1
I__579/I                             InMux                          0              3602   1438  FALL       1
I__579/O                             InMux                        217              3819   1438  FALL       1
I__581/I                             CascadeMux                     0              3819   1438  FALL       1
I__581/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_5_LC_4_11_6/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__584/I                             Odrv4                          0              2921   1438  FALL       1
I__584/O                             Odrv4                        372              3293   1438  FALL       1
I__591/I                             LocalMux                       0              3293   1438  FALL       1
I__591/O                             LocalMux                     309              3602   1438  FALL       1
I__593/I                             InMux                          0              3602   1438  FALL       1
I__593/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_11_2/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_1_LC_4_9_1/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_1_LC_4_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__584/I                             Odrv4                          0              2921   1438  FALL       1
I__584/O                             Odrv4                        372              3293   1438  FALL       1
I__591/I                             LocalMux                       0              3293   1438  FALL       1
I__591/O                             LocalMux                     309              3602   1438  FALL       1
I__594/I                             InMux                          0              3602   1438  FALL       1
I__594/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_5_LC_4_11_6/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_11_2/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_11_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__595/I                             Odrv4                          0              2921   1438  FALL       1
I__595/O                             Odrv4                        372              3293   1438  FALL       1
I__599/I                             LocalMux                       0              3293   1438  FALL       1
I__599/O                             LocalMux                     309              3602   1438  FALL       1
I__606/I                             InMux                          0              3602   1438  FALL       1
I__606/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_11_2/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_esr_2_LC_4_9_3/lcout
Path End         : seven_seg.r_disp1_i_5_LC_4_11_6/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_4_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_esr_2_LC_4_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__595/I                             Odrv4                          0              2921   1438  FALL       1
I__595/O                             Odrv4                        372              3293   1438  FALL       1
I__599/I                             LocalMux                       0              3293   1438  FALL       1
I__599/O                             LocalMux                     309              3602   1438  FALL       1
I__607/I                             InMux                          0              3602   1438  FALL       1
I__607/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_5_LC_4_11_6/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/in3
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__224/I                           LocalMux                       0              2921   1066  FALL       1
I__224/O                           LocalMux                     309              3230   1066  FALL       1
I__227/I                           InMux                          0              3230   1066  FALL       1
I__227/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_1_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__92/I                            InMux                          0              3693   1529  FALL       1
I__92/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_7_LC_1_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/in3
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__158/I                           LocalMux                       0              2921   1066  FALL       1
I__158/O                           LocalMux                     309              3230   1066  FALL       1
I__163/I                           InMux                          0              3230   1066  FALL       1
I__163/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_1_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__93/I                            InMux                          0              3693   1529  FALL       1
I__93/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_6_LC_1_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_1_6_4/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/in3
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_1_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__166/I                           LocalMux                       0              2921   1066  FALL       1
I__166/O                           LocalMux                     309              3230   1066  FALL       1
I__171/I                           InMux                          0              3230   1066  FALL       1
I__171/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_1_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__94/I                            InMux                          0              3693   1529  FALL       1
I__94/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_5_LC_1_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_1_6_3/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/in3
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_1_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__212/I                           LocalMux                       0              2921   1066  FALL       1
I__212/O                           LocalMux                     309              3230   1066  FALL       1
I__216/I                           InMux                          0              3230   1066  FALL       1
I__216/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_1_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__95/I                            InMux                          0              3693   1529  FALL       1
I__95/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_4_LC_1_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_1_6_2/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/in3
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_1_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__102/I                           LocalMux                       0              2921   1066  FALL       1
I__102/O                           LocalMux                     309              3230   1066  FALL       1
I__107/I                           InMux                          0              3230   1066  FALL       1
I__107/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_1_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__96/I                            InMux                          0              3693   1529  FALL       1
I__96/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_3_LC_1_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_1_6_1/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/in3
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__203/I                           LocalMux                       0              2921   1066  FALL       1
I__203/O                           LocalMux                     309              3230   1066  FALL       1
I__207/I                           InMux                          0              3230   1066  FALL       1
I__207/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_1_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__97/I                            InMux                          0              3693   1529  FALL       1
I__97/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_2_LC_1_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/in3
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__229/I                           LocalMux                       0              2921   1066  FALL       1
I__229/O                           LocalMux                     309              3230   1066  FALL       1
I__232/I                           InMux                          0              3230   1066  FALL       1
I__232/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__98/I                            InMux                          0              3693   1529  FALL       1
I__98/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_1_LC_1_6_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in1
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1130
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4051
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__322/I                        Odrv4                          0              2921   1669  FALL       1
I__322/O                        Odrv4                        372              3293   1669  FALL       1
I__326/I                        Span4Mux_s3_h                  0              3293   1669  FALL       1
I__326/O                        Span4Mux_s3_h                231              3525   1669  FALL       1
I__329/I                        LocalMux                       0              3525   1669  FALL       1
I__329/O                        LocalMux                     309              3833   1669  FALL       1
I__331/I                        InMux                          0              3833   1669  FALL       1
I__331/O                        InMux                        217              4051   1669  FALL       1
uart_rx.state_2_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              4051   1669  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_1_6_7/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/in3
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_1_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__112/I                           LocalMux                       0              2921   1066  FALL       1
I__112/O                           LocalMux                     309              3230   1066  FALL       1
I__117/I                           InMux                          0              3230   1066  FALL       1
I__117/O                           InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_1_6_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
uart_rx.timer_7_LC_1_6_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_1_7_0_/carryinitin      ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_1_7_0_/carryinitout     ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__127/I                           InMux                          0              3868   1704  FALL       1
I__127/O                           InMux                        217              4086   1704  FALL       1
uart_rx.timer_8_LC_1_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_1_6_2/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in2
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_1_6_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__103/I                              Odrv4                          0              2921   1704  FALL       1
I__103/O                              Odrv4                        372              3293   1704  FALL       1
I__108/I                              LocalMux                       0              3293   1704  FALL       1
I__108/O                              LocalMux                     309              3602   1704  FALL       1
I__109/I                              InMux                          0              3602   1704  FALL       1
I__109/O                              InMux                        217              3819   1704  FALL       1
uart_rx.state_RNO_1_4_LC_2_4_1/in3    LogicCell40_SEQ_MODE_0000      0              3819   1704  FALL       1
uart_rx.state_RNO_1_4_LC_2_4_1/ltout  LogicCell40_SEQ_MODE_0000    267              4086   1704  RISE       1
I__126/I                              CascadeMux                     0              4086   1704  RISE       1
I__126/O                              CascadeMux                     0              4086   1704  RISE       1
uart_rx.state_4_LC_2_4_2/in2          LogicCell40_SEQ_MODE_1000      0              4086   1704  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_0_LC_4_8_0/in1
Capture Clock    : uart_rx.index_0_LC_4_8_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__307/I                        Odrv4                          0              2921   1753  FALL       1
I__307/O                        Odrv4                        372              3293   1753  FALL       1
I__312/I                        Span4Mux_h                     0              3293   1753  FALL       1
I__312/O                        Span4Mux_h                   316              3609   1753  FALL       1
I__315/I                        LocalMux                       0              3609   1753  FALL       1
I__315/O                        LocalMux                     309              3917   1753  FALL       1
I__317/I                        InMux                          0              3917   1753  FALL       1
I__317/O                        InMux                        217              4135   1753  FALL       1
uart_rx.index_0_LC_4_8_0/in1    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_2_LC_4_7_2/in1
Capture Clock    : uart_rx.index_2_LC_4_7_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__308/I                        Odrv4                          0              2921   1753  FALL       1
I__308/O                        Odrv4                        372              3293   1753  FALL       1
I__313/I                        Span4Mux_h                     0              3293   1753  FALL       1
I__313/O                        Span4Mux_h                   316              3609   1753  FALL       1
I__316/I                        LocalMux                       0              3609   1753  FALL       1
I__316/O                        LocalMux                     309              3917   1753  FALL       1
I__319/I                        InMux                          0              3917   1753  FALL       1
I__319/O                        InMux                        217              4135   1753  FALL       1
uart_rx.index_2_LC_4_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.index_1_LC_4_8_3/in2
Capture Clock    : uart_rx.index_1_LC_4_8_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__307/I                        Odrv4                          0              2921   1753  FALL       1
I__307/O                        Odrv4                        372              3293   1753  FALL       1
I__312/I                        Span4Mux_h                     0              3293   1753  FALL       1
I__312/O                        Span4Mux_h                   316              3609   1753  FALL       1
I__315/I                        LocalMux                       0              3609   1753  FALL       1
I__315/O                        LocalMux                     309              3917   1753  FALL       1
I__318/I                        InMux                          0              3917   1753  FALL       1
I__318/O                        InMux                        217              4135   1753  FALL       1
I__320/I                        CascadeMux                     0              4135   1753  FALL       1
I__320/O                        CascadeMux                     0              4135   1753  FALL       1
uart_rx.index_1_LC_4_8_3/in2    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in1
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1270
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                        Odrv4                          0              2921   1809  FALL       1
I__334/O                        Odrv4                        372              3293   1809  FALL       1
I__337/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__340/I                        LocalMux                       0              3665   1809  FALL       1
I__340/O                        LocalMux                     309              3973   1809  FALL       1
I__342/I                        InMux                          0              3973   1809  FALL       1
I__342/O                        InMux                        217              4191   1809  FALL       1
uart_rx.state_5_LC_4_7_6/in1    LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in1
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1270
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                        Odrv4                          0              2921   1809  FALL       1
I__334/O                        Odrv4                        372              3293   1809  FALL       1
I__337/I                        Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                        Span4Mux_v                   372              3665   1809  FALL       1
I__340/I                        LocalMux                       0              3665   1809  FALL       1
I__340/O                        LocalMux                     309              3973   1809  FALL       1
I__343/I                        InMux                          0              3973   1809  FALL       1
I__343/O                        InMux                        217              4191   1809  FALL       1
uart_rx.state_6_LC_4_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in0
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__499/I                                  LocalMux                       0              2921   1066  FALL       1
I__499/O                                  LocalMux                     309              3230   1066  FALL       1
I__504/I                                  InMux                          0              3230   1333  FALL       1
I__504/O                                  InMux                        217              3447   1333  FALL       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.index_RNIA1FR_1_3_LC_4_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__290/I                                  LocalMux                       0              3735   1880  FALL       1
I__290/O                                  LocalMux                     309              4044   1880  FALL       1
I__291/I                                  InMux                          0              4044   1880  FALL       1
I__291/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.state_6_LC_4_7_0/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_4_7_6/lcout
Path End         : uart_rx.index_3_LC_5_7_0/in2
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_4_7_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__321/I                                LocalMux                       0              2921   1333  FALL       1
I__321/O                                LocalMux                     309              3230   1333  FALL       1
I__325/I                                InMux                          0              3230   1333  FALL       1
I__325/O                                InMux                        217              3447   1333  FALL       1
uart_rx.state_RNIK01M_5_LC_4_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNIK01M_5_LC_4_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__547/I                                LocalMux                       0              3735   1880  FALL       1
I__547/O                                LocalMux                     309              4044   1880  FALL       1
I__548/I                                InMux                          0              4044   1880  FALL       1
I__548/O                                InMux                        217              4261   1880  FALL       1
I__549/I                                CascadeMux                     0              4261   1880  FALL       1
I__549/O                                CascadeMux                     0              4261   1880  FALL       1
uart_rx.index_3_LC_5_7_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in2
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       5
I__193/I                                 LocalMux                       0              2921   1880  FALL       1
I__193/O                                 LocalMux                     309              3230   1880  FALL       1
I__198/I                                 InMux                          0              3230   1880  FALL       1
I__198/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__186/I                                 LocalMux                       0              3735   1880  FALL       1
I__186/O                                 LocalMux                     309              4044   1880  FALL       1
I__187/I                                 InMux                          0              4044   1880  FALL       1
I__187/O                                 InMux                        217              4261   1880  FALL       1
I__189/I                                 CascadeMux                     0              4261   1880  FALL       1
I__189/O                                 CascadeMux                     0              4261   1880  FALL       1
uart_rx.state_0_LC_2_6_1/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_2_6_6/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in2
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       5
I__193/I                                 LocalMux                       0              2921   1880  FALL       1
I__193/O                                 LocalMux                     309              3230   1880  FALL       1
I__198/I                                 InMux                          0              3230   1880  FALL       1
I__198/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNIGHJ01_6_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__186/I                                 LocalMux                       0              3735   1880  FALL       1
I__186/O                                 LocalMux                     309              4044   1880  FALL       1
I__188/I                                 InMux                          0              4044   1880  FALL       1
I__188/O                                 InMux                        217              4261   1880  FALL       1
I__190/I                                 CascadeMux                     0              4261   1880  FALL       1
I__190/O                                 CascadeMux                     0              4261   1880  FALL       1
uart_rx.state_iso_0_LC_2_6_7/in2         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in0
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                              LocalMux                       0              2921   1880  FALL       1
I__157/O                              LocalMux                     309              3230   1880  FALL       1
I__161/I                              InMux                          0              3230   1880  FALL       1
I__161/O                              InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_0_4_LC_2_5_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_0_4_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__155/I                              LocalMux                       0              3735   1880  FALL       1
I__155/O                              LocalMux                     309              4044   1880  FALL       1
I__156/I                              InMux                          0              4044   1880  FALL       1
I__156/O                              InMux                        217              4261   1880  FALL       1
uart_rx.state_4_LC_2_4_2/in0          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_1_6_5/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in1
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_1_6_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__157/I                              LocalMux                       0              2921   1880  FALL       1
I__157/O                              LocalMux                     309              3230   1880  FALL       1
I__162/I                              InMux                          0              3230   1880  FALL       1
I__162/O                              InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_1_3_LC_2_5_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_1_3_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__129/I                              LocalMux                       0              3735   1880  FALL       1
I__129/O                              LocalMux                     309              4044   1880  FALL       1
I__130/I                              InMux                          0              4044   1880  FALL       1
I__130/O                              InMux                        217              4261   1880  FALL       1
uart_rx.state_3_LC_2_6_6/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in1
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__228/I                                LocalMux                       0              2921   1880  FALL       1
I__228/O                                LocalMux                     309              3230   1880  FALL       1
I__231/I                                InMux                          0              3230   1880  FALL       1
I__231/O                                InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__240/I                                LocalMux                       0              3735   1880  FALL       1
I__240/O                                LocalMux                     309              4044   1880  FALL       1
I__241/I                                InMux                          0              4044   1880  FALL       1
I__241/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_0_LC_2_6_1/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in0
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__228/I                                LocalMux                       0              2921   1880  FALL       1
I__228/O                                LocalMux                     309              3230   1880  FALL       1
I__231/I                                InMux                          0              3230   1880  FALL       1
I__231/O                                InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__240/I                                LocalMux                       0              3735   1880  FALL       1
I__240/O                                LocalMux                     309              4044   1880  FALL       1
I__242/I                                InMux                          0              4044   1880  FALL       1
I__242/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_1_LC_2_6_4/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in1
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__228/I                                LocalMux                       0              2921   1880  FALL       1
I__228/O                                LocalMux                     309              3230   1880  FALL       1
I__231/I                                InMux                          0              3230   1880  FALL       1
I__231/O                                InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__240/I                                LocalMux                       0              3735   1880  FALL       1
I__240/O                                LocalMux                     309              4044   1880  FALL       1
I__243/I                                InMux                          0              4044   1880  FALL       1
I__243/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_iso_0_LC_2_6_7/in1        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_1_6_0/lcout
Path End         : uart_rx.state_3_LC_2_6_6/in0
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_1_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__228/I                                LocalMux                       0              2921   1880  FALL       1
I__228/O                                LocalMux                     309              3230   1880  FALL       1
I__231/I                                InMux                          0              3230   1880  FALL       1
I__231/O                                InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__240/I                                LocalMux                       0              3735   1880  FALL       1
I__240/O                                LocalMux                     309              4044   1880  FALL       1
I__244/I                                InMux                          0              4044   1880  FALL       1
I__244/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_3_LC_2_6_6/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in2
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__249/I                                LocalMux                       0              2921   1066  FALL       1
I__249/O                                LocalMux                     309              3230   1066  FALL       1
I__251/I                                InMux                          0              3230   1880  FALL       1
I__251/O                                InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__143/I                                LocalMux                       0              3735   1880  FALL       1
I__143/O                                LocalMux                     309              4044   1880  FALL       1
I__145/I                                InMux                          0              4044   1880  FALL       1
I__145/O                                InMux                        217              4261   1880  FALL       1
I__147/I                                CascadeMux                     0              4261   1880  FALL       1
I__147/O                                CascadeMux                     0              4261   1880  FALL       1
uart_rx.timer_0_LC_1_6_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_2_6_4/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/in3
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_2_6_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__249/I                                LocalMux                       0              2921   1066  FALL       1
I__249/O                                LocalMux                     309              3230   1066  FALL       1
I__251/I                                InMux                          0              3230   1880  FALL       1
I__251/O                                InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_3_LC_2_6_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_3_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__144/I                                LocalMux                       0              3735   1880  FALL       1
I__144/O                                LocalMux                     309              4044   1880  FALL       1
I__146/I                                InMux                          0              4044   1880  FALL       1
I__146/O                                InMux                        217              4261   1880  FALL       1
uart_rx.timer_0_LC_1_6_0/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_0_LC_2_6_1/in3
Capture Clock    : uart_rx.state_0_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__333/I                                 LocalMux                       0              2921   1880  FALL       1
I__333/O                                 LocalMux                     309              3230   1880  FALL       1
I__336/I                                 InMux                          0              3230   1880  FALL       1
I__336/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__246/I                                 LocalMux                       0              3735   1880  FALL       1
I__246/O                                 LocalMux                     309              4044   1880  FALL       1
I__247/I                                 InMux                          0              4044   1880  FALL       1
I__247/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_0_LC_2_6_1/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.state_iso_0_LC_2_6_7/in3
Capture Clock    : uart_rx.state_iso_0_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__333/I                                 LocalMux                       0              2921   1880  FALL       1
I__333/O                                 LocalMux                     309              3230   1880  FALL       1
I__336/I                                 InMux                          0              3230   1880  FALL       1
I__336/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNIFN942_4_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__246/I                                 LocalMux                       0              3735   1880  FALL       1
I__246/O                                 LocalMux                     309              4044   1880  FALL       1
I__248/I                                 InMux                          0              4044   1880  FALL       1
I__248/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_iso_0_LC_2_6_7/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in3
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__472/I                                  LocalMux                       0              2921   1880  FALL       1
I__472/O                                  LocalMux                     309              3230   1880  FALL       1
I__478/I                                  InMux                          0              3230   1880  FALL       1
I__478/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__466/I                                  LocalMux                       0              3735   1880  FALL       1
I__466/O                                  LocalMux                     309              4044   1880  FALL       1
I__468/I                                  InMux                          0              4044   1880  FALL       1
I__468/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in3
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__472/I                                  LocalMux                       0              2921   1880  FALL       1
I__472/O                                  LocalMux                     309              3230   1880  FALL       1
I__478/I                                  InMux                          0              3230   1880  FALL       1
I__478/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_0_2_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__467/I                                  LocalMux                       0              3735   1880  FALL       1
I__467/O                                  LocalMux                     309              4044   1880  FALL       1
I__469/I                                  InMux                          0              4044   1880  FALL       1
I__469/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.state_5_LC_4_7_6/in3
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__482/I                                LocalMux                       0              2921   1880  FALL       1
I__482/O                                LocalMux                     309              3230   1880  FALL       1
I__485/I                                InMux                          0              3230   1880  FALL       1
I__485/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__515/I                                LocalMux                       0              3735   1880  FALL       1
I__515/O                                LocalMux                     309              4044   1880  FALL       1
I__517/I                                InMux                          0              4044   1880  FALL       1
I__517/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_5_LC_4_7_6/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in3
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__482/I                                LocalMux                       0              2921   1880  FALL       1
I__482/O                                LocalMux                     309              3230   1880  FALL       1
I__485/I                                InMux                          0              3230   1880  FALL       1
I__485/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__516/I                                LocalMux                       0              3735   1880  FALL       1
I__516/O                                LocalMux                     309              4044   1880  FALL       1
I__519/I                                InMux                          0              4044   1880  FALL       1
I__519/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.state_6_LC_4_7_0/in3
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__482/I                                LocalMux                       0              2921   1880  FALL       1
I__482/O                                LocalMux                     309              3230   1880  FALL       1
I__485/I                                InMux                          0              3230   1880  FALL       1
I__485/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__515/I                                LocalMux                       0              3735   1880  FALL       1
I__515/O                                LocalMux                     309              4044   1880  FALL       1
I__518/I                                InMux                          0              4044   1880  FALL       1
I__518/O                                InMux                        217              4261   1880  FALL       1
uart_rx.state_6_LC_4_7_0/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in0
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__482/I                                LocalMux                       0              2921   1880  FALL       1
I__482/O                                LocalMux                     309              3230   1880  FALL       1
I__485/I                                InMux                          0              3230   1880  FALL       1
I__485/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8VER_2_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__516/I                                LocalMux                       0              3735   1880  FALL       1
I__516/O                                LocalMux                     309              4044   1880  FALL       1
I__520/I                                InMux                          0              4044   1880  FALL       1
I__520/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/in0       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in1
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__498/I                                LocalMux                       0              2921   1880  FALL       1
I__498/O                                LocalMux                     309              3230   1880  FALL       1
I__503/I                                InMux                          0              3230   1880  FALL       1
I__503/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__492/I                                LocalMux                       0              3735   1880  FALL       1
I__492/O                                LocalMux                     309              4044   1880  FALL       1
I__493/I                                InMux                          0              4044   1880  FALL       1
I__493/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/in1       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in0
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__498/I                                LocalMux                       0              2921   1880  FALL       1
I__498/O                                LocalMux                     309              3230   1880  FALL       1
I__503/I                                InMux                          0              3230   1880  FALL       1
I__503/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__492/I                                LocalMux                       0              3735   1880  FALL       1
I__492/O                                LocalMux                     309              4044   1880  FALL       1
I__494/I                                InMux                          0              4044   1880  FALL       1
I__494/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/in0       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in3
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__498/I                                LocalMux                       0              2921   1880  FALL       1
I__498/O                                LocalMux                     309              3230   1880  FALL       1
I__503/I                                InMux                          0              3230   1880  FALL       1
I__503/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__492/I                                LocalMux                       0              3735   1880  FALL       1
I__492/O                                LocalMux                     309              4044   1880  FALL       1
I__495/I                                InMux                          0              4044   1880  FALL       1
I__495/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in0
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__498/I                                LocalMux                       0              2921   1880  FALL       1
I__498/O                                LocalMux                     309              3230   1880  FALL       1
I__503/I                                InMux                          0              3230   1880  FALL       1
I__503/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__492/I                                LocalMux                       0              3735   1880  FALL       1
I__492/O                                LocalMux                     309              4044   1880  FALL       1
I__496/I                                InMux                          0              4044   1880  FALL       1
I__496/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/in0       LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in3
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__497/I                                  LocalMux                       0              2921   1066  FALL       1
I__497/O                                  LocalMux                     309              3230   1066  FALL       1
I__501/I                                  InMux                          0              3230   1880  FALL       1
I__501/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__386/I                                  LocalMux                       0              3735   1880  FALL       1
I__386/O                                  LocalMux                     309              4044   1880  FALL       1
I__387/I                                  InMux                          0              4044   1880  FALL       1
I__387/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in0
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__497/I                                  LocalMux                       0              2921   1066  FALL       1
I__497/O                                  LocalMux                     309              3230   1066  FALL       1
I__501/I                                  InMux                          0              3230   1880  FALL       1
I__501/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__386/I                                  LocalMux                       0              3735   1880  FALL       1
I__386/O                                  LocalMux                     309              4044   1880  FALL       1
I__388/I                                  InMux                          0              4044   1880  FALL       1
I__388/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/in0         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in0
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__497/I                                  LocalMux                       0              2921   1066  FALL       1
I__497/O                                  LocalMux                     309              3230   1066  FALL       1
I__501/I                                  InMux                          0              3230   1880  FALL       1
I__501/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__386/I                                  LocalMux                       0              3735   1880  FALL       1
I__386/O                                  LocalMux                     309              4044   1880  FALL       1
I__389/I                                  InMux                          0              4044   1880  FALL       1
I__389/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/in0         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_4_8_3/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in3
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_4_8_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_4_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__497/I                                  LocalMux                       0              2921   1066  FALL       1
I__497/O                                  LocalMux                     309              3230   1066  FALL       1
I__501/I                                  InMux                          0              3230   1880  FALL       1
I__501/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_4_8_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__386/I                                  LocalMux                       0              3735   1880  FALL       1
I__386/O                                  LocalMux                     309              4044   1880  FALL       1
I__390/I                                  InMux                          0              4044   1880  FALL       1
I__390/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/in3         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in3
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1403
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__471/I                                  LocalMux                       0              2921   1943  FALL       1
I__471/O                                  LocalMux                     309              3230   1943  FALL       1
I__477/I                                  InMux                          0              3230   1943  FALL       1
I__477/O                                  InMux                        217              3447   1943  FALL       1
I__481/I                                  CascadeMux                     0              3447   1943  FALL       1
I__481/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__420/I                                  LocalMux                       0              3798   1943  FALL       1
I__420/O                                  LocalMux                     309              4107   1943  FALL       1
I__421/I                                  InMux                          0              4107   1943  FALL       1
I__421/O                                  InMux                        217              4324   1943  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/in3         LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_4_7_2/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in1
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1403
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_4_7_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_4_7_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__471/I                                  LocalMux                       0              2921   1943  FALL       1
I__471/O                                  LocalMux                     309              3230   1943  FALL       1
I__477/I                                  InMux                          0              3230   1943  FALL       1
I__477/O                                  InMux                        217              3447   1943  FALL       1
I__481/I                                  CascadeMux                     0              3447   1943  FALL       1
I__481/O                                  CascadeMux                     0              3447   1943  FALL       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_rx.index_RNI8VER_2_2_LC_4_8_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__420/I                                  LocalMux                       0              3798   1943  FALL       1
I__420/O                                  LocalMux                     309              4107   1943  FALL       1
I__422/I                                  InMux                          0              4107   1943  FALL       1
I__422/O                                  InMux                        217              4324   1943  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/in1         LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.index_3_LC_5_7_0/sr
Capture Clock    : uart_rx.index_3_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__522/I                            Odrv4                          0              2921   2091  FALL       1
I__522/O                            Odrv4                        372              3293   2091  FALL       1
I__525/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__525/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__528/I                            LocalMux                       0              3609   2091  FALL       1
I__528/O                            LocalMux                     309              3917   2091  FALL       1
I__531/I                            SRMux                          0              3917   2091  FALL       1
I__531/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.index_3_LC_5_7_0/sr         LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__546/I                                            ClkMux                         0              2073  RISE       1
I__546/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_5_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/sr
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/sr
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/sr
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/sr
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/sr
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/sr
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/sr
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_2_6_7/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/sr
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1354
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4275
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2091  FALL      10
I__523/I                            Odrv4                          0              2921   2091  FALL       1
I__523/O                            Odrv4                        372              3293   2091  FALL       1
I__526/I                            Span4Mux_h                     0              3293   2091  FALL       1
I__526/O                            Span4Mux_h                   316              3609   2091  FALL       1
I__529/I                            LocalMux                       0              3609   2091  FALL       1
I__529/O                            LocalMux                     309              3917   2091  FALL       1
I__532/I                            SRMux                          0              3917   2091  FALL       1
I__532/O                            SRMux                        358              4275   2091  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/sr    LogicCell40_SEQ_MODE_1000      0              4275   2091  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_1_6_2/lcout
Path End         : uart_rx.state_1_LC_2_6_4/in1
Capture Clock    : uart_rx.state_1_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_1_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__100/I                                LocalMux                       0              2921   2209  FALL       1
I__100/O                                LocalMux                     309              3230   2209  FALL       1
I__104/I                                InMux                          0              3230   2251  FALL       1
I__104/O                                InMux                        217              3447   2251  FALL       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.timer_RNI2MNN_2_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       1
I__140/I                                Odrv4                          0              3735   2251  FALL       1
I__140/O                                Odrv4                        372              4107   2251  FALL       1
I__141/I                                LocalMux                       0              4107   2251  FALL       1
I__141/O                                LocalMux                     309              4415   2251  FALL       1
I__142/I                                InMux                          0              4415   2251  FALL       1
I__142/O                                InMux                        217              4633   2251  FALL       1
uart_rx.state_1_LC_2_6_4/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_2_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_1_6_1/lcout
Path End         : uart_rx.state_2_LC_2_5_3/in3
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_1_6_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__202/I                              LocalMux                       0              2921   2209  FALL       1
I__202/O                              LocalMux                     309              3230   2209  FALL       1
I__206/I                              InMux                          0              3230   2251  FALL       1
I__206/O                              InMux                        217              3447   2251  FALL       1
uart_rx.state_RNO_0_2_LC_2_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.state_RNO_0_2_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       1
I__199/I                              Odrv4                          0              3735   2251  FALL       1
I__199/O                              Odrv4                        372              4107   2251  FALL       1
I__200/I                              LocalMux                       0              4107   2251  FALL       1
I__200/O                              LocalMux                     309              4415   2251  FALL       1
I__201/I                              InMux                          0              4415   2251  FALL       1
I__201/O                              InMux                        217              4633   2251  FALL       1
uart_rx.state_2_LC_2_5_3/in3          LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_1_6_6/lcout
Path End         : uart_rx.state_4_LC_2_4_2/in1
Capture Clock    : uart_rx.state_4_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_1_6_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__223/I                                LocalMux                       0              2921   2251  FALL       1
I__223/O                                LocalMux                     309              3230   2251  FALL       1
I__226/I                                InMux                          0              3230   2251  FALL       1
I__226/O                                InMux                        217              3447   2251  FALL       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.timer_RNI2PPH_8_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       1
I__220/I                                Odrv4                          0              3735   2251  FALL       1
I__220/O                                Odrv4                        372              4107   2251  FALL       1
I__221/I                                LocalMux                       0              4107   2251  FALL       1
I__221/O                                LocalMux                     309              4415   2251  FALL       1
I__222/I                                InMux                          0              4415   2251  FALL       1
I__222/O                                InMux                        217              4633   2251  FALL       1
uart_rx.state_4_LC_2_4_2/in1            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in1
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__483/I                                  LocalMux                       0              2921   1066  FALL       1
I__483/O                                  LocalMux                     309              3230   1066  FALL       1
I__487/I                                  InMux                          0              3230   2251  FALL       1
I__487/O                                  InMux                        217              3447   2251  FALL       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__436/I                                  Odrv4                          0              3735   2251  FALL       1
I__436/O                                  Odrv4                        372              4107   2251  FALL       1
I__437/I                                  LocalMux                       0              4107   2251  FALL       1
I__437/O                                  LocalMux                     309              4415   2251  FALL       1
I__438/I                                  InMux                          0              4415   2251  FALL       1
I__438/O                                  InMux                        217              4633   2251  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/in1         LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_4_8_0/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in3
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_4_8_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_4_8_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__483/I                                  LocalMux                       0              2921   1066  FALL       1
I__483/O                                  LocalMux                     309              3230   1066  FALL       1
I__487/I                                  InMux                          0              3230   2251  FALL       1
I__487/O                                  InMux                        217              3447   2251  FALL       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.index_RNI8VER_1_2_LC_4_8_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__436/I                                  Odrv4                          0              3735   2251  FALL       1
I__436/O                                  Odrv4                        372              4107   2251  FALL       1
I__437/I                                  LocalMux                       0              4107   2251  FALL       1
I__437/O                                  LocalMux                     309              4415   2251  FALL       1
I__439/I                                  InMux                          0              4415   2251  FALL       1
I__439/O                                  InMux                        217              4633   2251  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/in3         LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_8_LC_1_7_0/sr
Capture Clock    : uart_rx.timer_8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2589p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1852
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4773
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__149/I                                Odrv4                          0              3735   2589  FALL       1
I__149/O                                Odrv4                        372              4107   2589  FALL       1
I__151/I                                LocalMux                       0              4107   2589  FALL       1
I__151/O                                LocalMux                     309              4415   2589  FALL       1
I__153/I                                SRMux                          0              4415   2589  FALL       1
I__153/O                                SRMux                        358              4773   2589  FALL       1
uart_rx.timer_8_LC_1_7_0/sr             LogicCell40_SEQ_MODE_1000      0              4773   2589  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__536/I                                            ClkMux                         0              2073  RISE       1
I__536/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_1_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_7_LC_1_6_7/sr
Capture Clock    : uart_rx.timer_7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_7_LC_1_6_7/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_1_6_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_6_LC_1_6_6/sr
Capture Clock    : uart_rx.timer_6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_6_LC_1_6_6/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_1_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_5_LC_1_6_5/sr
Capture Clock    : uart_rx.timer_5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_5_LC_1_6_5/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_1_6_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_4_LC_1_6_4/sr
Capture Clock    : uart_rx.timer_4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_4_LC_1_6_4/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_1_6_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_3_LC_1_6_3/sr
Capture Clock    : uart_rx.timer_3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_3_LC_1_6_3/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_1_6_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_2_LC_1_6_2/sr
Capture Clock    : uart_rx.timer_2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_2_LC_1_6_2/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_1_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_1_LC_1_6_1/sr
Capture Clock    : uart_rx.timer_1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_1_LC_1_6_1/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_1_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_2_6_1/lcout
Path End         : uart_rx.timer_0_LC_1_6_0/sr
Capture Clock    : uart_rx.timer_0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_2_6_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_2_6_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__306/I                                LocalMux                       0              2921   1066  FALL       1
I__306/O                                LocalMux                     309              3230   1066  FALL       1
I__309/I                                InMux                          0              3230   2589  FALL       1
I__309/O                                InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__148/I                                Odrv4                          0              3735   2757  FALL       1
I__148/O                                Odrv4                        372              4107   2757  FALL       1
I__150/I                                Span4Mux_s1_h                  0              4107   2757  FALL       1
I__150/O                                Span4Mux_s1_h                168              4275   2757  FALL       1
I__152/I                                LocalMux                       0              4275   2757  FALL       1
I__152/O                                LocalMux                     309              4584   2757  FALL       1
I__154/I                                SRMux                          0              4584   2757  FALL       1
I__154/O                                SRMux                        358              4941   2757  FALL       1
uart_rx.timer_0_LC_1_6_0/sr             LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__538/I                                            ClkMux                         0              2073  RISE       1
I__538/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_1_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/ce
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/ce
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/ce
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/ce
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/ce
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/ce
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/ce
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_2_4_2/lcout
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/ce
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2420
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5341
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__545/I                                            ClkMux                         0              2073  RISE       1
I__545/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_2_4_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_2_4_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1809  FALL       5
I__334/I                                Odrv4                          0              2921   1809  FALL       1
I__334/O                                Odrv4                        372              3293   1809  FALL       1
I__337/I                                Span4Mux_v                     0              3293   1809  FALL       1
I__337/O                                Span4Mux_v                   372              3665   1809  FALL       1
I__339/I                                LocalMux                       0              3665   2960  FALL       1
I__339/O                                LocalMux                     309              3973   2960  FALL       1
I__341/I                                InMux                          0              3973   2960  FALL       1
I__341/O                                InMux                        217              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/in3    LogicCell40_SEQ_MODE_0000      0              4191   2960  FALL       1
uart_rx.state_RNI6REA_4_LC_4_8_2/lcout  LogicCell40_SEQ_MODE_0000    288              4478   2960  FALL       8
I__364/I                                LocalMux                       0              4478   2960  FALL       1
I__364/O                                LocalMux                     309              4787   2960  FALL       1
I__365/I                                CEMux                          0              4787   2960  FALL       1
I__365/O                                CEMux                        554              5341   2960  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/ce        LogicCell40_SEQ_MODE_1000      0              5341   2960  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_2_5_3/in0
Capture Clock    : uart_rx.state_2_LC_2_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__262/I                             Odrv4                          0               973   +INF  FALL       1
I__262/O                             Odrv4                        372              1345   +INF  FALL       1
I__265/I                             Span4Mux_h                     0              1345   +INF  FALL       1
I__265/O                             Span4Mux_h                   316              1660   +INF  FALL       1
I__271/I                             Span4Mux_v                     0              1660   +INF  FALL       1
I__271/O                             Span4Mux_v                   372              2032   +INF  FALL       1
I__277/I                             LocalMux                       0              2032   +INF  FALL       1
I__277/O                             LocalMux                     309              2341   +INF  FALL       1
I__284/I                             InMux                          0              2341   +INF  FALL       1
I__284/O                             InMux                        217              2558   +INF  FALL       1
uart_rx.state_2_LC_2_5_3/in0         LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__542/I                                            ClkMux                         0              2073  RISE       1
I__542/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_2_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_3_LC_2_6_6/in3
Capture Clock    : uart_rx.state_3_LC_2_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__262/I                             Odrv4                          0               923   +INF  FALL       1
I__262/O                             Odrv4                        372              1295   +INF  FALL       1
I__265/I                             Span4Mux_h                     0              1295   +INF  FALL       1
I__265/O                             Span4Mux_h                   316              1610   +INF  FALL       1
I__271/I                             Span4Mux_v                     0              1610   +INF  FALL       1
I__271/O                             Span4Mux_v                   372              1982   +INF  FALL       1
I__278/I                             LocalMux                       0              1982   +INF  FALL       1
I__278/O                             LocalMux                     309              2291   +INF  FALL       1
I__285/I                             InMux                          0              2291   +INF  FALL       1
I__285/O                             InMux                        217              2508   +INF  FALL       1
uart_rx.state_3_LC_2_6_6/in3         LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__539/I                                            ClkMux                         0              2073  RISE       1
I__539/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_2_6_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_0_LC_4_9_2/in2
Capture Clock    : uart_rx.r_data_esr_0_LC_4_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__405/I                            InMux                          0              2362   +INF  FALL       1
I__405/O                            InMux                        217              2579   +INF  FALL       1
I__413/I                            CascadeMux                     0              2579   +INF  FALL       1
I__413/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_0_LC_4_9_2/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_0_LC_4_9_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_3_LC_4_9_0/in2
Capture Clock    : uart_rx.r_data_esr_3_LC_4_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                            Odrv12                         0               923   +INF  FALL       1
I__393/O                            Odrv12                       540              1463   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2003   +INF  FALL       1
I__400/I                            LocalMux                       0              2003   +INF  FALL       1
I__400/O                            LocalMux                     309              2312   +INF  FALL       1
I__406/I                            InMux                          0              2312   +INF  FALL       1
I__406/O                            InMux                        217              2529   +INF  FALL       1
I__414/I                            CascadeMux                     0              2529   +INF  FALL       1
I__414/O                            CascadeMux                     0              2529   +INF  FALL       1
uart_rx.r_data_esr_3_LC_4_9_0/in2   LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_3_LC_4_9_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_4_11_6/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_4_11_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_4_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__550/I                                Odrv4                          0              2921   +INF  RISE       1
I__550/O                                Odrv4                        351              3272   +INF  RISE       1
I__551/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__551/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__552/I                                LocalMux                       0              3503   +INF  RISE       1
I__552/O                                LocalMux                     330              3833   +INF  RISE       1
I__553/I                                IoInMux                        0              3833   +INF  RISE       1
I__553/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_B                            top                            0              8418   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_4_11_2/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__543/I                                            ClkMux                         0              2073  RISE       1
I__543/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_11_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_4_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__611/I                                Odrv4                          0              2921   +INF  RISE       1
I__611/O                                Odrv4                        351              3272   +INF  RISE       1
I__612/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__612/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__613/I                                LocalMux                       0              3503   +INF  RISE       1
I__613/O                                LocalMux                     330              3833   +INF  RISE       1
I__614/I                                IoInMux                        0              3833   +INF  RISE       1
I__614/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_E                            top                            0              8418   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_4_10_6/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5820
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_4_10_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_4_10_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__344/I                                Odrv4                          0              2921   +INF  RISE       1
I__344/O                                Odrv4                        351              3272   +INF  RISE       1
I__345/I                                Span4Mux_v                     0              3272   +INF  RISE       1
I__345/O                                Span4Mux_v                   351              3623   +INF  RISE       1
I__346/I                                Span4Mux_s2_h                  0              3623   +INF  RISE       1
I__346/O                                Span4Mux_s2_h                203              3826   +INF  RISE       1
I__347/I                                LocalMux                       0              3826   +INF  RISE       1
I__347/O                                LocalMux                     330              4156   +INF  RISE       1
I__348/I                                IoInMux                        0              4156   +INF  RISE       1
I__348/O                                IoInMux                      259              4415   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4415   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6653   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              6653   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8741   +INF  FALL       1
o_Segment1_A                            top                            0              8741   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_4_10_5/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_10_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_4_10_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__349/I                                Odrv4                          0              2921   +INF  RISE       1
I__349/O                                Odrv4                        351              3272   +INF  RISE       1
I__350/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__350/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__351/I                                LocalMux                       0              3503   +INF  RISE       1
I__351/O                                LocalMux                     330              3833   +INF  RISE       1
I__352/I                                IoInMux                        0              3833   +INF  RISE       1
I__352/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment1_D                            top                            0              8418   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_4_10_4/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_4_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_4_10_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__353/I                                Odrv12                         0              2921   +INF  RISE       1
I__353/O                                Odrv12                       491              3412   +INF  RISE       1
I__354/I                                LocalMux                       0              3412   +INF  RISE       1
I__354/O                                LocalMux                     330              3742   +INF  RISE       1
I__355/I                                IoInMux                        0              3742   +INF  RISE       1
I__355/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_F                            top                            0              8327   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_4_10_3/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_10_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_4_10_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__356/I                                Odrv12                         0              2921   +INF  RISE       1
I__356/O                                Odrv12                       491              3412   +INF  RISE       1
I__357/I                                LocalMux                       0              3412   +INF  RISE       1
I__357/O                                LocalMux                     330              3742   +INF  RISE       1
I__358/I                                IoInMux                        0              3742   +INF  RISE       1
I__358/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment1_G                            top                            0              8327   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_4_10_0/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5784
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8705
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__540/I                                            ClkMux                         0              2073  RISE       1
I__540/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_4_10_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_4_10_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__359/I                                Odrv4                          0              2921   +INF  RISE       1
I__359/O                                Odrv4                        351              3272   +INF  RISE       1
I__360/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__360/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__361/I                                IoSpan4Mux                     0              3503   +INF  RISE       1
I__361/O                                IoSpan4Mux                   288              3791   +INF  RISE       1
I__362/I                                LocalMux                       0              3791   +INF  RISE       1
I__362/O                                LocalMux                     330              4121   +INF  RISE       1
I__363/I                                IoInMux                        0              4121   +INF  RISE       1
I__363/O                                IoInMux                      259              4380   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
o_Segment1_C                            top                            0              8705   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_4_8_7/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_4_8_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_4_8_7/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__303/I                                Odrv12                         0              2921   +INF  RISE       1
I__303/O                                Odrv12                       491              3412   +INF  RISE       1
I__304/I                                LocalMux                       0              3412   +INF  RISE       1
I__304/O                                LocalMux                     330              3742   +INF  RISE       1
I__305/I                                IoInMux                        0              3742   +INF  RISE       1
I__305/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_A                            top                            0              8327   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_4_8_1/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__541/I                                            ClkMux                         0              2073  RISE       1
I__541/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_4_8_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_4_8_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__257/I                                Odrv4                          0              2921   +INF  RISE       1
I__257/O                                Odrv4                        351              3272   +INF  RISE       1
I__258/I                                Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__258/O                                Span4Mux_s3_h                231              3503   +INF  RISE       1
I__259/I                                LocalMux                       0              3503   +INF  RISE       1
I__259/O                                LocalMux                     330              3833   +INF  RISE       1
I__260/I                                IoInMux                        0              3833   +INF  RISE       1
I__260/O                                IoInMux                      259              4093   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4093   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6330   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6330   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8418   +INF  FALL       1
o_Segment2_E                            top                            0              8418   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_2_9_7/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_2_9_7/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_2_9_7/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__296/I                                Odrv12                         0              2921   +INF  RISE       1
I__296/O                                Odrv12                       491              3412   +INF  RISE       1
I__297/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__297/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__298/I                                LocalMux                       0              3546   +INF  RISE       1
I__298/O                                LocalMux                     330              3875   +INF  RISE       1
I__299/I                                IoInMux                        0              3875   +INF  RISE       1
I__299/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment2_G                            top                            0              8460   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_2_9_5/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_2_9_5/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_2_9_5/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__300/I                                Odrv12                         0              2921   +INF  RISE       1
I__300/O                                Odrv12                       491              3412   +INF  RISE       1
I__301/I                                LocalMux                       0              3412   +INF  RISE       1
I__301/O                                LocalMux                     330              3742   +INF  RISE       1
I__302/I                                IoInMux                        0              3742   +INF  RISE       1
I__302/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_F                            top                            0              8327   +INF  FALL       1


++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_2_9_4/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5728
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8649
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_2_9_4/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_2_9_4/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__173/I                                Odrv4                          0              2921   +INF  RISE       1
I__173/O                                Odrv4                        351              3272   +INF  RISE       1
I__174/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__174/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__175/I                                IoSpan4Mux                     0              3447   +INF  RISE       1
I__175/O                                IoSpan4Mux                   288              3735   +INF  RISE       1
I__176/I                                LocalMux                       0              3735   +INF  RISE       1
I__176/O                                LocalMux                     330              4065   +INF  RISE       1
I__177/I                                IoInMux                        0              4065   +INF  RISE       1
I__177/O                                IoInMux                      259              4324   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4324   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6561   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6561   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8649   +INF  FALL       1
o_Segment2_D                            top                            0              8649   +INF  FALL       1


++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_2_9_3/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5539
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_2_9_3/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_2_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__178/I                                Odrv12                         0              2921   +INF  RISE       1
I__178/O                                Odrv12                       491              3412   +INF  RISE       1
I__179/I                                Span12Mux_s1_h                 0              3412   +INF  RISE       1
I__179/O                                Span12Mux_s1_h               133              3546   +INF  RISE       1
I__180/I                                LocalMux                       0              3546   +INF  RISE       1
I__180/O                                LocalMux                     330              3875   +INF  RISE       1
I__181/I                                IoInMux                        0              3875   +INF  RISE       1
I__181/O                                IoInMux                      259              4135   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4135   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6372   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              6372   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8460   +INF  FALL       1
o_Segment2_B                            top                            0              8460   +INF  FALL       1


++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_2_9_1/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5441
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__535/I                                            ClkMux                         0              2073  RISE       1
I__535/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_2_9_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_2_9_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__182/I                                Odrv4                          0              2921   +INF  RISE       1
I__182/O                                Odrv4                        351              3272   +INF  RISE       1
I__183/I                                Span4Mux_s1_h                  0              3272   +INF  RISE       1
I__183/O                                Span4Mux_s1_h                175              3447   +INF  RISE       1
I__184/I                                LocalMux                       0              3447   +INF  RISE       1
I__184/O                                LocalMux                     330              3777   +INF  RISE       1
I__185/I                                IoInMux                        0              3777   +INF  RISE       1
I__185/O                                IoInMux                      259              4037   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4037   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6274   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              6274   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8362   +INF  FALL       1
o_Segment2_C                            top                            0              8362   +INF  FALL       1


++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_5_LC_4_7_6/in0
Capture Clock    : uart_rx.state_5_LC_4_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__263/I                             Odrv4                          0               973   +INF  FALL       1
I__263/O                             Odrv4                        372              1345   +INF  FALL       1
I__266/I                             Span4Mux_v                     0              1345   +INF  FALL       1
I__266/O                             Span4Mux_v                   372              1716   +INF  FALL       1
I__272/I                             Span4Mux_v                     0              1716   +INF  FALL       1
I__272/O                             Span4Mux_v                   372              2088   +INF  FALL       1
I__279/I                             LocalMux                       0              2088   +INF  FALL       1
I__279/O                             LocalMux                     309              2397   +INF  FALL       1
I__286/I                             InMux                          0              2397   +INF  FALL       1
I__286/O                             InMux                        217              2614   +INF  FALL       1
uart_rx.state_5_LC_4_7_6/in0         LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_4_7_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_6_LC_4_7_0/in2
Capture Clock    : uart_rx.state_6_LC_4_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__263/I                             Odrv4                          0               923   +INF  FALL       1
I__263/O                             Odrv4                        372              1295   +INF  FALL       1
I__266/I                             Span4Mux_v                     0              1295   +INF  FALL       1
I__266/O                             Span4Mux_v                   372              1666   +INF  FALL       1
I__272/I                             Span4Mux_v                     0              1666   +INF  FALL       1
I__272/O                             Span4Mux_v                   372              2038   +INF  FALL       1
I__279/I                             LocalMux                       0              2038   +INF  FALL       1
I__279/O                             LocalMux                     309              2347   +INF  FALL       1
I__287/I                             InMux                          0              2347   +INF  FALL       1
I__287/O                             InMux                        217              2564   +INF  FALL       1
I__289/I                             CascadeMux                     0              2564   +INF  FALL       1
I__289/O                             CascadeMux                     0              2564   +INF  FALL       1
uart_rx.state_6_LC_4_7_0/in2         LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__544/I                                            ClkMux                         0              2073  RISE       1
I__544/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_4_7_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_1_LC_4_9_1/in2
Capture Clock    : uart_rx.r_data_esr_1_LC_4_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                            LocalMux                       0              2053   +INF  FALL       1
I__401/O                            LocalMux                     309              2362   +INF  FALL       1
I__410/I                            InMux                          0              2362   +INF  FALL       1
I__410/O                            InMux                        217              2579   +INF  FALL       1
I__417/I                            CascadeMux                     0              2579   +INF  FALL       1
I__417/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_1_LC_4_9_1/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_1_LC_4_9_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_2_LC_4_9_3/in2
Capture Clock    : uart_rx.r_data_esr_2_LC_4_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                            Odrv12                         0               923   +INF  FALL       1
I__393/O                            Odrv12                       540              1463   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2003   +INF  FALL       1
I__401/I                            LocalMux                       0              2003   +INF  FALL       1
I__401/O                            LocalMux                     309              2312   +INF  FALL       1
I__411/I                            InMux                          0              2312   +INF  FALL       1
I__411/O                            InMux                        217              2529   +INF  FALL       1
I__418/I                            CascadeMux                     0              2529   +INF  FALL       1
I__418/O                            CascadeMux                     0              2529   +INF  FALL       1
uart_rx.r_data_esr_2_LC_4_9_3/in2   LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_2_LC_4_9_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_4_LC_4_9_4/in2
Capture Clock    : uart_rx.r_data_esr_4_LC_4_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__407/I                            InMux                          0              2362   +INF  FALL       1
I__407/O                            InMux                        217              2579   +INF  FALL       1
I__415/I                            CascadeMux                     0              2579   +INF  FALL       1
I__415/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_4_LC_4_9_4/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_4_LC_4_9_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_5_LC_4_9_5/in1
Capture Clock    : uart_rx.r_data_esr_5_LC_4_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__408/I                            InMux                          0              2362   +INF  FALL       1
I__408/O                            InMux                        217              2579   +INF  FALL       1
uart_rx.r_data_esr_5_LC_4_9_5/in1   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_5_LC_4_9_5/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_6_LC_4_9_6/in2
Capture Clock    : uart_rx.r_data_esr_6_LC_4_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__400/I                            LocalMux                       0              2053   +INF  FALL       1
I__400/O                            LocalMux                     309              2362   +INF  FALL       1
I__409/I                            InMux                          0              2362   +INF  FALL       1
I__409/O                            InMux                        217              2579   +INF  FALL       1
I__416/I                            CascadeMux                     0              2579   +INF  FALL       1
I__416/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_6_LC_4_9_6/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_6_LC_4_9_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_esr_7_LC_4_9_7/in2
Capture Clock    : uart_rx.r_data_esr_7_LC_4_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                            Odrv12                         0               973   +INF  FALL       1
I__393/O                            Odrv12                       540              1513   +INF  FALL       1
I__396/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                            LocalMux                       0              2053   +INF  FALL       1
I__401/O                            LocalMux                     309              2362   +INF  FALL       1
I__412/I                            InMux                          0              2362   +INF  FALL       1
I__412/O                            InMux                        217              2579   +INF  FALL       1
I__419/I                            CascadeMux                     0              2579   +INF  FALL       1
I__419/O                            CascadeMux                     0              2579   +INF  FALL       1
uart_rx.r_data_esr_7_LC_4_9_7/in2   LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__533/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__533/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__534/I                                            GlobalMux                      0              1918  RISE       1
I__534/O                                            GlobalMux                    154              2073  RISE       1
I__537/I                                            ClkMux                         0              2073  RISE       1
I__537/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_esr_7_LC_4_9_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

