;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV @-8, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 121, 401
	CMP @-127, @100
	SUB @128, 176
	SUB @128, 176
	CMP 121, 401
	SLT #82, @200
	MOV 121, 100
	CMP @121, 103
	MOV 121, 100
	SLT 1, <-1
	JMP <121, 103
	SUB @121, 103
	SUB <0, @2
	ADD 930, 3
	CMP 12, <10
	ADD 930, 3
	ADD 930, 3
	ADD 930, 3
	SLT 121, 401
	DJN 470, 80
	JMZ 0, #-3
	DJN 121, 100
	ADD 930, 3
	SLT 930, 3
	DJN 11, @-809
	SUB 12, <10
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB <0, @2
	DJN -1, @-20
	SUB <0, @2
	SLT 1, <-1
	SUB <0, @2
	CMP @128, 126
	SUB @-127, @100
	MOV @-8, <-20
	ADD 280, 260
	DJN -1, @-20
	SUB #12, @40
	MOV @-8, <-20
	MOV @-8, <-20
	SLT -8, <-20
	SLT -8, <-20
	CMP -207, <-120
	JMN 121, #3
	SLT #-382, 200
