// Seed: 1266194412
macromodule module_0 (
    output supply1 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    output uwire id_4,
    output wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wire id_13,
    input uwire id_14
);
  assign id_8 = ~1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output logic id_2,
    output tri1  id_3
);
  tri id_5;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0,
      id_0
  );
  reg  id_6;
  tri0 id_7;
  tri1 id_8 = id_5;
  assign id_7 = 1;
  initial begin : LABEL_0
    id_2 <= id_6;
    id_6 = 1 / id_1 + ~|!id_6;
  end
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
