# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/eth_mac/eth_mac_sim_netlist.v" \

verilog fifo_generator_v13_2_3  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/tabn_axis_fifo/sim/tabn_axis_fifo.v" \

verilog blk_mem_gen_v8_4_2  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/arp_module.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/arp_table.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/async.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/buffer_pushing.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_conf.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_bram_tdp.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_reset_sync.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_rx_client_fifo.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_sync_block.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_tx_client_fifo.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_wrapper.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/ipv4_module.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/lookup_table_trie.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/multi_byte.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/pkg_classify.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/vga.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/thinpad_top.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/eth_mac_ex/eth_mac_address_swap.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/lookup_table.v" \
"../../../../../Uncommented/thinpad_top.srcs/sim_1/new/lookup_test.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/if_id.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/mem.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/def_op.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/regfile.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/mem_wb.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ex.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/pc_reg.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/cpu.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/id.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ex_mem.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/id_ex.v" \
"../../../../../Uncommented/thinpad_top.srcs/sim_1/new/cpu_test.v" \
"../../../../Uncommented_old_verison.srcs/sources_1/new/cpu/ctrl.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/28F640P30.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/clock.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/cpld_model.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/sram_model.v" \

sv xil_defaultlib  --include "../../../../Uncommented_old_verison.srcs/sim_1/new/include" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/rgmii_model.sv" \
"../../../../Uncommented_old_verison.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
