[Inputs]
clk
wr_enb
rd_enb
=addr[10:0]=
=data_in[21:0]=
[Outputs]
=data_out[21:0]=
[BiDir]
[ATTRIBUTES]
VeriModel RAM_internal

