// Seed: 3033604801
module module_0 (
    output tri  id_0,
    input  tri  id_1,
    input  tri0 id_2
);
  always @(posedge ((1))) $clog2(36);
  ;
  assign module_1.id_8 = 0;
  wire id_4;
  assign id_0 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    input supply0 id_13,
    input uwire id_14,
    output supply0 id_15,
    input wor id_16,
    input wand id_17,
    input tri0 id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6
  );
endmodule
