// Seed: 2590170352
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri id_4,
    input tri _id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri0 id_8
);
  wire id_10;
  wire id_11[-1 'h0 : -1], id_12;
  integer [1 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12
  );
  wire [id_5 : -1] id_14, id_15, id_16;
  genvar id_17;
  assign id_13 = id_14;
  logic id_18;
  logic id_19;
  id_20 :
  assert property (@(1 or posedge id_5) -1)
  else;
endmodule
