
Zadanie_Zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e444  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800e648  0800e648  0000f648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb1c  0800eb1c  00010370  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eb1c  0800eb1c  0000fb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb24  0800eb24  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb24  0800eb24  0000fb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eb28  0800eb28  0000fb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  0800eb2c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000230  0800ed5c  00010230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002d0  0800edfc  000102d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000958  20000370  0800ee9c  00010370  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000cc8  0800ee9c  00010cc8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00010370  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020757  00000000  00000000  0001039e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003f08  00000000  00000000  00030af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab8  00000000  00000000  00034a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014f0  00000000  00000000  000364b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c680  00000000  00000000  000379a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020f92  00000000  00000000  00064028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010bd55  00000000  00000000  00084fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00190d0f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000084d0  00000000  00000000  00190d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000072  00000000  00000000  00199224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000370 	.word	0x20000370
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e62c 	.word	0x0800e62c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000374 	.word	0x20000374
 800023c:	0800e62c 	.word	0x0800e62c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <App_Init>:
/**
  * @brief  Inicjalizacja modułu aplikacji, LCD, PWM i czujników.
  * @retval None
  */

void App_Init(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
    LCD_Init();
 8000a08:	f001 fb46 	bl	8002098 <LCD_Init>
    LCD_SetCursor(0,0);
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f001 fb91 	bl	8002136 <LCD_SetCursor>
    LCD_SendString("Start systemu...");
 8000a14:	481e      	ldr	r0, [pc, #120]	@ (8000a90 <App_Init+0x8c>)
 8000a16:	f001 fb79 	bl	800210c <LCD_SendString>
    HAL_TIM_PWM_Start(HEATER_TIM, HEATER_CHANNEL);
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	481d      	ldr	r0, [pc, #116]	@ (8000a94 <App_Init+0x90>)
 8000a1e:	f007 f881 	bl	8007b24 <HAL_TIM_PWM_Start>
        __HAL_TIM_SET_COMPARE(HEATER_TIM, HEATER_CHANNEL, 0); // Moc 0%
 8000a22:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <App_Init+0x90>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2200      	movs	r2, #0
 8000a28:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a30:	4819      	ldr	r0, [pc, #100]	@ (8000a98 <App_Init+0x94>)
 8000a32:	f003 fa79 	bl	8003f28 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000a36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a3a:	f002 fb8d 	bl	8003158 <HAL_Delay>
    LCD_Clear();
 8000a3e:	f001 fb94 	bl	800216a <LCD_Clear>
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000a42:	2201      	movs	r2, #1
 8000a44:	4915      	ldr	r1, [pc, #84]	@ (8000a9c <App_Init+0x98>)
 8000a46:	4816      	ldr	r0, [pc, #88]	@ (8000aa0 <App_Init+0x9c>)
 8000a48:	f008 f861 	bl	8008b0e <HAL_UART_Receive_IT>
    if (BMP2_Init(&bmp2dev[0]) == BMP2_INTF_RET_SUCCESS) {
 8000a4c:	4815      	ldr	r0, [pc, #84]	@ (8000aa4 <App_Init+0xa0>)
 8000a4e:	f001 f9a9 	bl	8001da4 <BMP2_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d107      	bne.n	8000a68 <App_Init+0x64>
        LCD_SetCursor(0,0);
 8000a58:	2100      	movs	r1, #0
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	f001 fb6b 	bl	8002136 <LCD_SetCursor>
        LCD_SendString("Sensors OK");
 8000a60:	4811      	ldr	r0, [pc, #68]	@ (8000aa8 <App_Init+0xa4>)
 8000a62:	f001 fb53 	bl	800210c <LCD_SendString>
 8000a66:	e006      	b.n	8000a76 <App_Init+0x72>
    } else {
        LCD_SetCursor(0,0);
 8000a68:	2100      	movs	r1, #0
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f001 fb63 	bl	8002136 <LCD_SetCursor>
        LCD_SendString("Sensor Error");
 8000a70:	480e      	ldr	r0, [pc, #56]	@ (8000aac <App_Init+0xa8>)
 8000a72:	f001 fb4b 	bl	800210c <LCD_SendString>
    }

    HAL_Delay(1000);
 8000a76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a7a:	f002 fb6d 	bl	8003158 <HAL_Delay>
    LCD_Clear();
 8000a7e:	f001 fb74 	bl	800216a <LCD_Clear>
    last_sampling_time = HAL_GetTick();
 8000a82:	f002 fb5d 	bl	8003140 <HAL_GetTick>
 8000a86:	4603      	mov	r3, r0
 8000a88:	4a09      	ldr	r2, [pc, #36]	@ (8000ab0 <App_Init+0xac>)
 8000a8a:	6013      	str	r3, [r2, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	0800e648 	.word	0x0800e648
 8000a94:	200005b8 	.word	0x200005b8
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	20000394 	.word	0x20000394
 8000aa0:	20000604 	.word	0x20000604
 8000aa4:	20000020 	.word	0x20000020
 8000aa8:	0800e65c 	.word	0x0800e65c
 8000aac:	0800e668 	.word	0x0800e668
 8000ab0:	20000410 	.word	0x20000410

08000ab4 <HAL_UART_RxCpltCallback>:
  * @brief  Callback przerwania UART (Odbiór danych).
  * @param  huart: Wskaźnik do struktury UART
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a15      	ldr	r2, [pc, #84]	@ (8000b18 <HAL_UART_RxCpltCallback+0x64>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d124      	bne.n	8000b10 <HAL_UART_RxCpltCallback+0x5c>
        if (rx_byte == '\n') {
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b0a      	cmp	r3, #10
 8000acc:	d10c      	bne.n	8000ae8 <HAL_UART_RxCpltCallback+0x34>
            rx_buffer[rx_index] = 0;
 8000ace:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <HAL_UART_RxCpltCallback+0x70>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	5499      	strb	r1, [r3, r2]
            data_received_flag = 1;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <HAL_UART_RxCpltCallback+0x74>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
 8000ae6:	e00e      	b.n	8000b06 <HAL_UART_RxCpltCallback+0x52>
        }
        else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b1e      	cmp	r3, #30
 8000aee:	d80a      	bhi.n	8000b06 <HAL_UART_RxCpltCallback+0x52>
                rx_buffer[rx_index++] = rx_byte;
 8000af0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	1c5a      	adds	r2, r3, #1
 8000af6:	b2d1      	uxtb	r1, r2
 8000af8:	4a09      	ldr	r2, [pc, #36]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000afa:	7011      	strb	r1, [r2, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000b00:	7819      	ldrb	r1, [r3, #0]
 8000b02:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_UART_RxCpltCallback+0x70>)
 8000b04:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000b06:	2201      	movs	r2, #1
 8000b08:	4904      	ldr	r1, [pc, #16]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000b0a:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <HAL_UART_RxCpltCallback+0x78>)
 8000b0c:	f007 ffff 	bl	8008b0e <HAL_UART_Receive_IT>
    }
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40004800 	.word	0x40004800
 8000b1c:	20000394 	.word	0x20000394
 8000b20:	200003b8 	.word	0x200003b8
 8000b24:	20000398 	.word	0x20000398
 8000b28:	200003b9 	.word	0x200003b9
 8000b2c:	20000604 	.word	0x20000604

08000b30 <Process_Command>:

/**
  * @brief  Przetwarza komendy przychodzące z PC (format "SET:val").
  * @retval None
  */
void Process_Command() {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
    if (strncmp((char*)rx_buffer, "SET:", 4) == 0) {
 8000b36:	2204      	movs	r2, #4
 8000b38:	4914      	ldr	r1, [pc, #80]	@ (8000b8c <Process_Command+0x5c>)
 8000b3a:	4815      	ldr	r0, [pc, #84]	@ (8000b90 <Process_Command+0x60>)
 8000b3c:	f00b f8a1 	bl	800bc82 <strncmp>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d11d      	bne.n	8000b82 <Process_Command+0x52>
        float new_val = atof((char*)&rx_buffer[4]);
 8000b46:	4813      	ldr	r0, [pc, #76]	@ (8000b94 <Process_Command+0x64>)
 8000b48:	f009 fd72 	bl	800a630 <atof>
 8000b4c:	eeb0 7b40 	vmov.f64	d7, d0
 8000b50:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b54:	edc7 7a01 	vstr	s15, [r7, #4]
        if (new_val > 0 && new_val < 100) {
 8000b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b64:	dc00      	bgt.n	8000b68 <Process_Command+0x38>
            target_temp = new_val;
        }
    }
}
 8000b66:	e00c      	b.n	8000b82 <Process_Command+0x52>
        if (new_val > 0 && new_val < 100) {
 8000b68:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b6c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b98 <Process_Command+0x68>
 8000b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b78:	d400      	bmi.n	8000b7c <Process_Command+0x4c>
}
 8000b7a:	e002      	b.n	8000b82 <Process_Command+0x52>
            target_temp = new_val;
 8000b7c:	4a07      	ldr	r2, [pc, #28]	@ (8000b9c <Process_Command+0x6c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6013      	str	r3, [r2, #0]
}
 8000b82:	bf00      	nop
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	0800e678 	.word	0x0800e678
 8000b90:	20000398 	.word	0x20000398
 8000b94:	2000039c 	.word	0x2000039c
 8000b98:	42c80000 	.word	0x42c80000
 8000b9c:	20000004 	.word	0x20000004

08000ba0 <Check_Buttons>:

/**
  * @brief  Obsługa przycisków fizycznych .
  * @retval None
  */
void Check_Buttons() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - last_button_time < 200) return;
 8000ba4:	f002 facc 	bl	8003140 <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	4b28      	ldr	r3, [pc, #160]	@ (8000c4c <Check_Buttons+0xac>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	2bc7      	cmp	r3, #199	@ 0xc7
 8000bb2:	d948      	bls.n	8000c46 <Check_Buttons+0xa6>
    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9) == GPIO_PIN_RESET) {
 8000bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bb8:	4825      	ldr	r0, [pc, #148]	@ (8000c50 <Check_Buttons+0xb0>)
 8000bba:	f003 f99d 	bl	8003ef8 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d11b      	bne.n	8000bfc <Check_Buttons+0x5c>
        target_temp += 0.5f;
 8000bc4:	4b23      	ldr	r3, [pc, #140]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bc6:	edd3 7a00 	vldr	s15, [r3]
 8000bca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bd4:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp > 60.0f) target_temp = 60.0f;
 8000bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bda:	edd3 7a00 	vldr	s15, [r3]
 8000bde:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000c58 <Check_Buttons+0xb8>
 8000be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bea:	dd02      	ble.n	8000bf2 <Check_Buttons+0x52>
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bee:	4a1b      	ldr	r2, [pc, #108]	@ (8000c5c <Check_Buttons+0xbc>)
 8000bf0:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000bf2:	f002 faa5 	bl	8003140 <HAL_GetTick>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <Check_Buttons+0xac>)
 8000bfa:	6013      	str	r3, [r2, #0]
    }
    if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000bfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c00:	4817      	ldr	r0, [pc, #92]	@ (8000c60 <Check_Buttons+0xc0>)
 8000c02:	f003 f979 	bl	8003ef8 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d11d      	bne.n	8000c48 <Check_Buttons+0xa8>
        target_temp -= 0.5f;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c0e:	edd3 7a00 	vldr	s15, [r3]
 8000c12:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c1c:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp < 15.0f) target_temp = 15.0f;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c22:	edd3 7a00 	vldr	s15, [r3]
 8000c26:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000c2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c32:	d502      	bpl.n	8000c3a <Check_Buttons+0x9a>
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c36:	4a0b      	ldr	r2, [pc, #44]	@ (8000c64 <Check_Buttons+0xc4>)
 8000c38:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000c3a:	f002 fa81 	bl	8003140 <HAL_GetTick>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4a02      	ldr	r2, [pc, #8]	@ (8000c4c <Check_Buttons+0xac>)
 8000c42:	6013      	str	r3, [r2, #0]
 8000c44:	e000      	b.n	8000c48 <Check_Buttons+0xa8>
    if (HAL_GetTick() - last_button_time < 200) return;
 8000c46:	bf00      	nop
    }
}
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000414 	.word	0x20000414
 8000c50:	40021000 	.word	0x40021000
 8000c54:	20000004 	.word	0x20000004
 8000c58:	42700000 	.word	0x42700000
 8000c5c:	42700000 	.word	0x42700000
 8000c60:	40021400 	.word	0x40021400
 8000c64:	41700000 	.word	0x41700000

08000c68 <Control_Climate>:
/**
  * @brief  Algorytm sterowania klimatem (Grzałka PWM + Wentylator).
  * @note   Zastępuje domyślny regulator PID własną implementacją.
  * @retval None
  */
void Control_Climate() {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
    error = target_temp - temp_filtered;
 8000c6e:	4b50      	ldr	r3, [pc, #320]	@ (8000db0 <Control_Climate+0x148>)
 8000c70:	ed93 7a00 	vldr	s14, [r3]
 8000c74:	4b4f      	ldr	r3, [pc, #316]	@ (8000db4 <Control_Climate+0x14c>)
 8000c76:	edd3 7a00 	vldr	s15, [r3]
 8000c7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c7e:	4b4e      	ldr	r3, [pc, #312]	@ (8000db8 <Control_Climate+0x150>)
 8000c80:	edc3 7a00 	vstr	s15, [r3]
    int pwm_duty = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	607b      	str	r3, [r7, #4]
    uint8_t is_cooling = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	70fb      	strb	r3, [r7, #3]
    // 1. Logika GRZANIA (gdy jest za zimno)
    if (error > 0) {
 8000c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8000db8 <Control_Climate+0x150>)
 8000c8e:	edd3 7a00 	vldr	s15, [r3]
 8000c92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c9a:	dd26      	ble.n	8000cea <Control_Climate+0x82>
        HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ca2:	4846      	ldr	r0, [pc, #280]	@ (8000dbc <Control_Climate+0x154>)
 8000ca4:	f003 f940 	bl	8003f28 <HAL_GPIO_WritePin>
        is_cooling = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	70fb      	strb	r3, [r7, #3]
        if (error >= 2.0f) {
 8000cac:	4b42      	ldr	r3, [pc, #264]	@ (8000db8 <Control_Climate+0x150>)
 8000cae:	edd3 7a00 	vldr	s15, [r3]
 8000cb2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbe:	db03      	blt.n	8000cc8 <Control_Climate+0x60>
            pwm_duty = PWM_MAX_ARR;
 8000cc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	e042      	b.n	8000d4e <Control_Climate+0xe6>
        } else {
            // Skalowanie: 2.0 stopnia błędu = 1000 PWM
            pwm_duty = (int)(error * (float)PWM_MAX_ARR / 2.0f);
 8000cc8:	4b3b      	ldr	r3, [pc, #236]	@ (8000db8 <Control_Climate+0x150>)
 8000cca:	edd3 7a00 	vldr	s15, [r3]
 8000cce:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8000dc0 <Control_Climate+0x158>
 8000cd2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cd6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000cda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ce2:	ee17 3a90 	vmov	r3, s15
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	e031      	b.n	8000d4e <Control_Climate+0xe6>
        }
    }
    // 2. Logika CHŁODZENIA (gdy jest za ciepło)
    else {
        pwm_duty = 0; // Grzałka STOP
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
        if (error < -0.5f) {
 8000cee:	4b32      	ldr	r3, [pc, #200]	@ (8000db8 <Control_Climate+0x150>)
 8000cf0:	edd3 7a00 	vldr	s15, [r3]
 8000cf4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8000cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d00:	d508      	bpl.n	8000d14 <Control_Climate+0xac>
            HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d08:	482c      	ldr	r0, [pc, #176]	@ (8000dbc <Control_Climate+0x154>)
 8000d0a:	f003 f90d 	bl	8003f28 <HAL_GPIO_WritePin>
            is_cooling = 1;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	70fb      	strb	r3, [r7, #3]
 8000d12:	e01c      	b.n	8000d4e <Control_Climate+0xe6>
        }
        else if (error > -0.1f) {
 8000d14:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <Control_Climate+0x150>)
 8000d16:	edd3 7a00 	vldr	s15, [r3]
 8000d1a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000dc4 <Control_Climate+0x15c>
 8000d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d26:	dd08      	ble.n	8000d3a <Control_Climate+0xd2>
            HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	4823      	ldr	r0, [pc, #140]	@ (8000dbc <Control_Climate+0x154>)
 8000d30:	f003 f8fa 	bl	8003f28 <HAL_GPIO_WritePin>
            is_cooling = 0;
 8000d34:	2300      	movs	r3, #0
 8000d36:	70fb      	strb	r3, [r7, #3]
 8000d38:	e009      	b.n	8000d4e <Control_Climate+0xe6>
        }
        else {
               if (HAL_GPIO_ReadPin(FAN_PORT, FAN_PIN) == GPIO_PIN_SET) {
 8000d3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3e:	481f      	ldr	r0, [pc, #124]	@ (8000dbc <Control_Climate+0x154>)
 8000d40:	f003 f8da 	bl	8003ef8 <HAL_GPIO_ReadPin>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d101      	bne.n	8000d4e <Control_Climate+0xe6>
                        is_cooling = 1;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	70fb      	strb	r3, [r7, #3]
               }
             }
    }
    __HAL_TIM_SET_COMPARE(HEATER_TIM, HEATER_CHANNEL, pwm_duty);
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <Control_Climate+0x160>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	687a      	ldr	r2, [r7, #4]
 8000d54:	635a      	str	r2, [r3, #52]	@ 0x34

    if (pwm_duty > 0) {
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	dd0b      	ble.n	8000d74 <Control_Climate+0x10c>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d62:	481a      	ldr	r0, [pc, #104]	@ (8000dcc <Control_Climate+0x164>)
 8000d64:	f003 f8e0 	bl	8003f28 <HAL_GPIO_WritePin>
    	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2180      	movs	r1, #128	@ 0x80
 8000d6c:	4817      	ldr	r0, [pc, #92]	@ (8000dcc <Control_Climate+0x164>)
 8000d6e:	f003 f8db 	bl	8003f28 <HAL_GPIO_WritePin>
        }
        else {
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
        }
}
 8000d72:	e019      	b.n	8000da8 <Control_Climate+0x140>
        else if (is_cooling) {
 8000d74:	78fb      	ldrb	r3, [r7, #3]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00b      	beq.n	8000d92 <Control_Climate+0x12a>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d80:	4812      	ldr	r0, [pc, #72]	@ (8000dcc <Control_Climate+0x164>)
 8000d82:	f003 f8d1 	bl	8003f28 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2180      	movs	r1, #128	@ 0x80
 8000d8a:	4810      	ldr	r0, [pc, #64]	@ (8000dcc <Control_Climate+0x164>)
 8000d8c:	f003 f8cc 	bl	8003f28 <HAL_GPIO_WritePin>
}
 8000d90:	e00a      	b.n	8000da8 <Control_Climate+0x140>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d98:	480c      	ldr	r0, [pc, #48]	@ (8000dcc <Control_Climate+0x164>)
 8000d9a:	f003 f8c5 	bl	8003f28 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2180      	movs	r1, #128	@ 0x80
 8000da2:	480a      	ldr	r0, [pc, #40]	@ (8000dcc <Control_Climate+0x164>)
 8000da4:	f003 f8c0 	bl	8003f28 <HAL_GPIO_WritePin>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000004 	.word	0x20000004
 8000db4:	2000038c 	.word	0x2000038c
 8000db8:	20000390 	.word	0x20000390
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	447a0000 	.word	0x447a0000
 8000dc4:	bdcccccd 	.word	0xbdcccccd
 8000dc8:	200005b8 	.word	0x200005b8
 8000dcc:	40020400 	.word	0x40020400

08000dd0 <App_Process>:
/**
  * @brief  Główna pętla procesu sterowania.
  * Wywoływana w main.c w pętli while(1).
  * @retval None
  */
void App_Process(void) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b088      	sub	sp, #32
 8000dd4:	af02      	add	r7, sp, #8
	if (data_received_flag) {
 8000dd6:	4b58      	ldr	r3, [pc, #352]	@ (8000f38 <App_Process+0x168>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d004      	beq.n	8000dea <App_Process+0x1a>
	        Process_Command();
 8000de0:	f7ff fea6 	bl	8000b30 <Process_Command>
	        data_received_flag = 0;
 8000de4:	4b54      	ldr	r3, [pc, #336]	@ (8000f38 <App_Process+0x168>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	701a      	strb	r2, [r3, #0]
	    }
	    Check_Buttons();
 8000dea:	f7ff fed9 	bl	8000ba0 <Check_Buttons>
	    // Obsługa cykliczna (Stały okres próbkowania - Non-blocking)
	if (HAL_GetTick() - last_sampling_time >= SAMPLING_PERIOD_MS)
 8000dee:	f002 f9a7 	bl	8003140 <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	4b51      	ldr	r3, [pc, #324]	@ (8000f3c <App_Process+0x16c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b63      	cmp	r3, #99	@ 0x63
 8000dfc:	f240 8097 	bls.w	8000f2e <App_Process+0x15e>
		{
		last_sampling_time = HAL_GetTick();
 8000e00:	f002 f99e 	bl	8003140 <HAL_GetTick>
 8000e04:	4603      	mov	r3, r0
 8000e06:	4a4d      	ldr	r2, [pc, #308]	@ (8000f3c <App_Process+0x16c>)
 8000e08:	6013      	str	r3, [r2, #0]
		double raw_temp = BMP2_ReadTemperature_degC(&bmp2dev[0]);
 8000e0a:	484d      	ldr	r0, [pc, #308]	@ (8000f40 <App_Process+0x170>)
 8000e0c:	f001 f896 	bl	8001f3c <BMP2_ReadTemperature_degC>
 8000e10:	ed87 0b02 	vstr	d0, [r7, #8]
		if (temp_filtered == 0.0f) { temp_filtered = (float)raw_temp; }
 8000e14:	4b4b      	ldr	r3, [pc, #300]	@ (8000f44 <App_Process+0x174>)
 8000e16:	edd3 7a00 	vldr	s15, [r3]
 8000e1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e22:	d107      	bne.n	8000e34 <App_Process+0x64>
 8000e24:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e28:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e2c:	4b45      	ldr	r3, [pc, #276]	@ (8000f44 <App_Process+0x174>)
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
 8000e32:	e019      	b.n	8000e68 <App_Process+0x98>
		else {
				// Algorytm: Średnia = (Surowa * alpha) + (Poprzednia_Średnia * (1 - alpha))
				temp_filtered = ((float)raw_temp * filterAlpha) + (temp_filtered * (1.0f - filterAlpha));
 8000e34:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e38:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000e3c:	4b42      	ldr	r3, [pc, #264]	@ (8000f48 <App_Process+0x178>)
 8000e3e:	edd3 7a00 	vldr	s15, [r3]
 8000e42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e46:	4b40      	ldr	r3, [pc, #256]	@ (8000f48 <App_Process+0x178>)
 8000e48:	edd3 7a00 	vldr	s15, [r3]
 8000e4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000e50:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000e54:	4b3b      	ldr	r3, [pc, #236]	@ (8000f44 <App_Process+0x174>)
 8000e56:	edd3 7a00 	vldr	s15, [r3]
 8000e5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e62:	4b38      	ldr	r3, [pc, #224]	@ (8000f44 <App_Process+0x174>)
 8000e64:	edc3 7a00 	vstr	s15, [r3]
			}

		Control_Climate();
 8000e68:	f7ff fefe 	bl	8000c68 <Control_Climate>
		sprintf(lcd_buffer, "Akt: %.1f C", temp_filtered);
 8000e6c:	4b35      	ldr	r3, [pc, #212]	@ (8000f44 <App_Process+0x174>)
 8000e6e:	edd3 7a00 	vldr	s15, [r3]
 8000e72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e76:	ec53 2b17 	vmov	r2, r3, d7
 8000e7a:	4934      	ldr	r1, [pc, #208]	@ (8000f4c <App_Process+0x17c>)
 8000e7c:	4834      	ldr	r0, [pc, #208]	@ (8000f50 <App_Process+0x180>)
 8000e7e:	f00a fe93 	bl	800bba8 <siprintf>
				LCD_SetCursor(0, 0);
 8000e82:	2100      	movs	r1, #0
 8000e84:	2000      	movs	r0, #0
 8000e86:	f001 f956 	bl	8002136 <LCD_SetCursor>
				LCD_SendString(lcd_buffer);
 8000e8a:	4831      	ldr	r0, [pc, #196]	@ (8000f50 <App_Process+0x180>)
 8000e8c:	f001 f93e 	bl	800210c <LCD_SendString>

		char status = ' ';
 8000e90:	2320      	movs	r3, #32
 8000e92:	75fb      	strb	r3, [r7, #23]
		if (temp_filtered < target_temp) status = '*';
 8000e94:	4b2b      	ldr	r3, [pc, #172]	@ (8000f44 <App_Process+0x174>)
 8000e96:	ed93 7a00 	vldr	s14, [r3]
 8000e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f54 <App_Process+0x184>)
 8000e9c:	edd3 7a00 	vldr	s15, [r3]
 8000ea0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea8:	d502      	bpl.n	8000eb0 <App_Process+0xe0>
 8000eaa:	232a      	movs	r3, #42	@ 0x2a
 8000eac:	75fb      	strb	r3, [r7, #23]
 8000eae:	e010      	b.n	8000ed2 <App_Process+0x102>
		else if (temp_filtered > target_temp + 0.5f) status = 'F';
 8000eb0:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <App_Process+0x184>)
 8000eb2:	edd3 7a00 	vldr	s15, [r3]
 8000eb6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000ebe:	4b21      	ldr	r3, [pc, #132]	@ (8000f44 <App_Process+0x174>)
 8000ec0:	edd3 7a00 	vldr	s15, [r3]
 8000ec4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ecc:	d501      	bpl.n	8000ed2 <App_Process+0x102>
 8000ece:	2346      	movs	r3, #70	@ 0x46
 8000ed0:	75fb      	strb	r3, [r7, #23]

		sprintf(lcd_buffer, "Set: %.1f C %c", target_temp, status);
 8000ed2:	4b20      	ldr	r3, [pc, #128]	@ (8000f54 <App_Process+0x184>)
 8000ed4:	edd3 7a00 	vldr	s15, [r3]
 8000ed8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	ec53 2b17 	vmov	r2, r3, d7
 8000ee4:	491c      	ldr	r1, [pc, #112]	@ (8000f58 <App_Process+0x188>)
 8000ee6:	481a      	ldr	r0, [pc, #104]	@ (8000f50 <App_Process+0x180>)
 8000ee8:	f00a fe5e 	bl	800bba8 <siprintf>
				LCD_SetCursor(1, 0);
 8000eec:	2100      	movs	r1, #0
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f001 f921 	bl	8002136 <LCD_SetCursor>
				LCD_SendString(lcd_buffer);
 8000ef4:	4816      	ldr	r0, [pc, #88]	@ (8000f50 <App_Process+0x180>)
 8000ef6:	f001 f909 	bl	800210c <LCD_SendString>

		int len = sprintf(uart_tx_buffer, "%.2f;%.2f\n", temp_filtered, target_temp);
 8000efa:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <App_Process+0x174>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000f04:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <App_Process+0x184>)
 8000f06:	edd3 7a00 	vldr	s15, [r3]
 8000f0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0e:	ed8d 7b00 	vstr	d7, [sp]
 8000f12:	ec53 2b16 	vmov	r2, r3, d6
 8000f16:	4911      	ldr	r1, [pc, #68]	@ (8000f5c <App_Process+0x18c>)
 8000f18:	4811      	ldr	r0, [pc, #68]	@ (8000f60 <App_Process+0x190>)
 8000f1a:	f00a fe45 	bl	800bba8 <siprintf>
 8000f1e:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart3, (uint8_t*)uart_tx_buffer, len, 100);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	2364      	movs	r3, #100	@ 0x64
 8000f26:	490e      	ldr	r1, [pc, #56]	@ (8000f60 <App_Process+0x190>)
 8000f28:	480e      	ldr	r0, [pc, #56]	@ (8000f64 <App_Process+0x194>)
 8000f2a:	f007 fd67 	bl	80089fc <HAL_UART_Transmit>
		}
}
 8000f2e:	bf00      	nop
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200003b9 	.word	0x200003b9
 8000f3c:	20000410 	.word	0x20000410
 8000f40:	20000020 	.word	0x20000020
 8000f44:	2000038c 	.word	0x2000038c
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	0800e680 	.word	0x0800e680
 8000f50:	200003fc 	.word	0x200003fc
 8000f54:	20000004 	.word	0x20000004
 8000f58:	0800e68c 	.word	0x0800e68c
 8000f5c:	0800e69c 	.word	0x0800e69c
 8000f60:	200003bc 	.word	0x200003bc
 8000f64:	20000604 	.word	0x20000604

08000f68 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f000 fa49 	bl	8001408 <null_ptr_check>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d117      	bne.n	8000fb2 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2201      	movs	r2, #1
 8000f88:	20d0      	movs	r0, #208	@ 0xd0
 8000f8a:	f000 f818 	bl	8000fbe <bmp2_get_regs>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10b      	bne.n	8000fb2 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b58      	cmp	r3, #88	@ 0x58
 8000fa0:	d105      	bne.n	8000fae <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f000 fa7b 	bl	800149e <get_calib_param>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	e001      	b.n	8000fb2 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000fae:	23fc      	movs	r3, #252	@ 0xfc
 8000fb0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000fbe:	b590      	push	{r4, r7, lr}
 8000fc0:	b087      	sub	sp, #28
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	4603      	mov	r3, r0
 8000fcc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000fce:	6838      	ldr	r0, [r7, #0]
 8000fd0:	f000 fa1a 	bl	8001408 <null_ptr_check>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000fd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d11e      	bne.n	800101e <bmp2_get_regs+0x60>
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d01b      	beq.n	800101e <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	785b      	ldrb	r3, [r3, #1]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d103      	bne.n	8000ff6 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ff4:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	68dc      	ldr	r4, [r3, #12]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	7bf8      	ldrb	r0, [r7, #15]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	68b9      	ldr	r1, [r7, #8]
 8001004:	47a0      	blx	r4
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d004      	beq.n	8001022 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001018:	23fe      	movs	r3, #254	@ 0xfe
 800101a:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800101c:	e001      	b.n	8001022 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800101e:	23ff      	movs	r3, #255	@ 0xff
 8001020:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001022:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001026:	4618      	mov	r0, r3
 8001028:	371c      	adds	r7, #28
 800102a:	46bd      	mov	sp, r7
 800102c:	bd90      	pop	{r4, r7, pc}

0800102e <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800102e:	b590      	push	{r4, r7, lr}
 8001030:	b08b      	sub	sp, #44	@ 0x2c
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
 800103a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b04      	cmp	r3, #4
 8001040:	d901      	bls.n	8001046 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001042:	2304      	movs	r3, #4
 8001044:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001046:	6838      	ldr	r0, [r7, #0]
 8001048:	f000 f9de 	bl	8001408 <null_ptr_check>
 800104c:	4603      	mov	r3, r0
 800104e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001052:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001056:	2b00      	cmp	r3, #0
 8001058:	d150      	bne.n	80010fc <bmp2_set_regs+0xce>
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d04d      	beq.n	80010fc <bmp2_set_regs+0xce>
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d04a      	beq.n	80010fc <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d043      	beq.n	80010f4 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	785b      	ldrb	r3, [r3, #1]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d114      	bne.n	80010a4 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800107a:	2300      	movs	r3, #0
 800107c:	77fb      	strb	r3, [r7, #31]
 800107e:	e00d      	b.n	800109c <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001080:	7ffb      	ldrb	r3, [r7, #31]
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	4413      	add	r3, r2
 8001086:	781a      	ldrb	r2, [r3, #0]
 8001088:	7ffb      	ldrb	r3, [r7, #31]
 800108a:	68f9      	ldr	r1, [r7, #12]
 800108c:	440b      	add	r3, r1
 800108e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	3301      	adds	r3, #1
 800109a:	77fb      	strb	r3, [r7, #31]
 800109c:	7ffb      	ldrb	r3, [r7, #31]
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8ed      	bhi.n	8001080 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d90b      	bls.n	80010c2 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80010aa:	f107 0114 	add.w	r1, r7, #20
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f000 f9c8 	bl	8001448 <interleave_data>
                temp_len = ((len * 2) - 1);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	3b01      	subs	r3, #1
 80010be:	623b      	str	r3, [r7, #32]
 80010c0:	e001      	b.n	80010c6 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	691c      	ldr	r4, [r3, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	7818      	ldrb	r0, [r3, #0]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f107 0114 	add.w	r1, r7, #20
 80010d6:	6a3a      	ldr	r2, [r7, #32]
 80010d8:	47a0      	blx	r4
 80010da:	4603      	mov	r3, r0
 80010dc:	461a      	mov	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00b      	beq.n	8001104 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80010ec:	23fe      	movs	r3, #254	@ 0xfe
 80010ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80010f2:	e007      	b.n	8001104 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80010f4:	23fd      	movs	r3, #253	@ 0xfd
 80010f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80010fa:	e003      	b.n	8001104 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010fc:	23ff      	movs	r3, #255	@ 0xff
 80010fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001102:	e000      	b.n	8001106 <bmp2_set_regs+0xd8>
        if (len > 0)
 8001104:	bf00      	nop
    }

    return rslt;
 8001106:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800110a:	4618      	mov	r0, r3
 800110c:	372c      	adds	r7, #44	@ 0x2c
 800110e:	46bd      	mov	sp, r7
 8001110:	bd90      	pop	{r4, r7, pc}

08001112 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800111a:	23e0      	movs	r3, #224	@ 0xe0
 800111c:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 800111e:	23b6      	movs	r3, #182	@ 0xb6
 8001120:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001122:	f107 010d 	add.w	r1, r7, #13
 8001126:	f107 000e 	add.w	r0, r7, #14
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	f7ff ff7e 	bl	800102e <bmp2_set_regs>
 8001132:	4603      	mov	r3, r0
 8001134:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001136:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b084      	sub	sp, #16
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800114c:	2300      	movs	r3, #0
 800114e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d02d      	beq.n	80011b2 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001156:	f107 010c 	add.w	r1, r7, #12
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	2202      	movs	r2, #2
 800115e:	20f4      	movs	r0, #244	@ 0xf4
 8001160:	f7ff ff2d 	bl	8000fbe <bmp2_get_regs>
 8001164:	4603      	mov	r3, r0
 8001166:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d122      	bne.n	80011b6 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001170:	7b3b      	ldrb	r3, [r7, #12]
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	b2da      	uxtb	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800117a:	7b3b      	ldrb	r3, [r7, #12]
 800117c:	109b      	asrs	r3, r3, #2
 800117e:	b2db      	uxtb	r3, r3
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	b2da      	uxtb	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800118a:	7b7b      	ldrb	r3, [r7, #13]
 800118c:	095b      	lsrs	r3, r3, #5
 800118e:	b2da      	uxtb	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001194:	7b7b      	ldrb	r3, [r7, #13]
 8001196:	109b      	asrs	r3, r3, #2
 8001198:	b2db      	uxtb	r3, r3
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80011a4:	7b7b      	ldrb	r3, [r7, #13]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	715a      	strb	r2, [r3, #5]
 80011b0:	e001      	b.n	80011b6 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011b2:	23ff      	movs	r3, #255	@ 0xff
 80011b4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80011b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 fa0b 	bl	80015ec <conf_sensor>
 80011d6:	4603      	mov	r3, r0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d01b      	beq.n	8001228 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80011f0:	f107 010e 	add.w	r1, r7, #14
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	2201      	movs	r2, #1
 80011f8:	20f3      	movs	r0, #243	@ 0xf3
 80011fa:	f7ff fee0 	bl	8000fbe <bmp2_get_regs>
 80011fe:	4603      	mov	r3, r0
 8001200:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d110      	bne.n	800122c <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800120a:	7bbb      	ldrb	r3, [r7, #14]
 800120c:	10db      	asrs	r3, r3, #3
 800120e:	b2db      	uxtb	r3, r3
 8001210:	f003 0301 	and.w	r3, r3, #1
 8001214:	b2da      	uxtb	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800121a:	7bbb      	ldrb	r3, [r7, #14]
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	b2da      	uxtb	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	705a      	strb	r2, [r3, #1]
 8001226:	e001      	b.n	800122c <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001228:	23ff      	movs	r3, #255	@ 0xff
 800122a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800122c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	68b9      	ldr	r1, [r7, #8]
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f9cd 	bl	80015ec <conf_sensor>
 8001252:	4603      	mov	r3, r0
 8001254:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001256:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b086      	sub	sp, #24
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800126c:	f107 0310 	add.w	r3, r7, #16
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	809a      	strh	r2, [r3, #4]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d024      	beq.n	80012d0 <bmp2_get_sensor_data+0x6e>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001286:	f107 0110 	add.w	r1, r7, #16
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2206      	movs	r2, #6
 800128e:	20f7      	movs	r0, #247	@ 0xf7
 8001290:	f7ff fe95 	bl	8000fbe <bmp2_get_regs>
 8001294:	4603      	mov	r3, r0
 8001296:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001298:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d119      	bne.n	80012d4 <bmp2_get_sensor_data+0x72>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80012a0:	f107 0208 	add.w	r2, r7, #8
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 fac8 	bl	8001840 <parse_sensor_data>
 80012b0:	4603      	mov	r3, r0
 80012b2:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d10b      	bne.n	80012d4 <bmp2_get_sensor_data+0x72>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f80b 	bl	80012e0 <bmp2_compensate_data>
 80012ca:	4603      	mov	r3, r0
 80012cc:	75fb      	strb	r3, [r7, #23]
 80012ce:	e001      	b.n	80012d4 <bmp2_get_sensor_data+0x72>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012d0:	23ff      	movs	r3, #255	@ 0xff
 80012d2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 f88b 	bl	8001408 <null_ptr_check>
 80012f2:	4603      	mov	r3, r0
 80012f4:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80012f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d129      	bne.n	8001352 <bmp2_compensate_data+0x72>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d026      	beq.n	8001352 <bmp2_compensate_data+0x72>
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d023      	beq.n	8001352 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800130a:	68b9      	ldr	r1, [r7, #8]
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001318:	68b9      	ldr	r1, [r7, #8]
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	3308      	adds	r3, #8
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	68f9      	ldr	r1, [r7, #12]
 800132e:	4618      	mov	r0, r3
 8001330:	f000 faca 	bl	80018c8 <compensate_temperature>
 8001334:	4603      	mov	r3, r0
 8001336:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001338:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10a      	bne.n	8001356 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68f9      	ldr	r1, [r7, #12]
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fb8a 	bl	8001a60 <compensate_pressure>
 800134c:	4603      	mov	r3, r0
 800134e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001350:	e001      	b.n	8001356 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001352:	23ff      	movs	r3, #255	@ 0xff
 8001354:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001356:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b092      	sub	sp, #72	@ 0x48
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001370:	4b23      	ldr	r3, [pc, #140]	@ (8001400 <bmp2_compute_meas_time+0x9c>)
 8001372:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001376:	461d      	mov	r5, r3
 8001378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137c:	682b      	ldr	r3, [r5, #0]
 800137e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001380:	4b20      	ldr	r3, [pc, #128]	@ (8001404 <bmp2_compute_meas_time+0xa0>)
 8001382:	f107 0410 	add.w	r4, r7, #16
 8001386:	461d      	mov	r5, r3
 8001388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001390:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 f837 	bl	8001408 <null_ptr_check>
 800139a:	4603      	mov	r3, r0
 800139c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80013a0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d122      	bne.n	80013ee <bmp2_compute_meas_time+0x8a>
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d01f      	beq.n	80013ee <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	7e1b      	ldrb	r3, [r3, #24]
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	d111      	bne.n	80013da <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	78db      	ldrb	r3, [r3, #3]
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	3348      	adds	r3, #72	@ 0x48
 80013be:	443b      	add	r3, r7
 80013c0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	789b      	ldrb	r3, [r3, #2]
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	3348      	adds	r3, #72	@ 0x48
 80013cc:	443b      	add	r3, r7
 80013ce:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80013d2:	441a      	add	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013d8:	e00c      	b.n	80013f4 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	78db      	ldrb	r3, [r3, #3]
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	3348      	adds	r3, #72	@ 0x48
 80013e2:	443b      	add	r3, r7
 80013e4:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013ec:	e002      	b.n	80013f4 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80013ee:	23ff      	movs	r3, #255	@ 0xff
 80013f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80013f4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3748      	adds	r7, #72	@ 0x48
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001400:	0800e6a8 	.word	0x0800e6a8
 8001404:	0800e6bc 	.word	0x0800e6bc

08001408 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d00b      	beq.n	800142e <null_ptr_check+0x26>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d007      	beq.n	800142e <null_ptr_check+0x26>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d003      	beq.n	800142e <null_ptr_check+0x26>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d102      	bne.n	8001434 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800142e:	23ff      	movs	r3, #255	@ 0xff
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e001      	b.n	8001438 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001438:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800143c:	4618      	mov	r0, r3
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
 8001454:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001456:	2301      	movs	r3, #1
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	e015      	b.n	8001488 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	441a      	add	r2, r3
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	3b01      	subs	r3, #1
 8001468:	68b9      	ldr	r1, [r7, #8]
 800146a:	440b      	add	r3, r1
 800146c:	7812      	ldrb	r2, [r2, #0]
 800146e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	441a      	add	r2, r3
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	440b      	add	r3, r1
 800147e:	7812      	ldrb	r2, [r2, #0]
 8001480:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	429a      	cmp	r2, r3
 800148e:	d3e5      	bcc.n	800145c <interleave_data+0x14>
    }
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	371c      	adds	r7, #28
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b08a      	sub	sp, #40	@ 0x28
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]
 80014b8:	761a      	strb	r2, [r3, #24]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80014ba:	f107 010c 	add.w	r1, r7, #12
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2219      	movs	r2, #25
 80014c2:	2088      	movs	r0, #136	@ 0x88
 80014c4:	f7ff fd7b 	bl	8000fbe <bmp2_get_regs>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 80014ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f040 8084 	bne.w	80015e0 <get_calib_param+0x142>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80014d8:	7b7b      	ldrb	r3, [r7, #13]
 80014da:	b21b      	sxth	r3, r3
 80014dc:	021b      	lsls	r3, r3, #8
 80014de:	b21a      	sxth	r2, r3
 80014e0:	7b3b      	ldrb	r3, [r7, #12]
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	4313      	orrs	r3, r2
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	021b      	lsls	r3, r3, #8
 80014f4:	b21a      	sxth	r2, r3
 80014f6:	7bbb      	ldrb	r3, [r7, #14]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8001502:	7c7b      	ldrb	r3, [r7, #17]
 8001504:	b21b      	sxth	r3, r3
 8001506:	021b      	lsls	r3, r3, #8
 8001508:	b21a      	sxth	r2, r3
 800150a:	7c3b      	ldrb	r3, [r7, #16]
 800150c:	b21b      	sxth	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b21a      	sxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8001516:	7cfb      	ldrb	r3, [r7, #19]
 8001518:	b21b      	sxth	r3, r3
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21a      	sxth	r2, r3
 800151e:	7cbb      	ldrb	r3, [r7, #18]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	b29a      	uxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 800152c:	7d7b      	ldrb	r3, [r7, #21]
 800152e:	b21b      	sxth	r3, r3
 8001530:	021b      	lsls	r3, r3, #8
 8001532:	b21a      	sxth	r2, r3
 8001534:	7d3b      	ldrb	r3, [r7, #20]
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21a      	sxth	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001540:	7dfb      	ldrb	r3, [r7, #23]
 8001542:	b21b      	sxth	r3, r3
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	b21a      	sxth	r2, r3
 8001548:	7dbb      	ldrb	r3, [r7, #22]
 800154a:	b21b      	sxth	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b21a      	sxth	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001554:	7e7b      	ldrb	r3, [r7, #25]
 8001556:	b21b      	sxth	r3, r3
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	b21a      	sxth	r2, r3
 800155c:	7e3b      	ldrb	r3, [r7, #24]
 800155e:	b21b      	sxth	r3, r3
 8001560:	4313      	orrs	r3, r2
 8001562:	b21a      	sxth	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001568:	7efb      	ldrb	r3, [r7, #27]
 800156a:	b21b      	sxth	r3, r3
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7ebb      	ldrb	r3, [r7, #26]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 800157c:	7f7b      	ldrb	r3, [r7, #29]
 800157e:	b21b      	sxth	r3, r3
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	b21a      	sxth	r2, r3
 8001584:	7f3b      	ldrb	r3, [r7, #28]
 8001586:	b21b      	sxth	r3, r3
 8001588:	4313      	orrs	r3, r2
 800158a:	b21a      	sxth	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001590:	7ffb      	ldrb	r3, [r7, #31]
 8001592:	b21b      	sxth	r3, r3
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	7fbb      	ldrb	r3, [r7, #30]
 800159a:	b21b      	sxth	r3, r3
 800159c:	4313      	orrs	r3, r2
 800159e:	b21a      	sxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80015a4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80015bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80015d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015d8:	b25a      	sxtb	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 80015e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3728      	adds	r7, #40	@ 0x28
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80015fa:	2300      	movs	r3, #0
 80015fc:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 80015fe:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 8001602:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d076      	beq.n	80016f8 <conf_sensor+0x10c>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800160a:	f107 0114 	add.w	r1, r7, #20
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2202      	movs	r2, #2
 8001612:	20f4      	movs	r0, #244	@ 0xf4
 8001614:	f7ff fcd3 	bl	8000fbe <bmp2_get_regs>
 8001618:	4603      	mov	r3, r0
 800161a:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800161c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d16b      	bne.n	80016fc <conf_sensor+0x110>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fd74 	bl	8001112 <bmp2_soft_reset>
 800162a:	4603      	mov	r3, r0
 800162c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800162e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d162      	bne.n	80016fc <conf_sensor+0x110>
            {
                set_os_mode(temp, conf);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f863 	bl	8001708 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001642:	7d7b      	ldrb	r3, [r7, #21]
 8001644:	b25b      	sxtb	r3, r3
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	b25a      	sxtb	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	789b      	ldrb	r3, [r3, #2]
 8001650:	b25b      	sxtb	r3, r3
 8001652:	015b      	lsls	r3, r3, #5
 8001654:	b25b      	sxtb	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b25b      	sxtb	r3, r3
 800165a:	b2db      	uxtb	r3, r3
 800165c:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 800165e:	7d7b      	ldrb	r3, [r7, #21]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	f023 031c 	bic.w	r3, r3, #28
 8001666:	b25a      	sxtb	r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	791b      	ldrb	r3, [r3, #4]
 800166c:	b25b      	sxtb	r3, r3
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f003 031c 	and.w	r3, r3, #28
 8001676:	b25b      	sxtb	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b25b      	sxtb	r3, r3
 800167c:	b2db      	uxtb	r3, r3
 800167e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001680:	7d7b      	ldrb	r3, [r7, #21]
 8001682:	b25b      	sxtb	r3, r3
 8001684:	f023 0301 	bic.w	r3, r3, #1
 8001688:	b25a      	sxtb	r2, r3
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	795b      	ldrb	r3, [r3, #5]
 800168e:	b25b      	sxtb	r3, r3
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	b25b      	sxtb	r3, r3
 8001696:	4313      	orrs	r3, r2
 8001698:	b25b      	sxtb	r3, r3
 800169a:	b2db      	uxtb	r3, r3
 800169c:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800169e:	f107 0114 	add.w	r1, r7, #20
 80016a2:	f107 0010 	add.w	r0, r7, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2202      	movs	r2, #2
 80016aa:	f7ff fcc0 	bl	800102e <bmp2_set_regs>
 80016ae:	4603      	mov	r3, r0
 80016b0:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80016b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d120      	bne.n	80016fc <conf_sensor+0x110>
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d01d      	beq.n	80016fc <conf_sensor+0x110>
                {
                    dev->power_mode = mode;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	7bfa      	ldrb	r2, [r7, #15]
 80016c4:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80016c6:	7d3b      	ldrb	r3, [r7, #20]
 80016c8:	b25b      	sxtb	r3, r3
 80016ca:	f023 0303 	bic.w	r3, r3, #3
 80016ce:	b25a      	sxtb	r2, r3
 80016d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b25b      	sxtb	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 80016e2:	f107 0114 	add.w	r1, r7, #20
 80016e6:	f107 0010 	add.w	r0, r7, #16
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f7ff fc9e 	bl	800102e <bmp2_set_regs>
 80016f2:	4603      	mov	r3, r0
 80016f4:	75fb      	strb	r3, [r7, #23]
 80016f6:	e001      	b.n	80016fc <conf_sensor+0x110>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80016f8:	23ff      	movs	r3, #255	@ 0xff
 80016fa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	78db      	ldrb	r3, [r3, #3]
 8001716:	2b04      	cmp	r3, #4
 8001718:	f200 808b 	bhi.w	8001832 <set_os_mode+0x12a>
 800171c:	a201      	add	r2, pc, #4	@ (adr r2, 8001724 <set_os_mode+0x1c>)
 800171e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001722:	bf00      	nop
 8001724:	08001739 	.word	0x08001739
 8001728:	0800176b 	.word	0x0800176b
 800172c:	0800179d 	.word	0x0800179d
 8001730:	080017cf 	.word	0x080017cf
 8001734:	08001801 	.word	0x08001801
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b25b      	sxtb	r3, r3
 800173e:	f003 031f 	and.w	r3, r3, #31
 8001742:	b25b      	sxtb	r3, r3
 8001744:	f043 0320 	orr.w	r3, r3, #32
 8001748:	b25b      	sxtb	r3, r3
 800174a:	b2da      	uxtb	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	b25b      	sxtb	r3, r3
 8001756:	f023 031c 	bic.w	r3, r3, #28
 800175a:	b25b      	sxtb	r3, r3
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	b25b      	sxtb	r3, r3
 8001762:	b2da      	uxtb	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	701a      	strb	r2, [r3, #0]
            break;
 8001768:	e064      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b25b      	sxtb	r3, r3
 8001770:	f003 031f 	and.w	r3, r3, #31
 8001774:	b25b      	sxtb	r3, r3
 8001776:	f043 0320 	orr.w	r3, r3, #32
 800177a:	b25b      	sxtb	r3, r3
 800177c:	b2da      	uxtb	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	b25b      	sxtb	r3, r3
 8001788:	f023 031c 	bic.w	r3, r3, #28
 800178c:	b25b      	sxtb	r3, r3
 800178e:	f043 0308 	orr.w	r3, r3, #8
 8001792:	b25b      	sxtb	r3, r3
 8001794:	b2da      	uxtb	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	701a      	strb	r2, [r3, #0]
            break;
 800179a:	e04b      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	f003 031f 	and.w	r3, r3, #31
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	f043 0320 	orr.w	r3, r3, #32
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	f023 031c 	bic.w	r3, r3, #28
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	f043 030c 	orr.w	r3, r3, #12
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	701a      	strb	r2, [r3, #0]
            break;
 80017cc:	e032      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f043 0320 	orr.w	r3, r3, #32
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	f023 031c 	bic.w	r3, r3, #28
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f043 0310 	orr.w	r3, r3, #16
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	701a      	strb	r2, [r3, #0]
            break;
 80017fe:	e019      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f003 031f 	and.w	r3, r3, #31
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001810:	b25b      	sxtb	r3, r3
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f023 031c 	bic.w	r3, r3, #28
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f043 0314 	orr.w	r3, r3, #20
 8001828:	b25b      	sxtb	r3, r3
 800182a:	b2da      	uxtb	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	701a      	strb	r2, [r3, #0]
            break;
 8001830:	e000      	b.n	8001834 <set_os_mode+0x12c>
        default:
            break;
 8001832:	bf00      	nop
    }
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	031b      	lsls	r3, r3, #12
 8001850:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3301      	adds	r3, #1
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3302      	adds	r3, #2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	091b      	lsrs	r3, r3, #4
 8001864:	b2db      	uxtb	r3, r3
 8001866:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	431a      	orrs	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	431a      	orrs	r2, r3
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3303      	adds	r3, #3
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	031b      	lsls	r3, r3, #12
 800187e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3304      	adds	r3, #4
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3305      	adds	r3, #5
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	b2db      	uxtb	r3, r3
 8001894:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	431a      	orrs	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4619      	mov	r1, r3
 80018b0:	4610      	mov	r0, r2
 80018b2:	f000 fa31 	bl	8001d18 <st_check_boundaries>
 80018b6:	4603      	mov	r3, r0
 80018b8:	72fb      	strb	r3, [r7, #11]

    return rslt;
 80018ba:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b08d      	sub	sp, #52	@ 0x34
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018d4:	2300      	movs	r3, #0
 80018d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	ee07 3a90 	vmov	s15, r3
 80018e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80018e6:	ed9f 5b4e 	vldr	d5, [pc, #312]	@ 8001a20 <compensate_temperature+0x158>
 80018ea:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	8b9b      	ldrh	r3, [r3, #28]
 80018f2:	ee07 3a90 	vmov	s15, r3
 80018f6:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80018fa:	ed9f 4b4b 	vldr	d4, [pc, #300]	@ 8001a28 <compensate_temperature+0x160>
 80018fe:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001902:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800190c:	ee07 3a90 	vmov	s15, r3
 8001910:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001914:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001918:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	ee07 3a90 	vmov	s15, r3
 8001924:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001928:	ed9f 5b41 	vldr	d5, [pc, #260]	@ 8001a30 <compensate_temperature+0x168>
 800192c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	8b9b      	ldrh	r3, [r3, #28]
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800193c:	ed9f 4b3e 	vldr	d4, [pc, #248]	@ 8001a38 <compensate_temperature+0x170>
 8001940:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001944:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	ee07 3a90 	vmov	s15, r3
 8001950:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001954:	ed9f 4b36 	vldr	d4, [pc, #216]	@ 8001a30 <compensate_temperature+0x168>
 8001958:	ee87 5b04 	vdiv.f64	d5, d7, d4
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	8b9b      	ldrh	r3, [r3, #28]
 8001960:	ee07 3a90 	vmov	s15, r3
 8001964:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8001968:	ed9f 3b33 	vldr	d3, [pc, #204]	@ 8001a38 <compensate_temperature+0x170>
 800196c:	ee84 7b03 	vdiv.f64	d7, d4, d3
 8001970:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001974:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 8001986:	ee26 7b07 	vmul.f64	d7, d6, d7
 800198a:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 800198e:	ed97 6b06 	vldr	d6, [r7, #24]
 8001992:	ed97 7b04 	vldr	d7, [r7, #16]
 8001996:	ee36 7b07 	vadd.f64	d7, d6, d7
 800199a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800199e:	ee17 2a90 	vmov	r2, s15
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 80019a6:	ed97 6b06 	vldr	d6, [r7, #24]
 80019aa:	ed97 7b04 	vldr	d7, [r7, #16]
 80019ae:	ee36 6b07 	vadd.f64	d6, d6, d7
 80019b2:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8001a40 <compensate_temperature+0x178>
 80019b6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019ba:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 80019be:	ed97 7b08 	vldr	d7, [r7, #32]
 80019c2:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001a48 <compensate_temperature+0x180>
 80019c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	d507      	bpl.n	80019e0 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <compensate_temperature+0x190>)
 80019d6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 80019da:	2301      	movs	r3, #1
 80019dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 80019e0:	ed97 7b08 	vldr	d7, [r7, #32]
 80019e4:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8001a50 <compensate_temperature+0x188>
 80019e8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80019ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f0:	dd07      	ble.n	8001a02 <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <compensate_temperature+0x194>)
 80019f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001a02:	68f9      	ldr	r1, [r7, #12]
 8001a04:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a08:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001a0c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3734      	adds	r7, #52	@ 0x34
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	f3af 8000 	nop.w
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40d00000 	.word	0x40d00000
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	40900000 	.word	0x40900000
 8001a30:	00000000 	.word	0x00000000
 8001a34:	41000000 	.word	0x41000000
 8001a38:	00000000 	.word	0x00000000
 8001a3c:	40c00000 	.word	0x40c00000
 8001a40:	00000000 	.word	0x00000000
 8001a44:	40b40000 	.word	0x40b40000
 8001a48:	00000000 	.word	0x00000000
 8001a4c:	c0440000 	.word	0xc0440000
 8001a50:	00000000 	.word	0x00000000
 8001a54:	40554000 	.word	0x40554000
 8001a58:	c0440000 	.word	0xc0440000
 8001a5c:	40554000 	.word	0x40554000

08001a60 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b08d      	sub	sp, #52	@ 0x34
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a82:	ee07 3a90 	vmov	s15, r3
 8001a86:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a8a:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8001a8e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a92:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 8001cc8 <compensate_pressure+0x268>
 8001a96:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001a9a:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001a9e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001aa2:	ee27 6b07 	vmul.f64	d6, d7, d7
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ab4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ab8:	ed9f 5b85 	vldr	d5, [pc, #532]	@ 8001cd0 <compensate_pressure+0x270>
 8001abc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ac0:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001ad2:	ed97 7b06 	vldr	d7, [r7, #24]
 8001ad6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001ada:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001ade:	ed97 6b04 	vldr	d6, [r7, #16]
 8001ae2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001ae6:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001aea:	ed97 7b04 	vldr	d7, [r7, #16]
 8001aee:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 8001af2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b04:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8001cd8 <compensate_pressure+0x278>
 8001b08:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001b0c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b10:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001b1a:	ee07 3a90 	vmov	s15, r3
 8001b1e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001b22:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b26:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001b2a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b2e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b32:	ed9f 5b6b 	vldr	d5, [pc, #428]	@ 8001ce0 <compensate_pressure+0x280>
 8001b36:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001b40:	ee07 3a90 	vmov	s15, r3
 8001b44:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001b48:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b4c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001b50:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001b54:	ed9f 5b62 	vldr	d5, [pc, #392]	@ 8001ce0 <compensate_pressure+0x280>
 8001b58:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b5c:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001b60:	ed97 6b06 	vldr	d6, [r7, #24]
 8001b64:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001cd0 <compensate_pressure+0x270>
 8001b68:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b6c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001b70:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001b78:	ee07 3a90 	vmov	s15, r3
 8001b7c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001b80:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b84:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001b88:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b8c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b94:	d407      	bmi.n	8001ba6 <compensate_pressure+0x146>
 8001b96:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b9a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba2:	f340 8086 	ble.w	8001cb2 <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	ee07 3a90 	vmov	s15, r3
 8001bae:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001bb2:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8001ce8 <compensate_pressure+0x288>
 8001bb6:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001bba:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001bbe:	ed97 6b04 	vldr	d6, [r7, #16]
 8001bc2:	ed9f 5b4b 	vldr	d5, [pc, #300]	@ 8001cf0 <compensate_pressure+0x290>
 8001bc6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001bca:	ed97 6b08 	vldr	d6, [r7, #32]
 8001bce:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001bd2:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8001cf8 <compensate_pressure+0x298>
 8001bd6:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001bda:	ed97 6b06 	vldr	d6, [r7, #24]
 8001bde:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001be2:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001bf4:	ed97 7b08 	vldr	d7, [r7, #32]
 8001bf8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001bfc:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c00:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c04:	ed9f 5b3e 	vldr	d5, [pc, #248]	@ 8001d00 <compensate_pressure+0x2a0>
 8001c08:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c0c:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001c16:	ee07 3a90 	vmov	s15, r3
 8001c1a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001c1e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c22:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c26:	ed9f 5b2a 	vldr	d5, [pc, #168]	@ 8001cd0 <compensate_pressure+0x270>
 8001c2a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c2e:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001c32:	ed97 6b06 	vldr	d6, [r7, #24]
 8001c36:	ed97 7b04 	vldr	d7, [r7, #16]
 8001c3a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c4c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001c50:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 8001c54:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c58:	ed97 6b08 	vldr	d6, [r7, #32]
 8001c5c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001c60:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001c64:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c68:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8001d08 <compensate_pressure+0x2a8>
 8001c6c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c74:	d507      	bpl.n	8001c86 <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001c76:	a324      	add	r3, pc, #144	@ (adr r3, 8001d08 <compensate_pressure+0x2a8>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001c80:	2303      	movs	r3, #3
 8001c82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001c86:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c8a:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001d10 <compensate_pressure+0x2b0>
 8001c8e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c96:	dd07      	ble.n	8001ca8 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001c98:	a31d      	add	r3, pc, #116	@ (adr r3, 8001d10 <compensate_pressure+0x2b0>)
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001ca8:	68f9      	ldr	r1, [r7, #12]
 8001caa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cae:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001cb2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3734      	adds	r7, #52	@ 0x34
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	f3af 8000 	nop.w
 8001cc8:	00000000 	.word	0x00000000
 8001ccc:	40ef4000 	.word	0x40ef4000
 8001cd0:	00000000 	.word	0x00000000
 8001cd4:	40e00000 	.word	0x40e00000
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	40f00000 	.word	0x40f00000
 8001ce0:	00000000 	.word	0x00000000
 8001ce4:	41200000 	.word	0x41200000
 8001ce8:	00000000 	.word	0x00000000
 8001cec:	41300000 	.word	0x41300000
 8001cf0:	00000000 	.word	0x00000000
 8001cf4:	40b00000 	.word	0x40b00000
 8001cf8:	00000000 	.word	0x00000000
 8001cfc:	40b86a00 	.word	0x40b86a00
 8001d00:	00000000 	.word	0x00000000
 8001d04:	41e00000 	.word	0x41e00000
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	40dd4c00 	.word	0x40dd4c00
 8001d10:	00000000 	.word	0x00000000
 8001d14:	40fadb00 	.word	0x40fadb00

08001d18 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	db03      	blt.n	8001d34 <st_check_boundaries+0x1c>
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	dd09      	ble.n	8001d48 <st_check_boundaries+0x30>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	db06      	blt.n	8001d48 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a18      	ldr	r2, [pc, #96]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	dc02      	bgt.n	8001d48 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001d42:	23fa      	movs	r3, #250	@ 0xfa
 8001d44:	73fb      	strb	r3, [r7, #15]
 8001d46:	e023      	b.n	8001d90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	db03      	blt.n	8001d56 <st_check_boundaries+0x3e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a13      	ldr	r2, [pc, #76]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	dd09      	ble.n	8001d6a <st_check_boundaries+0x52>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	db06      	blt.n	8001d6a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	4a10      	ldr	r2, [pc, #64]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	dc02      	bgt.n	8001d6a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001d64:	23fb      	movs	r3, #251	@ 0xfb
 8001d66:	73fb      	strb	r3, [r7, #15]
 8001d68:	e012      	b.n	8001d90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	db03      	blt.n	8001d78 <st_check_boundaries+0x60>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	4a0b      	ldr	r2, [pc, #44]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	dd09      	ble.n	8001d8c <st_check_boundaries+0x74>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db03      	blt.n	8001d86 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a07      	ldr	r2, [pc, #28]	@ (8001da0 <st_check_boundaries+0x88>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	dd02      	ble.n	8001d8c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001d86:	23f9      	movs	r3, #249	@ 0xf9
 8001d88:	73fb      	strb	r3, [r7, #15]
 8001d8a:	e001      	b.n	8001d90 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	000ffff0 	.word	0x000ffff0

08001da4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f7ff f8db 	bl	8000f68 <bmp2_init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff f9c0 	bl	8001142 <bmp2_get_config>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff f9f2 	bl	80011c2 <bmp2_set_config>
 8001dde:	4603      	mov	r3, r0
 8001de0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001de2:	f107 0308 	add.w	r3, r7, #8
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	4619      	mov	r1, r3
 8001dea:	2003      	movs	r0, #3
 8001dec:	f7ff fa24 	bl	8001238 <bmp2_set_power_mode>
 8001df0:	4603      	mov	r3, r0
 8001df2:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001df4:	f107 0108 	add.w	r1, r7, #8
 8001df8:	f107 0310 	add.w	r3, r7, #16
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fab0 	bl	8001364 <bmp2_compute_meas_time>
 8001e04:	4603      	mov	r3, r0
 8001e06:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001e08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	4603      	mov	r3, r0
 8001e22:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001e24:	2300      	movs	r3, #0
 8001e26:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	6858      	ldr	r0, [r3, #4]
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	891b      	ldrh	r3, [r3, #8]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f002 f874 	bl	8003f28 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	f107 010f 	add.w	r1, r7, #15
 8001e48:	2305      	movs	r3, #5
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f004 fe21 	bl	8006a92 <HAL_SPI_Transmit>
 8001e50:	4603      	mov	r3, r0
 8001e52:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	6818      	ldr	r0, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	2305      	movs	r3, #5
 8001e5e:	68b9      	ldr	r1, [r7, #8]
 8001e60:	f004 ff8d 	bl	8006d7e <HAL_SPI_Receive>
 8001e64:	4603      	mov	r3, r0
 8001e66:	461a      	mov	r2, r3
 8001e68:	7dbb      	ldrb	r3, [r7, #22]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	6858      	ldr	r0, [r3, #4]
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	891b      	ldrh	r3, [r3, #8]
 8001e76:	2201      	movs	r2, #1
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f002 f855 	bl	8003f28 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001e7e:	7dbb      	ldrb	r3, [r7, #22]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <bmp2_spi_read+0x74>
    iError = -1;
 8001e84:	23ff      	movs	r3, #255	@ 0xff
 8001e86:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001e88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	603b      	str	r3, [r7, #0]
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	6858      	ldr	r0, [r3, #4]
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	891b      	ldrh	r3, [r3, #8]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	4619      	mov	r1, r3
 8001ebc:	f002 f834 	bl	8003f28 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	f107 010f 	add.w	r1, r7, #15
 8001ec8:	2305      	movs	r3, #5
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f004 fde1 	bl	8006a92 <HAL_SPI_Transmit>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	6818      	ldr	r0, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	2305      	movs	r3, #5
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	f004 fdd7 	bl	8006a92 <HAL_SPI_Transmit>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	7dbb      	ldrb	r3, [r7, #22]
 8001eea:	4413      	add	r3, r2
 8001eec:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	6858      	ldr	r0, [r3, #4]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	891b      	ldrh	r3, [r3, #8]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f002 f815 	bl	8003f28 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001efe:	7dbb      	ldrb	r3, [r7, #22]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <bmp2_spi_write+0x74>
    iError = -1;
 8001f04:	23ff      	movs	r3, #255	@ 0xff
 8001f06:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001f08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a05      	ldr	r2, [pc, #20]	@ (8001f38 <bmp2_delay_us+0x24>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	099b      	lsrs	r3, r3, #6
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f001 f915 	bl	8003158 <HAL_Delay>
}
 8001f2e:	bf00      	nop
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	10624dd3 	.word	0x10624dd3

08001f3c <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08c      	sub	sp, #48	@ 0x30
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001f44:	23ff      	movs	r3, #255	@ 0xff
 8001f46:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	4b21      	ldr	r3, [pc, #132]	@ (8001fd4 <BMP2_ReadTemperature_degC+0x98>)
 8001f50:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	899b      	ldrh	r3, [r3, #12]
 8001f5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001f5e:	f107 031c 	add.w	r3, r7, #28
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff f93b 	bl	80011e0 <bmp2_get_status>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001f70:	f107 0308 	add.w	r3, r7, #8
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff f973 	bl	8001262 <bmp2_get_sensor_data>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    temp = comp_data.temperature;
 8001f82:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f86:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 8001f8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	3b01      	subs	r3, #1
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001f98:	7f3b      	ldrb	r3, [r7, #28]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <BMP2_ReadTemperature_degC+0x6a>
 8001f9e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	dcdb      	bgt.n	8001f5e <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	ed97 7b08 	vldr	d7, [r7, #32]
 8001fae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001fb2:	edc3 7a04 	vstr	s15, [r3, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001fbe:	729a      	strb	r2, [r3, #10]

  return temp;
 8001fc0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fc4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fc8:	eeb0 0b47 	vmov.f64	d0, d7
 8001fcc:	3730      	adds	r7, #48	@ 0x30
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	7ff80000 	.word	0x7ff80000

08001fd8 <LCD_Send_Cmd>:
extern I2C_HandleTypeDef hi2c1;
void LCD_Write_Byte(uint8_t val) {
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, &val, 1, 100);
}

void LCD_Send_Cmd(uint8_t cmd) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af02      	add	r7, sp, #8
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f023 030f 	bic.w	r3, r3, #15
 8001fe8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	011b      	lsls	r3, r3, #4
 8001fee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  // en=1, rs=0
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	f043 030c 	orr.w	r3, r3, #12
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  // en=0, rs=0
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	f043 0308 	orr.w	r3, r3, #8
 8002000:	b2db      	uxtb	r3, r3
 8002002:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  // en=1, rs=0
 8002004:	7bbb      	ldrb	r3, [r7, #14]
 8002006:	f043 030c 	orr.w	r3, r3, #12
 800200a:	b2db      	uxtb	r3, r3
 800200c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  // en=0, rs=0
 800200e:	7bbb      	ldrb	r3, [r7, #14]
 8002010:	f043 0308 	orr.w	r3, r3, #8
 8002014:	b2db      	uxtb	r3, r3
 8002016:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8002018:	f107 0208 	add.w	r2, r7, #8
 800201c:	2364      	movs	r3, #100	@ 0x64
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	2304      	movs	r3, #4
 8002022:	214e      	movs	r1, #78	@ 0x4e
 8002024:	4803      	ldr	r0, [pc, #12]	@ (8002034 <LCD_Send_Cmd+0x5c>)
 8002026:	f002 f835 	bl	8004094 <HAL_I2C_Master_Transmit>
}
 800202a:	bf00      	nop
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000500 	.word	0x20000500

08002038 <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af02      	add	r7, sp, #8
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f023 030f 	bic.w	r3, r3, #15
 8002048:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	011b      	lsls	r3, r3, #4
 800204e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	f043 030d 	orr.w	r3, r3, #13
 8002056:	b2db      	uxtb	r3, r3
 8002058:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  // en=0, rs=1
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	f043 0309 	orr.w	r3, r3, #9
 8002060:	b2db      	uxtb	r3, r3
 8002062:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8002064:	7bbb      	ldrb	r3, [r7, #14]
 8002066:	f043 030d 	orr.w	r3, r3, #13
 800206a:	b2db      	uxtb	r3, r3
 800206c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  // en=0, rs=1
 800206e:	7bbb      	ldrb	r3, [r7, #14]
 8002070:	f043 0309 	orr.w	r3, r3, #9
 8002074:	b2db      	uxtb	r3, r3
 8002076:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8002078:	f107 0208 	add.w	r2, r7, #8
 800207c:	2364      	movs	r3, #100	@ 0x64
 800207e:	9300      	str	r3, [sp, #0]
 8002080:	2304      	movs	r3, #4
 8002082:	214e      	movs	r1, #78	@ 0x4e
 8002084:	4803      	ldr	r0, [pc, #12]	@ (8002094 <LCD_Send_Data+0x5c>)
 8002086:	f002 f805 	bl	8004094 <HAL_I2C_Master_Transmit>
}
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000500 	.word	0x20000500

08002098 <LCD_Init>:

void LCD_Init(void) {
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800209c:	2032      	movs	r0, #50	@ 0x32
 800209e:	f001 f85b 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020a2:	2030      	movs	r0, #48	@ 0x30
 80020a4:	f7ff ff98 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(5);
 80020a8:	2005      	movs	r0, #5
 80020aa:	f001 f855 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020ae:	2030      	movs	r0, #48	@ 0x30
 80020b0:	f7ff ff92 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020b4:	2001      	movs	r0, #1
 80020b6:	f001 f84f 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020ba:	2030      	movs	r0, #48	@ 0x30
 80020bc:	f7ff ff8c 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(10);
 80020c0:	200a      	movs	r0, #10
 80020c2:	f001 f849 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x20); // 4-bit mode
 80020c6:	2020      	movs	r0, #32
 80020c8:	f7ff ff86 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(10);
 80020cc:	200a      	movs	r0, #10
 80020ce:	f001 f843 	bl	8003158 <HAL_Delay>

	LCD_Send_Cmd(0x28); // Function set: DL=0 (4-bit), N=1 (2 lines), F=0 (5x8)
 80020d2:	2028      	movs	r0, #40	@ 0x28
 80020d4:	f7ff ff80 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020d8:	2001      	movs	r0, #1
 80020da:	f001 f83d 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x08); // Display on/off control: Display off, cursor off, blink off
 80020de:	2008      	movs	r0, #8
 80020e0:	f7ff ff7a 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f001 f837 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x01); // Clear display
 80020ea:	2001      	movs	r0, #1
 80020ec:	f7ff ff74 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020f0:	2001      	movs	r0, #1
 80020f2:	f001 f831 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x06); // Entry mode set: I/D=1 (increment), S=0 (no shift)
 80020f6:	2006      	movs	r0, #6
 80020f8:	f7ff ff6e 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020fc:	2001      	movs	r0, #1
 80020fe:	f001 f82b 	bl	8003158 <HAL_Delay>
	LCD_Send_Cmd(0x0C); // Display on/off control: Display on, cursor off, blink off
 8002102:	200c      	movs	r0, #12
 8002104:	f7ff ff68 	bl	8001fd8 <LCD_Send_Cmd>
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <LCD_SendString>:

void LCD_SendString(char *str) {
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
	while (*str) LCD_Send_Data(*str++);
 8002114:	e006      	b.n	8002124 <LCD_SendString+0x18>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff ff8a 	bl	8002038 <LCD_Send_Data>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f4      	bne.n	8002116 <LCD_SendString+0xa>
}
 800212c:	bf00      	nop
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	460a      	mov	r2, r1
 8002140:	71fb      	strb	r3, [r7, #7]
 8002142:	4613      	mov	r3, r2
 8002144:	71bb      	strb	r3, [r7, #6]
    uint8_t addr;
    if (row == 0) addr = 0x80 + col;
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d103      	bne.n	8002154 <LCD_SetCursor+0x1e>
 800214c:	79bb      	ldrb	r3, [r7, #6]
 800214e:	3b80      	subs	r3, #128	@ 0x80
 8002150:	73fb      	strb	r3, [r7, #15]
 8002152:	e002      	b.n	800215a <LCD_SetCursor+0x24>
    else addr = 0xC0 + col;
 8002154:	79bb      	ldrb	r3, [r7, #6]
 8002156:	3b40      	subs	r3, #64	@ 0x40
 8002158:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Cmd(addr);
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff ff3b 	bl	8001fd8 <LCD_Send_Cmd>
}
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <LCD_Clear>:

void LCD_Clear(void) {
 800216a:	b580      	push	{r7, lr}
 800216c:	af00      	add	r7, sp, #0
	LCD_Send_Cmd(0x01); // Clear display
 800216e:	2001      	movs	r0, #1
 8002170:	f7ff ff32 	bl	8001fd8 <LCD_Send_Cmd>
	HAL_Delay(2);
 8002174:	2002      	movs	r0, #2
 8002176:	f000 ffef 	bl	8003158 <HAL_Delay>
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}

0800217e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002182:	f000 ff8c 	bl	800309e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002186:	f000 f813 	bl	80021b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800218a:	f000 fa07 	bl	800259c <MX_GPIO_Init>
  MX_ETH_Init();
 800218e:	f000 f881 	bl	8002294 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8002192:	f000 f9a5 	bl	80024e0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002196:	f000 f9d3 	bl	8002540 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800219a:	f000 f8c9 	bl	8002330 <MX_I2C1_Init>
  MX_TIM3_Init();
 800219e:	f000 f945 	bl	800242c <MX_TIM3_Init>
  MX_SPI1_Init();
 80021a2:	f000 f905 	bl	80023b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  App_Init();
 80021a6:	f7fe fc2d 	bl	8000a04 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  App_Process();
 80021aa:	f7fe fe11 	bl	8000dd0 <App_Process>
 80021ae:	e7fc      	b.n	80021aa <main+0x2c>

080021b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b094      	sub	sp, #80	@ 0x50
 80021b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	2234      	movs	r2, #52	@ 0x34
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f009 fd57 	bl	800bc72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80021d4:	f003 fa56 	bl	8005684 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021d8:	4b2c      	ldr	r3, [pc, #176]	@ (800228c <SystemClock_Config+0xdc>)
 80021da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021dc:	4a2b      	ldr	r2, [pc, #172]	@ (800228c <SystemClock_Config+0xdc>)
 80021de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e4:	4b29      	ldr	r3, [pc, #164]	@ (800228c <SystemClock_Config+0xdc>)
 80021e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80021f0:	4b27      	ldr	r3, [pc, #156]	@ (8002290 <SystemClock_Config+0xe0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80021f8:	4a25      	ldr	r2, [pc, #148]	@ (8002290 <SystemClock_Config+0xe0>)
 80021fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	4b23      	ldr	r3, [pc, #140]	@ (8002290 <SystemClock_Config+0xe0>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002208:	603b      	str	r3, [r7, #0]
 800220a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800220c:	2301      	movs	r3, #1
 800220e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002210:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002214:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002216:	2302      	movs	r3, #2
 8002218:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800221a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800221e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002220:	2304      	movs	r3, #4
 8002222:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002224:	2360      	movs	r3, #96	@ 0x60
 8002226:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002228:	2302      	movs	r3, #2
 800222a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800222c:	2304      	movs	r3, #4
 800222e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002230:	2302      	movs	r3, #2
 8002232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	4618      	mov	r0, r3
 800223a:	f003 fa83 	bl	8005744 <HAL_RCC_OscConfig>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002244:	f000 faae 	bl	80027a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002248:	f003 fa2c 	bl	80056a4 <HAL_PWREx_EnableOverDrive>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002252:	f000 faa7 	bl	80027a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002256:	230f      	movs	r3, #15
 8002258:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800225a:	2302      	movs	r3, #2
 800225c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002268:	2300      	movs	r3, #0
 800226a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	2103      	movs	r1, #3
 8002272:	4618      	mov	r0, r3
 8002274:	f003 fd14 	bl	8005ca0 <HAL_RCC_ClockConfig>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800227e:	f000 fa91 	bl	80027a4 <Error_Handler>
  }
}
 8002282:	bf00      	nop
 8002284:	3750      	adds	r7, #80	@ 0x50
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40023800 	.word	0x40023800
 8002290:	40007000 	.word	0x40007000

08002294 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002298:	4b1f      	ldr	r3, [pc, #124]	@ (8002318 <MX_ETH_Init+0x84>)
 800229a:	4a20      	ldr	r2, [pc, #128]	@ (800231c <MX_ETH_Init+0x88>)
 800229c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800229e:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80022a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022a6:	2280      	movs	r2, #128	@ 0x80
 80022a8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80022aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022ac:	22e1      	movs	r2, #225	@ 0xe1
 80022ae:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80022b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80022b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80022bc:	4b18      	ldr	r3, [pc, #96]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022be:	2200      	movs	r2, #0
 80022c0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80022c2:	4b15      	ldr	r3, [pc, #84]	@ (8002318 <MX_ETH_Init+0x84>)
 80022c4:	4a16      	ldr	r2, [pc, #88]	@ (8002320 <MX_ETH_Init+0x8c>)
 80022c6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80022c8:	4b13      	ldr	r3, [pc, #76]	@ (8002318 <MX_ETH_Init+0x84>)
 80022ca:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80022ce:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80022d0:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <MX_ETH_Init+0x84>)
 80022d2:	4a14      	ldr	r2, [pc, #80]	@ (8002324 <MX_ETH_Init+0x90>)
 80022d4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <MX_ETH_Init+0x84>)
 80022d8:	4a13      	ldr	r2, [pc, #76]	@ (8002328 <MX_ETH_Init+0x94>)
 80022da:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80022dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002318 <MX_ETH_Init+0x84>)
 80022de:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80022e2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80022e4:	480c      	ldr	r0, [pc, #48]	@ (8002318 <MX_ETH_Init+0x84>)
 80022e6:	f001 f90d 	bl	8003504 <HAL_ETH_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80022f0:	f000 fa58 	bl	80027a4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80022f4:	2238      	movs	r2, #56	@ 0x38
 80022f6:	2100      	movs	r1, #0
 80022f8:	480c      	ldr	r0, [pc, #48]	@ (800232c <MX_ETH_Init+0x98>)
 80022fa:	f009 fcba 	bl	800bc72 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80022fe:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <MX_ETH_Init+0x98>)
 8002300:	2221      	movs	r2, #33	@ 0x21
 8002302:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002304:	4b09      	ldr	r3, [pc, #36]	@ (800232c <MX_ETH_Init+0x98>)
 8002306:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800230a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <MX_ETH_Init+0x98>)
 800230e:	2200      	movs	r2, #0
 8002310:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000450 	.word	0x20000450
 800231c:	40028000 	.word	0x40028000
 8002320:	20000b6c 	.word	0x20000b6c
 8002324:	200002d0 	.word	0x200002d0
 8002328:	20000230 	.word	0x20000230
 800232c:	20000418 	.word	0x20000418

08002330 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002334:	4b1b      	ldr	r3, [pc, #108]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002336:	4a1c      	ldr	r2, [pc, #112]	@ (80023a8 <MX_I2C1_Init+0x78>)
 8002338:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800233a:	4b1a      	ldr	r3, [pc, #104]	@ (80023a4 <MX_I2C1_Init+0x74>)
 800233c:	4a1b      	ldr	r2, [pc, #108]	@ (80023ac <MX_I2C1_Init+0x7c>)
 800233e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002340:	4b18      	ldr	r3, [pc, #96]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002346:	4b17      	ldr	r3, [pc, #92]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002348:	2201      	movs	r2, #1
 800234a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800234c:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <MX_I2C1_Init+0x74>)
 800234e:	2200      	movs	r2, #0
 8002350:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002352:	4b14      	ldr	r3, [pc, #80]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002354:	2200      	movs	r2, #0
 8002356:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002358:	4b12      	ldr	r3, [pc, #72]	@ (80023a4 <MX_I2C1_Init+0x74>)
 800235a:	2200      	movs	r2, #0
 800235c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800235e:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002360:	2200      	movs	r2, #0
 8002362:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002364:	4b0f      	ldr	r3, [pc, #60]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002366:	2200      	movs	r2, #0
 8002368:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800236a:	480e      	ldr	r0, [pc, #56]	@ (80023a4 <MX_I2C1_Init+0x74>)
 800236c:	f001 fdf6 	bl	8003f5c <HAL_I2C_Init>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002376:	f000 fa15 	bl	80027a4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800237a:	2100      	movs	r1, #0
 800237c:	4809      	ldr	r0, [pc, #36]	@ (80023a4 <MX_I2C1_Init+0x74>)
 800237e:	f002 ffaf 	bl	80052e0 <HAL_I2CEx_ConfigAnalogFilter>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002388:	f000 fa0c 	bl	80027a4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800238c:	2100      	movs	r1, #0
 800238e:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <MX_I2C1_Init+0x74>)
 8002390:	f002 fff1 	bl	8005376 <HAL_I2CEx_ConfigDigitalFilter>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800239a:	f000 fa03 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000500 	.word	0x20000500
 80023a8:	40005400 	.word	0x40005400
 80023ac:	20303e5d 	.word	0x20303e5d

080023b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002428 <MX_SPI1_Init+0x78>)
 80023b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023c8:	4b16      	ldr	r3, [pc, #88]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80023ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80023d0:	4b14      	ldr	r3, [pc, #80]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023d2:	2202      	movs	r2, #2
 80023d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80023d6:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023d8:	2201      	movs	r2, #1
 80023da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023dc:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023e6:	2210      	movs	r2, #16
 80023e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80023fc:	4b09      	ldr	r3, [pc, #36]	@ (8002424 <MX_SPI1_Init+0x74>)
 80023fe:	2207      	movs	r2, #7
 8002400:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002402:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <MX_SPI1_Init+0x74>)
 8002404:	2200      	movs	r2, #0
 8002406:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002408:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <MX_SPI1_Init+0x74>)
 800240a:	2200      	movs	r2, #0
 800240c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800240e:	4805      	ldr	r0, [pc, #20]	@ (8002424 <MX_SPI1_Init+0x74>)
 8002410:	f004 fa94 	bl	800693c <HAL_SPI_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800241a:	f000 f9c3 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000554 	.word	0x20000554
 8002428:	40013000 	.word	0x40013000

0800242c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	@ 0x28
 8002430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002432:	f107 031c 	add.w	r3, r7, #28
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800243e:	463b      	mov	r3, r7
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
 800244c:	615a      	str	r2, [r3, #20]
 800244e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002450:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002452:	4a22      	ldr	r2, [pc, #136]	@ (80024dc <MX_TIM3_Init+0xb0>)
 8002454:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002458:	225f      	movs	r2, #95	@ 0x5f
 800245a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245c:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <MX_TIM3_Init+0xac>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002462:	4b1d      	ldr	r3, [pc, #116]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002464:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002468:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246a:	4b1b      	ldr	r3, [pc, #108]	@ (80024d8 <MX_TIM3_Init+0xac>)
 800246c:	2200      	movs	r2, #0
 800246e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002472:	2200      	movs	r2, #0
 8002474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002476:	4818      	ldr	r0, [pc, #96]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002478:	f005 fafc 	bl	8007a74 <HAL_TIM_PWM_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002482:	f000 f98f 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800248e:	f107 031c 	add.w	r3, r7, #28
 8002492:	4619      	mov	r1, r3
 8002494:	4810      	ldr	r0, [pc, #64]	@ (80024d8 <MX_TIM3_Init+0xac>)
 8002496:	f006 f9b7 	bl	8008808 <HAL_TIMEx_MasterConfigSynchronization>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80024a0:	f000 f980 	bl	80027a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024a4:	2360      	movs	r3, #96	@ 0x60
 80024a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024b0:	2300      	movs	r3, #0
 80024b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024b4:	463b      	mov	r3, r7
 80024b6:	2200      	movs	r2, #0
 80024b8:	4619      	mov	r1, r3
 80024ba:	4807      	ldr	r0, [pc, #28]	@ (80024d8 <MX_TIM3_Init+0xac>)
 80024bc:	f005 fd34 	bl	8007f28 <HAL_TIM_PWM_ConfigChannel>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80024c6:	f000 f96d 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80024ca:	4803      	ldr	r0, [pc, #12]	@ (80024d8 <MX_TIM3_Init+0xac>)
 80024cc:	f000 fb6a 	bl	8002ba4 <HAL_TIM_MspPostInit>

}
 80024d0:	bf00      	nop
 80024d2:	3728      	adds	r7, #40	@ 0x28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200005b8 	.word	0x200005b8
 80024dc:	40000400 	.word	0x40000400

080024e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 80024e6:	4a15      	ldr	r2, [pc, #84]	@ (800253c <MX_USART3_UART_Init+0x5c>)
 80024e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024ea:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 80024ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 8002500:	2200      	movs	r2, #0
 8002502:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 8002506:	220c      	movs	r2, #12
 8002508:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002510:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 8002512:	2200      	movs	r2, #0
 8002514:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 8002518:	2200      	movs	r2, #0
 800251a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 800251e:	2200      	movs	r2, #0
 8002520:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002522:	4805      	ldr	r0, [pc, #20]	@ (8002538 <MX_USART3_UART_Init+0x58>)
 8002524:	f006 fa1c 	bl	8008960 <HAL_UART_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800252e:	f000 f939 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000604 	.word	0x20000604
 800253c:	40004800 	.word	0x40004800

08002540 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002544:	4b14      	ldr	r3, [pc, #80]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002546:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800254a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800254c:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800254e:	2206      	movs	r2, #6
 8002550:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002552:	4b11      	ldr	r3, [pc, #68]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002554:	2202      	movs	r2, #2
 8002556:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002558:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800255a:	2200      	movs	r2, #0
 800255c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800255e:	4b0e      	ldr	r3, [pc, #56]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002560:	2202      	movs	r2, #2
 8002562:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002564:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002566:	2201      	movs	r2, #1
 8002568:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800256a:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800256c:	2200      	movs	r2, #0
 800256e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002570:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002572:	2200      	movs	r2, #0
 8002574:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002576:	4b08      	ldr	r3, [pc, #32]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002578:	2201      	movs	r2, #1
 800257a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800257e:	2200      	movs	r2, #0
 8002580:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002582:	4805      	ldr	r0, [pc, #20]	@ (8002598 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002584:	f002 ff43 	bl	800540e <HAL_PCD_Init>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800258e:	f000 f909 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	2000068c 	.word	0x2000068c

0800259c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	@ 0x38
 80025a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	60da      	str	r2, [r3, #12]
 80025b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b2:	4b75      	ldr	r3, [pc, #468]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	4a74      	ldr	r2, [pc, #464]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025b8:	f043 0304 	orr.w	r3, r3, #4
 80025bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025be:	4b72      	ldr	r3, [pc, #456]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	623b      	str	r3, [r7, #32]
 80025c8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d6:	4b6c      	ldr	r3, [pc, #432]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025de:	61fb      	str	r3, [r7, #28]
 80025e0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	4b69      	ldr	r3, [pc, #420]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a68      	ldr	r2, [pc, #416]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b66      	ldr	r3, [pc, #408]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	61bb      	str	r3, [r7, #24]
 80025f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fa:	4b63      	ldr	r3, [pc, #396]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a62      	ldr	r2, [pc, #392]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b60      	ldr	r3, [pc, #384]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002612:	4b5d      	ldr	r3, [pc, #372]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a5c      	ldr	r2, [pc, #368]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002618:	f043 0320 	orr.w	r3, r3, #32
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b5a      	ldr	r3, [pc, #360]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f003 0320 	and.w	r3, r3, #32
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800262a:	4b57      	ldr	r3, [pc, #348]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a56      	ldr	r2, [pc, #344]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b54      	ldr	r3, [pc, #336]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002642:	4b51      	ldr	r3, [pc, #324]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a50      	ldr	r2, [pc, #320]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002648:	f043 0308 	orr.w	r3, r3, #8
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b4e      	ldr	r3, [pc, #312]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800265a:	4b4b      	ldr	r3, [pc, #300]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	4a4a      	ldr	r2, [pc, #296]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002660:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002664:	6313      	str	r3, [r2, #48]	@ 0x30
 8002666:	4b48      	ldr	r3, [pc, #288]	@ (8002788 <MX_GPIO_Init+0x1ec>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800266e:	607b      	str	r3, [r7, #4]
 8002670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002672:	2200      	movs	r2, #0
 8002674:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002678:	4844      	ldr	r0, [pc, #272]	@ (800278c <MX_GPIO_Init+0x1f0>)
 800267a:	f001 fc55 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FAN_PIN_GPIO_Port, FAN_PIN_Pin, GPIO_PIN_RESET);
 800267e:	2200      	movs	r2, #0
 8002680:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002684:	4842      	ldr	r0, [pc, #264]	@ (8002790 <MX_GPIO_Init+0x1f4>)
 8002686:	f001 fc4f 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800268a:	2200      	movs	r2, #0
 800268c:	2140      	movs	r1, #64	@ 0x40
 800268e:	4841      	ldr	r0, [pc, #260]	@ (8002794 <MX_GPIO_Init+0x1f8>)
 8002690:	f001 fc4a 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS_GPIO_Port, BMP2_CS_Pin, GPIO_PIN_SET);
 8002694:	2201      	movs	r2, #1
 8002696:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800269a:	483f      	ldr	r0, [pc, #252]	@ (8002798 <MX_GPIO_Init+0x1fc>)
 800269c:	f001 fc44 	bl	8003f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80026a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80026aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80026b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b4:	4619      	mov	r1, r3
 80026b6:	4839      	ldr	r0, [pc, #228]	@ (800279c <MX_GPIO_Init+0x200>)
 80026b8:	f001 fa72 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80026bc:	f244 0381 	movw	r3, #16513	@ 0x4081
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c2:	2301      	movs	r3, #1
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ca:	2300      	movs	r3, #0
 80026cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d2:	4619      	mov	r1, r3
 80026d4:	482d      	ldr	r0, [pc, #180]	@ (800278c <MX_GPIO_Init+0x1f0>)
 80026d6:	f001 fa63 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 80026da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e0:	2300      	movs	r3, #0
 80026e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026e4:	2301      	movs	r3, #1
 80026e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 80026e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ec:	4619      	mov	r1, r3
 80026ee:	482c      	ldr	r0, [pc, #176]	@ (80027a0 <MX_GPIO_Init+0x204>)
 80026f0:	f001 fa56 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FAN_PIN_Pin */
  GPIO_InitStruct.Pin = FAN_PIN_Pin;
 80026f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FAN_PIN_GPIO_Port, &GPIO_InitStruct);
 8002706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800270a:	4619      	mov	r1, r3
 800270c:	4820      	ldr	r0, [pc, #128]	@ (8002790 <MX_GPIO_Init+0x1f4>)
 800270e:	f001 fa47 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_UP_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002712:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002718:	2300      	movs	r3, #0
 800271a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800271c:	2301      	movs	r3, #1
 800271e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002724:	4619      	mov	r1, r3
 8002726:	481a      	ldr	r0, [pc, #104]	@ (8002790 <MX_GPIO_Init+0x1f4>)
 8002728:	f001 fa3a 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800272c:	2340      	movs	r3, #64	@ 0x40
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002730:	2301      	movs	r3, #1
 8002732:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800273c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002740:	4619      	mov	r1, r3
 8002742:	4814      	ldr	r0, [pc, #80]	@ (8002794 <MX_GPIO_Init+0x1f8>)
 8002744:	f001 fa2c 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800274c:	2300      	movs	r3, #0
 800274e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002750:	2300      	movs	r3, #0
 8002752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002758:	4619      	mov	r1, r3
 800275a:	480e      	ldr	r0, [pc, #56]	@ (8002794 <MX_GPIO_Init+0x1f8>)
 800275c:	f001 fa20 	bl	8003ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP2_CS_Pin */
  GPIO_InitStruct.Pin = BMP2_CS_Pin;
 8002760:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002766:	2301      	movs	r3, #1
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276e:	2300      	movs	r3, #0
 8002770:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BMP2_CS_GPIO_Port, &GPIO_InitStruct);
 8002772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002776:	4619      	mov	r1, r3
 8002778:	4807      	ldr	r0, [pc, #28]	@ (8002798 <MX_GPIO_Init+0x1fc>)
 800277a:	f001 fa11 	bl	8003ba0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800277e:	bf00      	nop
 8002780:	3738      	adds	r7, #56	@ 0x38
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40023800 	.word	0x40023800
 800278c:	40020400 	.word	0x40020400
 8002790:	40021000 	.word	0x40021000
 8002794:	40021800 	.word	0x40021800
 8002798:	40020000 	.word	0x40020000
 800279c:	40020800 	.word	0x40020800
 80027a0:	40021400 	.word	0x40021400

080027a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a8:	b672      	cpsid	i
}
 80027aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <Error_Handler+0x8>

080027b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80027b6:	4b0f      	ldr	r3, [pc, #60]	@ (80027f4 <HAL_MspInit+0x44>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	4a0e      	ldr	r2, [pc, #56]	@ (80027f4 <HAL_MspInit+0x44>)
 80027bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c2:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <HAL_MspInit+0x44>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ca:	607b      	str	r3, [r7, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <HAL_MspInit+0x44>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	4a08      	ldr	r2, [pc, #32]	@ (80027f4 <HAL_MspInit+0x44>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027da:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <HAL_MspInit+0x44>)
 80027dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800

080027f8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08e      	sub	sp, #56	@ 0x38
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a4e      	ldr	r2, [pc, #312]	@ (8002950 <HAL_ETH_MspInit+0x158>)
 8002816:	4293      	cmp	r3, r2
 8002818:	f040 8096 	bne.w	8002948 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800281c:	4b4d      	ldr	r3, [pc, #308]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800281e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002820:	4a4c      	ldr	r2, [pc, #304]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002822:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002826:	6313      	str	r3, [r2, #48]	@ 0x30
 8002828:	4b4a      	ldr	r3, [pc, #296]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800282a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002830:	623b      	str	r3, [r7, #32]
 8002832:	6a3b      	ldr	r3, [r7, #32]
 8002834:	4b47      	ldr	r3, [pc, #284]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002838:	4a46      	ldr	r2, [pc, #280]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800283a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800283e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002840:	4b44      	ldr	r3, [pc, #272]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002844:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	4b41      	ldr	r3, [pc, #260]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800284e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002850:	4a40      	ldr	r2, [pc, #256]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002852:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002856:	6313      	str	r3, [r2, #48]	@ 0x30
 8002858:	4b3e      	ldr	r3, [pc, #248]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800285a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002864:	4b3b      	ldr	r3, [pc, #236]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002868:	4a3a      	ldr	r2, [pc, #232]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800286a:	f043 0304 	orr.w	r3, r3, #4
 800286e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002870:	4b38      	ldr	r3, [pc, #224]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800287c:	4b35      	ldr	r3, [pc, #212]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800287e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002880:	4a34      	ldr	r2, [pc, #208]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6313      	str	r3, [r2, #48]	@ 0x30
 8002888:	4b32      	ldr	r3, [pc, #200]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002894:	4b2f      	ldr	r3, [pc, #188]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 8002896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002898:	4a2e      	ldr	r2, [pc, #184]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 800289a:	f043 0302 	orr.w	r3, r3, #2
 800289e:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80028ac:	4b29      	ldr	r3, [pc, #164]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	4a28      	ldr	r2, [pc, #160]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 80028b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b8:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <HAL_ETH_MspInit+0x15c>)
 80028ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80028c4:	2332      	movs	r3, #50	@ 0x32
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c8:	2302      	movs	r3, #2
 80028ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d0:	2303      	movs	r3, #3
 80028d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028d4:	230b      	movs	r3, #11
 80028d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028dc:	4619      	mov	r1, r3
 80028de:	481e      	ldr	r0, [pc, #120]	@ (8002958 <HAL_ETH_MspInit+0x160>)
 80028e0:	f001 f95e 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80028e4:	2386      	movs	r3, #134	@ 0x86
 80028e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e8:	2302      	movs	r3, #2
 80028ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f0:	2303      	movs	r3, #3
 80028f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028f4:	230b      	movs	r3, #11
 80028f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028fc:	4619      	mov	r1, r3
 80028fe:	4817      	ldr	r0, [pc, #92]	@ (800295c <HAL_ETH_MspInit+0x164>)
 8002900:	f001 f94e 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002904:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002912:	2303      	movs	r3, #3
 8002914:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002916:	230b      	movs	r3, #11
 8002918:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800291a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800291e:	4619      	mov	r1, r3
 8002920:	480f      	ldr	r0, [pc, #60]	@ (8002960 <HAL_ETH_MspInit+0x168>)
 8002922:	f001 f93d 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002926:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292c:	2302      	movs	r3, #2
 800292e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002934:	2303      	movs	r3, #3
 8002936:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002938:	230b      	movs	r3, #11
 800293a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800293c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002940:	4619      	mov	r1, r3
 8002942:	4808      	ldr	r0, [pc, #32]	@ (8002964 <HAL_ETH_MspInit+0x16c>)
 8002944:	f001 f92c 	bl	8003ba0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002948:	bf00      	nop
 800294a:	3738      	adds	r7, #56	@ 0x38
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40028000 	.word	0x40028000
 8002954:	40023800 	.word	0x40023800
 8002958:	40020800 	.word	0x40020800
 800295c:	40020000 	.word	0x40020000
 8002960:	40020400 	.word	0x40020400
 8002964:	40021800 	.word	0x40021800

08002968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b0ae      	sub	sp, #184	@ 0xb8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002970:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
 800297e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	2290      	movs	r2, #144	@ 0x90
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f009 f972 	bl	800bc72 <memset>
  if(hi2c->Instance==I2C1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2a      	ldr	r2, [pc, #168]	@ (8002a3c <HAL_I2C_MspInit+0xd4>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d14c      	bne.n	8002a32 <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002998:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800299c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800299e:	2300      	movs	r3, #0
 80029a0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4618      	mov	r0, r3
 80029a8:	f003 fba0 	bl	80060ec <HAL_RCCEx_PeriphCLKConfig>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80029b2:	f7ff fef7 	bl	80027a4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b6:	4b22      	ldr	r3, [pc, #136]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	4a21      	ldr	r2, [pc, #132]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 80029bc:	f043 0302 	orr.w	r3, r3, #2
 80029c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029d6:	2312      	movs	r3, #18
 80029d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e2:	2303      	movs	r3, #3
 80029e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029e8:	2304      	movs	r3, #4
 80029ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ee:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029f2:	4619      	mov	r1, r3
 80029f4:	4813      	ldr	r0, [pc, #76]	@ (8002a44 <HAL_I2C_MspInit+0xdc>)
 80029f6:	f001 f8d3 	bl	8003ba0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	4a10      	ldr	r2, [pc, #64]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 8002a00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a06:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_I2C_MspInit+0xd8>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002a12:	2200      	movs	r2, #0
 8002a14:	2100      	movs	r1, #0
 8002a16:	201f      	movs	r0, #31
 8002a18:	f000 fc9d 	bl	8003356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002a1c:	201f      	movs	r0, #31
 8002a1e:	f000 fcb6 	bl	800338e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	2020      	movs	r0, #32
 8002a28:	f000 fc95 	bl	8003356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002a2c:	2020      	movs	r0, #32
 8002a2e:	f000 fcae 	bl	800338e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a32:	bf00      	nop
 8002a34:	37b8      	adds	r7, #184	@ 0xb8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40005400 	.word	0x40005400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020400 	.word	0x40020400

08002a48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08c      	sub	sp, #48	@ 0x30
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 031c 	add.w	r3, r7, #28
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a37      	ldr	r2, [pc, #220]	@ (8002b44 <HAL_SPI_MspInit+0xfc>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d168      	bne.n	8002b3c <HAL_SPI_MspInit+0xf4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a6a:	4b37      	ldr	r3, [pc, #220]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6e:	4a36      	ldr	r2, [pc, #216]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a76:	4b34      	ldr	r3, [pc, #208]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a82:	4b31      	ldr	r3, [pc, #196]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	4a30      	ldr	r2, [pc, #192]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002aa0:	f043 0308 	orr.w	r3, r3, #8
 8002aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa6:	4b28      	ldr	r3, [pc, #160]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ab2:	4b25      	ldr	r3, [pc, #148]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	4a24      	ldr	r2, [pc, #144]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002ab8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002abe:	4b22      	ldr	r3, [pc, #136]	@ (8002b48 <HAL_SPI_MspInit+0x100>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002aca:	2320      	movs	r3, #32
 8002acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ada:	2305      	movs	r3, #5
 8002adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ade:	f107 031c 	add.w	r3, r7, #28
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4819      	ldr	r0, [pc, #100]	@ (8002b4c <HAL_SPI_MspInit+0x104>)
 8002ae6:	f001 f85b 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002aea:	2380      	movs	r3, #128	@ 0x80
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af6:	2303      	movs	r3, #3
 8002af8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002afa:	2305      	movs	r3, #5
 8002afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002afe:	f107 031c 	add.w	r3, r7, #28
 8002b02:	4619      	mov	r1, r3
 8002b04:	4812      	ldr	r0, [pc, #72]	@ (8002b50 <HAL_SPI_MspInit+0x108>)
 8002b06:	f001 f84b 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b1c:	2305      	movs	r3, #5
 8002b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b20:	f107 031c 	add.w	r3, r7, #28
 8002b24:	4619      	mov	r1, r3
 8002b26:	480b      	ldr	r0, [pc, #44]	@ (8002b54 <HAL_SPI_MspInit+0x10c>)
 8002b28:	f001 f83a 	bl	8003ba0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2100      	movs	r1, #0
 8002b30:	2023      	movs	r0, #35	@ 0x23
 8002b32:	f000 fc10 	bl	8003356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b36:	2023      	movs	r0, #35	@ 0x23
 8002b38:	f000 fc29 	bl	800338e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002b3c:	bf00      	nop
 8002b3e:	3730      	adds	r7, #48	@ 0x30
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40013000 	.word	0x40013000
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40020000 	.word	0x40020000
 8002b50:	40020c00 	.word	0x40020c00
 8002b54:	40021800 	.word	0x40021800

08002b58 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a0d      	ldr	r2, [pc, #52]	@ (8002b9c <HAL_TIM_PWM_MspInit+0x44>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d113      	bne.n	8002b92 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2100      	movs	r1, #0
 8002b86:	201d      	movs	r0, #29
 8002b88:	f000 fbe5 	bl	8003356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b8c:	201d      	movs	r0, #29
 8002b8e:	f000 fbfe 	bl	800338e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40000400 	.word	0x40000400
 8002ba0:	40023800 	.word	0x40023800

08002ba4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b088      	sub	sp, #32
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bac:	f107 030c 	add.w	r3, r7, #12
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	60da      	str	r2, [r3, #12]
 8002bba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a11      	ldr	r2, [pc, #68]	@ (8002c08 <HAL_TIM_MspPostInit+0x64>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d11b      	bne.n	8002bfe <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc6:	4b11      	ldr	r3, [pc, #68]	@ (8002c0c <HAL_TIM_MspPostInit+0x68>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4a10      	ldr	r2, [pc, #64]	@ (8002c0c <HAL_TIM_MspPostInit+0x68>)
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c0c <HAL_TIM_MspPostInit+0x68>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002bde:	2340      	movs	r3, #64	@ 0x40
 8002be0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be2:	2302      	movs	r3, #2
 8002be4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	f107 030c 	add.w	r3, r7, #12
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4805      	ldr	r0, [pc, #20]	@ (8002c10 <HAL_TIM_MspPostInit+0x6c>)
 8002bfa:	f000 ffd1 	bl	8003ba0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002bfe:	bf00      	nop
 8002c00:	3720      	adds	r7, #32
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40000400 	.word	0x40000400
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020000 	.word	0x40020000

08002c14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b0ae      	sub	sp, #184	@ 0xb8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	2290      	movs	r2, #144	@ 0x90
 8002c32:	2100      	movs	r1, #0
 8002c34:	4618      	mov	r0, r3
 8002c36:	f009 f81c 	bl	800bc72 <memset>
  if(huart->Instance==USART3)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a26      	ldr	r2, [pc, #152]	@ (8002cd8 <HAL_UART_MspInit+0xc4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d144      	bne.n	8002cce <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c48:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c4e:	f107 0314 	add.w	r3, r7, #20
 8002c52:	4618      	mov	r0, r3
 8002c54:	f003 fa4a 	bl	80060ec <HAL_RCCEx_PeriphCLKConfig>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c5e:	f7ff fda1 	bl	80027a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c62:	4b1e      	ldr	r3, [pc, #120]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	4a1d      	ldr	r2, [pc, #116]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c7a:	4b18      	ldr	r3, [pc, #96]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	4a17      	ldr	r2, [pc, #92]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c80:	f043 0308 	orr.w	r3, r3, #8
 8002c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c86:	4b15      	ldr	r3, [pc, #84]	@ (8002cdc <HAL_UART_MspInit+0xc8>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002c92:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002cac:	2307      	movs	r3, #7
 8002cae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4809      	ldr	r0, [pc, #36]	@ (8002ce0 <HAL_UART_MspInit+0xcc>)
 8002cba:	f000 ff71 	bl	8003ba0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	2027      	movs	r0, #39	@ 0x27
 8002cc4:	f000 fb47 	bl	8003356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002cc8:	2027      	movs	r0, #39	@ 0x27
 8002cca:	f000 fb60 	bl	800338e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002cce:	bf00      	nop
 8002cd0:	37b8      	adds	r7, #184	@ 0xb8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40004800 	.word	0x40004800
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	40020c00 	.word	0x40020c00

08002ce4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b0ae      	sub	sp, #184	@ 0xb8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2290      	movs	r2, #144	@ 0x90
 8002d02:	2100      	movs	r1, #0
 8002d04:	4618      	mov	r0, r3
 8002d06:	f008 ffb4 	bl	800bc72 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d12:	d159      	bne.n	8002dc8 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002d14:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d18:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4618      	mov	r0, r3
 8002d26:	f003 f9e1 	bl	80060ec <HAL_RCCEx_PeriphCLKConfig>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002d30:	f7ff fd38 	bl	80027a4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d34:	4b26      	ldr	r3, [pc, #152]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d38:	4a25      	ldr	r2, [pc, #148]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d40:	4b23      	ldr	r3, [pc, #140]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002d4c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002d50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d60:	2303      	movs	r3, #3
 8002d62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002d66:	230a      	movs	r3, #10
 8002d68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d70:	4619      	mov	r1, r3
 8002d72:	4818      	ldr	r0, [pc, #96]	@ (8002dd4 <HAL_PCD_MspInit+0xf0>)
 8002d74:	f000 ff14 	bl	8003ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002d78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d90:	4619      	mov	r1, r3
 8002d92:	4810      	ldr	r0, [pc, #64]	@ (8002dd4 <HAL_PCD_MspInit+0xf0>)
 8002d94:	f000 ff04 	bl	8003ba0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002d98:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d9c:	4a0c      	ldr	r2, [pc, #48]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002da2:	6353      	str	r3, [r2, #52]	@ 0x34
 8002da4:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4b07      	ldr	r3, [pc, #28]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db4:	4a06      	ldr	r2, [pc, #24]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002db6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dba:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dbc:	4b04      	ldr	r3, [pc, #16]	@ (8002dd0 <HAL_PCD_MspInit+0xec>)
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002dc8:	bf00      	nop
 8002dca:	37b8      	adds	r7, #184	@ 0xb8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40020000 	.word	0x40020000

08002dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <NMI_Handler+0x4>

08002de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <HardFault_Handler+0x4>

08002de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dec:	bf00      	nop
 8002dee:	e7fd      	b.n	8002dec <MemManage_Handler+0x4>

08002df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <BusFault_Handler+0x4>

08002df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <UsageFault_Handler+0x4>

08002e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e04:	bf00      	nop
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e2e:	f000 f973 	bl	8003118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e3c:	4802      	ldr	r0, [pc, #8]	@ (8002e48 <TIM3_IRQHandler+0x10>)
 8002e3e:	f004 ff6b 	bl	8007d18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200005b8 	.word	0x200005b8

08002e4c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002e50:	4802      	ldr	r0, [pc, #8]	@ (8002e5c <I2C1_EV_IRQHandler+0x10>)
 8002e52:	f001 fa37 	bl	80042c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000500 	.word	0x20000500

08002e60 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002e64:	4802      	ldr	r0, [pc, #8]	@ (8002e70 <I2C1_ER_IRQHandler+0x10>)
 8002e66:	f001 fa47 	bl	80042f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000500 	.word	0x20000500

08002e74 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002e78:	4802      	ldr	r0, [pc, #8]	@ (8002e84 <SPI1_IRQHandler+0x10>)
 8002e7a:	f004 fad7 	bl	800742c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000554 	.word	0x20000554

08002e88 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002e8c:	4802      	ldr	r0, [pc, #8]	@ (8002e98 <USART3_IRQHandler+0x10>)
 8002e8e:	f005 fe83 	bl	8008b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20000604 	.word	0x20000604

08002e9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return 1;
 8002ea0:	2301      	movs	r3, #1
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <_kill>:

int _kill(int pid, int sig)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002eb6:	f008 ff41 	bl	800bd3c <__errno>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2216      	movs	r2, #22
 8002ebe:	601a      	str	r2, [r3, #0]
  return -1;
 8002ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <_exit>:

void _exit (int status)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff ffe7 	bl	8002eac <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ede:	bf00      	nop
 8002ee0:	e7fd      	b.n	8002ede <_exit+0x12>

08002ee2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	60f8      	str	r0, [r7, #12]
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	e00a      	b.n	8002f0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ef4:	f3af 8000 	nop.w
 8002ef8:	4601      	mov	r1, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	60ba      	str	r2, [r7, #8]
 8002f00:	b2ca      	uxtb	r2, r1
 8002f02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	dbf0      	blt.n	8002ef4 <_read+0x12>
  }

  return len;
 8002f12:	687b      	ldr	r3, [r7, #4]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	e009      	b.n	8002f42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	60ba      	str	r2, [r7, #8]
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	dbf1      	blt.n	8002f2e <_write+0x12>
  }
  return len;
 8002f4a:	687b      	ldr	r3, [r7, #4]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <_close>:

int _close(int file)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <_isatty>:

int _isatty(int file)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f94:	2301      	movs	r3, #1
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc4:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <_sbrk+0x5c>)
 8002fc6:	4b15      	ldr	r3, [pc, #84]	@ (800301c <_sbrk+0x60>)
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fd0:	4b13      	ldr	r3, [pc, #76]	@ (8003020 <_sbrk+0x64>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d102      	bne.n	8002fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fd8:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <_sbrk+0x64>)
 8002fda:	4a12      	ldr	r2, [pc, #72]	@ (8003024 <_sbrk+0x68>)
 8002fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fde:	4b10      	ldr	r3, [pc, #64]	@ (8003020 <_sbrk+0x64>)
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d207      	bcs.n	8002ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fec:	f008 fea6 	bl	800bd3c <__errno>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	220c      	movs	r2, #12
 8002ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ffa:	e009      	b.n	8003010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ffc:	4b08      	ldr	r3, [pc, #32]	@ (8003020 <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003002:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <_sbrk+0x64>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	4a05      	ldr	r2, [pc, #20]	@ (8003020 <_sbrk+0x64>)
 800300c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800300e:	68fb      	ldr	r3, [r7, #12]
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20080000 	.word	0x20080000
 800301c:	00000400 	.word	0x00000400
 8003020:	20000b74 	.word	0x20000b74
 8003024:	20000cc8 	.word	0x20000cc8

08003028 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800302c:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <SystemInit+0x20>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003032:	4a05      	ldr	r2, [pc, #20]	@ (8003048 <SystemInit+0x20>)
 8003034:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003038:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800303c:	bf00      	nop
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	e000ed00 	.word	0xe000ed00

0800304c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800304c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003084 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003050:	f7ff ffea 	bl	8003028 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003054:	480c      	ldr	r0, [pc, #48]	@ (8003088 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003056:	490d      	ldr	r1, [pc, #52]	@ (800308c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003058:	4a0d      	ldr	r2, [pc, #52]	@ (8003090 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800305a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800305c:	e002      	b.n	8003064 <LoopCopyDataInit>

0800305e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800305e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003062:	3304      	adds	r3, #4

08003064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003068:	d3f9      	bcc.n	800305e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800306a:	4a0a      	ldr	r2, [pc, #40]	@ (8003094 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800306c:	4c0a      	ldr	r4, [pc, #40]	@ (8003098 <LoopFillZerobss+0x22>)
  movs r3, #0
 800306e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003070:	e001      	b.n	8003076 <LoopFillZerobss>

08003072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003074:	3204      	adds	r2, #4

08003076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003078:	d3fb      	bcc.n	8003072 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800307a:	f008 fe65 	bl	800bd48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800307e:	f7ff f87e 	bl	800217e <main>
  bx  lr    
 8003082:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003084:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800308c:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8003090:	0800eb2c 	.word	0x0800eb2c
  ldr r2, =_sbss
 8003094:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 8003098:	20000cc8 	.word	0x20000cc8

0800309c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800309c:	e7fe      	b.n	800309c <ADC_IRQHandler>

0800309e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a2:	2003      	movs	r0, #3
 80030a4:	f000 f94c 	bl	8003340 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030a8:	2000      	movs	r0, #0
 80030aa:	f000 f805 	bl	80030b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ae:	f7ff fb7f 	bl	80027b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c0:	4b12      	ldr	r3, [pc, #72]	@ (800310c <HAL_InitTick+0x54>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b12      	ldr	r3, [pc, #72]	@ (8003110 <HAL_InitTick+0x58>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	4619      	mov	r1, r3
 80030ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80030d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 f967 	bl	80033aa <HAL_SYSTICK_Config>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e00e      	b.n	8003104 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2b0f      	cmp	r3, #15
 80030ea:	d80a      	bhi.n	8003102 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030ec:	2200      	movs	r2, #0
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	f04f 30ff 	mov.w	r0, #4294967295
 80030f4:	f000 f92f 	bl	8003356 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030f8:	4a06      	ldr	r2, [pc, #24]	@ (8003114 <HAL_InitTick+0x5c>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e000      	b.n	8003104 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
}
 8003104:	4618      	mov	r0, r3
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	2000005c 	.word	0x2000005c
 8003110:	20000064 	.word	0x20000064
 8003114:	20000060 	.word	0x20000060

08003118 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800311c:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_IncTick+0x20>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	461a      	mov	r2, r3
 8003122:	4b06      	ldr	r3, [pc, #24]	@ (800313c <HAL_IncTick+0x24>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4413      	add	r3, r2
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <HAL_IncTick+0x24>)
 800312a:	6013      	str	r3, [r2, #0]
}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20000064 	.word	0x20000064
 800313c:	20000b78 	.word	0x20000b78

08003140 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return uwTick;
 8003144:	4b03      	ldr	r3, [pc, #12]	@ (8003154 <HAL_GetTick+0x14>)
 8003146:	681b      	ldr	r3, [r3, #0]
}
 8003148:	4618      	mov	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	20000b78 	.word	0x20000b78

08003158 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003160:	f7ff ffee 	bl	8003140 <HAL_GetTick>
 8003164:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003170:	d005      	beq.n	800317e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003172:	4b0a      	ldr	r3, [pc, #40]	@ (800319c <HAL_Delay+0x44>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4413      	add	r3, r2
 800317c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800317e:	bf00      	nop
 8003180:	f7ff ffde 	bl	8003140 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	429a      	cmp	r2, r3
 800318e:	d8f7      	bhi.n	8003180 <HAL_Delay+0x28>
  {
  }
}
 8003190:	bf00      	nop
 8003192:	bf00      	nop
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000064 	.word	0x20000064

080031a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b0:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <__NVIC_SetPriorityGrouping+0x40>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031bc:	4013      	ands	r3, r2
 80031be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <__NVIC_SetPriorityGrouping+0x44>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ce:	4a04      	ldr	r2, [pc, #16]	@ (80031e0 <__NVIC_SetPriorityGrouping+0x40>)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	60d3      	str	r3, [r2, #12]
}
 80031d4:	bf00      	nop
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	e000ed00 	.word	0xe000ed00
 80031e4:	05fa0000 	.word	0x05fa0000

080031e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031ec:	4b04      	ldr	r3, [pc, #16]	@ (8003200 <__NVIC_GetPriorityGrouping+0x18>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	0a1b      	lsrs	r3, r3, #8
 80031f2:	f003 0307 	and.w	r3, r3, #7
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	4603      	mov	r3, r0
 800320c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	2b00      	cmp	r3, #0
 8003214:	db0b      	blt.n	800322e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	f003 021f 	and.w	r2, r3, #31
 800321c:	4907      	ldr	r1, [pc, #28]	@ (800323c <__NVIC_EnableIRQ+0x38>)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	2001      	movs	r0, #1
 8003226:	fa00 f202 	lsl.w	r2, r0, r2
 800322a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	e000e100 	.word	0xe000e100

08003240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	6039      	str	r1, [r7, #0]
 800324a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003250:	2b00      	cmp	r3, #0
 8003252:	db0a      	blt.n	800326a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	b2da      	uxtb	r2, r3
 8003258:	490c      	ldr	r1, [pc, #48]	@ (800328c <__NVIC_SetPriority+0x4c>)
 800325a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325e:	0112      	lsls	r2, r2, #4
 8003260:	b2d2      	uxtb	r2, r2
 8003262:	440b      	add	r3, r1
 8003264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003268:	e00a      	b.n	8003280 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	b2da      	uxtb	r2, r3
 800326e:	4908      	ldr	r1, [pc, #32]	@ (8003290 <__NVIC_SetPriority+0x50>)
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	3b04      	subs	r3, #4
 8003278:	0112      	lsls	r2, r2, #4
 800327a:	b2d2      	uxtb	r2, r2
 800327c:	440b      	add	r3, r1
 800327e:	761a      	strb	r2, [r3, #24]
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr
 800328c:	e000e100 	.word	0xe000e100
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003294:	b480      	push	{r7}
 8003296:	b089      	sub	sp, #36	@ 0x24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f1c3 0307 	rsb	r3, r3, #7
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	bf28      	it	cs
 80032b2:	2304      	movcs	r3, #4
 80032b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	3304      	adds	r3, #4
 80032ba:	2b06      	cmp	r3, #6
 80032bc:	d902      	bls.n	80032c4 <NVIC_EncodePriority+0x30>
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3b03      	subs	r3, #3
 80032c2:	e000      	b.n	80032c6 <NVIC_EncodePriority+0x32>
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c8:	f04f 32ff 	mov.w	r2, #4294967295
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	401a      	ands	r2, r3
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032dc:	f04f 31ff 	mov.w	r1, #4294967295
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	fa01 f303 	lsl.w	r3, r1, r3
 80032e6:	43d9      	mvns	r1, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ec:	4313      	orrs	r3, r2
         );
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3724      	adds	r7, #36	@ 0x24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
	...

080032fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3b01      	subs	r3, #1
 8003308:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800330c:	d301      	bcc.n	8003312 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800330e:	2301      	movs	r3, #1
 8003310:	e00f      	b.n	8003332 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003312:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <SysTick_Config+0x40>)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3b01      	subs	r3, #1
 8003318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800331a:	210f      	movs	r1, #15
 800331c:	f04f 30ff 	mov.w	r0, #4294967295
 8003320:	f7ff ff8e 	bl	8003240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003324:	4b05      	ldr	r3, [pc, #20]	@ (800333c <SysTick_Config+0x40>)
 8003326:	2200      	movs	r2, #0
 8003328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800332a:	4b04      	ldr	r3, [pc, #16]	@ (800333c <SysTick_Config+0x40>)
 800332c:	2207      	movs	r2, #7
 800332e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	e000e010 	.word	0xe000e010

08003340 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f7ff ff29 	bl	80031a0 <__NVIC_SetPriorityGrouping>
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003356:	b580      	push	{r7, lr}
 8003358:	b086      	sub	sp, #24
 800335a:	af00      	add	r7, sp, #0
 800335c:	4603      	mov	r3, r0
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003368:	f7ff ff3e 	bl	80031e8 <__NVIC_GetPriorityGrouping>
 800336c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	68b9      	ldr	r1, [r7, #8]
 8003372:	6978      	ldr	r0, [r7, #20]
 8003374:	f7ff ff8e 	bl	8003294 <NVIC_EncodePriority>
 8003378:	4602      	mov	r2, r0
 800337a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800337e:	4611      	mov	r1, r2
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff ff5d 	bl	8003240 <__NVIC_SetPriority>
}
 8003386:	bf00      	nop
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b082      	sub	sp, #8
 8003392:	af00      	add	r7, sp, #0
 8003394:	4603      	mov	r3, r0
 8003396:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff ff31 	bl	8003204 <__NVIC_EnableIRQ>
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b082      	sub	sp, #8
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff ffa2 	bl	80032fc <SysTick_Config>
 80033b8:	4603      	mov	r3, r0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b084      	sub	sp, #16
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033d0:	f7ff feb6 	bl	8003140 <HAL_GetTick>
 80033d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d008      	beq.n	80033f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2280      	movs	r2, #128	@ 0x80
 80033e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e052      	b.n	800349a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0216 	bic.w	r2, r2, #22
 8003402:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695a      	ldr	r2, [r3, #20]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003412:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003418:	2b00      	cmp	r3, #0
 800341a:	d103      	bne.n	8003424 <HAL_DMA_Abort+0x62>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003420:	2b00      	cmp	r3, #0
 8003422:	d007      	beq.n	8003434 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0208 	bic.w	r2, r2, #8
 8003432:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0201 	bic.w	r2, r2, #1
 8003442:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003444:	e013      	b.n	800346e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003446:	f7ff fe7b 	bl	8003140 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b05      	cmp	r3, #5
 8003452:	d90c      	bls.n	800346e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2220      	movs	r2, #32
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2203      	movs	r2, #3
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e015      	b.n	800349a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1e4      	bne.n	8003446 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003480:	223f      	movs	r2, #63	@ 0x3f
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b083      	sub	sp, #12
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d004      	beq.n	80034c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2280      	movs	r2, #128	@ 0x80
 80034ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e00c      	b.n	80034da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2205      	movs	r2, #5
 80034c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f022 0201 	bic.w	r2, r2, #1
 80034d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034f4:	b2db      	uxtb	r3, r3
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e086      	b.n	8003624 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800351c:	2b00      	cmp	r3, #0
 800351e:	d106      	bne.n	800352e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff f965 	bl	80027f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800352e:	4b3f      	ldr	r3, [pc, #252]	@ (800362c <HAL_ETH_Init+0x128>)
 8003530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003532:	4a3e      	ldr	r2, [pc, #248]	@ (800362c <HAL_ETH_Init+0x128>)
 8003534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003538:	6453      	str	r3, [r2, #68]	@ 0x44
 800353a:	4b3c      	ldr	r3, [pc, #240]	@ (800362c <HAL_ETH_Init+0x128>)
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003542:	60bb      	str	r3, [r7, #8]
 8003544:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003546:	4b3a      	ldr	r3, [pc, #232]	@ (8003630 <HAL_ETH_Init+0x12c>)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	4a39      	ldr	r2, [pc, #228]	@ (8003630 <HAL_ETH_Init+0x12c>)
 800354c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003550:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003552:	4b37      	ldr	r3, [pc, #220]	@ (8003630 <HAL_ETH_Init+0x12c>)
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	4935      	ldr	r1, [pc, #212]	@ (8003630 <HAL_ETH_Init+0x12c>)
 800355c:	4313      	orrs	r3, r2
 800355e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003560:	4b33      	ldr	r3, [pc, #204]	@ (8003630 <HAL_ETH_Init+0x12c>)
 8003562:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800357a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800357c:	f7ff fde0 	bl	8003140 <HAL_GetTick>
 8003580:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003582:	e011      	b.n	80035a8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003584:	f7ff fddc 	bl	8003140 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003592:	d909      	bls.n	80035a8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2204      	movs	r2, #4
 8003598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	22e0      	movs	r2, #224	@ 0xe0
 80035a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e03d      	b.n	8003624 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1e4      	bne.n	8003584 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f97a 	bl	80038b4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 fa25 	bl	8003a10 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 fa7b 	bl	8003ac2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	461a      	mov	r2, r3
 80035d2:	2100      	movs	r1, #0
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f9e3 	bl	80039a0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80035e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003634 <HAL_ETH_Init+0x130>)
 80035f8:	430b      	orrs	r3, r1
 80035fa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800360e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2210      	movs	r2, #16
 800361e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40023800 	.word	0x40023800
 8003630:	40013800 	.word	0x40013800
 8003634:	00020060 	.word	0x00020060

08003638 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4b53      	ldr	r3, [pc, #332]	@ (800379c <ETH_SetMACConfig+0x164>)
 800364e:	4013      	ands	r3, r2
 8003650:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	7b9b      	ldrb	r3, [r3, #14]
 8003656:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	7c12      	ldrb	r2, [r2, #16]
 800365c:	2a00      	cmp	r2, #0
 800365e:	d102      	bne.n	8003666 <ETH_SetMACConfig+0x2e>
 8003660:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003664:	e000      	b.n	8003668 <ETH_SetMACConfig+0x30>
 8003666:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003668:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	7c52      	ldrb	r2, [r2, #17]
 800366e:	2a00      	cmp	r2, #0
 8003670:	d102      	bne.n	8003678 <ETH_SetMACConfig+0x40>
 8003672:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003676:	e000      	b.n	800367a <ETH_SetMACConfig+0x42>
 8003678:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800367a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003680:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	7fdb      	ldrb	r3, [r3, #31]
 8003686:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003688:	431a      	orrs	r2, r3
                        macconf->Speed |
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800368e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	7f92      	ldrb	r2, [r2, #30]
 8003694:	2a00      	cmp	r2, #0
 8003696:	d102      	bne.n	800369e <ETH_SetMACConfig+0x66>
 8003698:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800369c:	e000      	b.n	80036a0 <ETH_SetMACConfig+0x68>
 800369e:	2200      	movs	r2, #0
                        macconf->Speed |
 80036a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	7f1b      	ldrb	r3, [r3, #28]
 80036a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80036a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	791b      	ldrb	r3, [r3, #4]
 80036b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80036b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80036be:	2a00      	cmp	r2, #0
 80036c0:	d102      	bne.n	80036c8 <ETH_SetMACConfig+0x90>
 80036c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036c6:	e000      	b.n	80036ca <ETH_SetMACConfig+0x92>
 80036c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	7bdb      	ldrb	r3, [r3, #15]
 80036d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80036e2:	4313      	orrs	r3, r2
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036fa:	2001      	movs	r0, #1
 80036fc:	f7ff fd2c 	bl	8003158 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003716:	4013      	ands	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800371e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003726:	2a00      	cmp	r2, #0
 8003728:	d101      	bne.n	800372e <ETH_SetMACConfig+0xf6>
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	e000      	b.n	8003730 <ETH_SetMACConfig+0xf8>
 800372e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003730:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003736:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800373e:	2a01      	cmp	r2, #1
 8003740:	d101      	bne.n	8003746 <ETH_SetMACConfig+0x10e>
 8003742:	2208      	movs	r2, #8
 8003744:	e000      	b.n	8003748 <ETH_SetMACConfig+0x110>
 8003746:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003748:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003750:	2a01      	cmp	r2, #1
 8003752:	d101      	bne.n	8003758 <ETH_SetMACConfig+0x120>
 8003754:	2204      	movs	r2, #4
 8003756:	e000      	b.n	800375a <ETH_SetMACConfig+0x122>
 8003758:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800375a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003762:	2a01      	cmp	r2, #1
 8003764:	d101      	bne.n	800376a <ETH_SetMACConfig+0x132>
 8003766:	2202      	movs	r2, #2
 8003768:	e000      	b.n	800376c <ETH_SetMACConfig+0x134>
 800376a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800376c:	4313      	orrs	r3, r2
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4313      	orrs	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003784:	2001      	movs	r0, #1
 8003786:	f7ff fce7 	bl	8003158 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	619a      	str	r2, [r3, #24]
}
 8003792:	bf00      	nop
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	fd20810f 	.word	0xfd20810f

080037a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	4b3d      	ldr	r3, [pc, #244]	@ (80038b0 <ETH_SetDMAConfig+0x110>)
 80037ba:	4013      	ands	r3, r2
 80037bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	7b1b      	ldrb	r3, [r3, #12]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <ETH_SetDMAConfig+0x2c>
 80037c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80037ca:	e000      	b.n	80037ce <ETH_SetDMAConfig+0x2e>
 80037cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	7b5b      	ldrb	r3, [r3, #13]
 80037d2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037d4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	7f52      	ldrb	r2, [r2, #29]
 80037da:	2a00      	cmp	r2, #0
 80037dc:	d102      	bne.n	80037e4 <ETH_SetDMAConfig+0x44>
 80037de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80037e2:	e000      	b.n	80037e6 <ETH_SetDMAConfig+0x46>
 80037e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037e6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	7b9b      	ldrb	r3, [r3, #14]
 80037ec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037ee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	7f1b      	ldrb	r3, [r3, #28]
 80037fa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80037fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	7f9b      	ldrb	r3, [r3, #30]
 8003802:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003804:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800380a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003812:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003814:	4313      	orrs	r3, r2
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	4313      	orrs	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003824:	461a      	mov	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003836:	2001      	movs	r0, #1
 8003838:	f7ff fc8e 	bl	8003158 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003844:	461a      	mov	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	791b      	ldrb	r3, [r3, #4]
 800384e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003854:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800385a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003860:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003868:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800386a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003872:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003878:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003882:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003886:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003894:	2001      	movs	r0, #1
 8003896:	f7ff fc5f 	bl	8003158 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038a2:	461a      	mov	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6013      	str	r3, [r2, #0]
}
 80038a8:	bf00      	nop
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	f8de3f23 	.word	0xf8de3f23

080038b4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b0a6      	sub	sp, #152	@ 0x98
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80038bc:	2301      	movs	r3, #1
 80038be:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80038c2:	2301      	movs	r3, #1
 80038c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80038c8:	2300      	movs	r3, #0
 80038ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80038cc:	2300      	movs	r3, #0
 80038ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80038d2:	2301      	movs	r3, #1
 80038d4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80038d8:	2300      	movs	r3, #0
 80038da:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80038de:	2301      	movs	r3, #1
 80038e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80038e4:	2301      	movs	r3, #1
 80038e6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80038f0:	2300      	movs	r3, #0
 80038f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038f6:	2300      	movs	r3, #0
 80038f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003900:	2300      	movs	r3, #0
 8003902:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003904:	2300      	movs	r3, #0
 8003906:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800390a:	2300      	movs	r3, #0
 800390c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003910:	2300      	movs	r3, #0
 8003912:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003916:	2300      	movs	r3, #0
 8003918:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800391c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003920:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003922:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003926:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003928:	2300      	movs	r3, #0
 800392a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800392e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003932:	4619      	mov	r1, r3
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7ff fe7f 	bl	8003638 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800393a:	2301      	movs	r3, #1
 800393c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800393e:	2301      	movs	r3, #1
 8003940:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003942:	2301      	movs	r3, #1
 8003944:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003948:	2301      	movs	r3, #1
 800394a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800394c:	2300      	movs	r3, #0
 800394e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003950:	2300      	movs	r3, #0
 8003952:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003956:	2300      	movs	r3, #0
 8003958:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800395c:	2300      	movs	r3, #0
 800395e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003960:	2301      	movs	r3, #1
 8003962:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003966:	2301      	movs	r3, #1
 8003968:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800396a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800396e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003970:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003974:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003976:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800397a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800397c:	2301      	movs	r3, #1
 800397e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003982:	2300      	movs	r3, #0
 8003984:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003986:	2300      	movs	r3, #0
 8003988:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800398a:	f107 0308 	add.w	r3, r7, #8
 800398e:	4619      	mov	r1, r3
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f7ff ff05 	bl	80037a0 <ETH_SetDMAConfig>
}
 8003996:	bf00      	nop
 8003998:	3798      	adds	r7, #152	@ 0x98
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3305      	adds	r3, #5
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	021b      	lsls	r3, r3, #8
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	3204      	adds	r2, #4
 80039b8:	7812      	ldrb	r2, [r2, #0]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	4b11      	ldr	r3, [pc, #68]	@ (8003a08 <ETH_MACAddressConfig+0x68>)
 80039c2:	4413      	add	r3, r2
 80039c4:	461a      	mov	r2, r3
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	3303      	adds	r3, #3
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	061a      	lsls	r2, r3, #24
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3302      	adds	r3, #2
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3301      	adds	r3, #1
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	4313      	orrs	r3, r2
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	7812      	ldrb	r2, [r2, #0]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <ETH_MACAddressConfig+0x6c>)
 80039f2:	4413      	add	r3, r2
 80039f4:	461a      	mov	r2, r3
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	6013      	str	r3, [r2, #0]
}
 80039fa:	bf00      	nop
 80039fc:	371c      	adds	r7, #28
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40028040 	.word	0x40028040
 8003a0c:	40028044 	.word	0x40028044

08003a10 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	e03e      	b.n	8003a9c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68d9      	ldr	r1, [r3, #12]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	440b      	add	r3, r1
 8003a2e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2200      	movs	r2, #0
 8003a34:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2200      	movs	r2, #0
 8003a46:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003a48:	68b9      	ldr	r1, [r7, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	3206      	adds	r2, #6
 8003a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d80c      	bhi.n	8003a80 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68d9      	ldr	r1, [r3, #12]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	4613      	mov	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	440b      	add	r3, r1
 8003a78:	461a      	mov	r2, r3
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	60da      	str	r2, [r3, #12]
 8003a7e:	e004      	b.n	8003a8a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	461a      	mov	r2, r3
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b03      	cmp	r3, #3
 8003aa0:	d9bd      	bls.n	8003a1e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ab4:	611a      	str	r2, [r3, #16]
}
 8003ab6:	bf00      	nop
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b085      	sub	sp, #20
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
 8003ace:	e048      	b.n	8003b62 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6919      	ldr	r1, [r3, #16]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4413      	add	r3, r2
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	440b      	add	r3, r1
 8003ae0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2200      	movs	r2, #0
 8003aec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2200      	movs	r2, #0
 8003af8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2200      	movs	r2, #0
 8003afe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2200      	movs	r2, #0
 8003b04:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003b26:	68b9      	ldr	r1, [r7, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	3212      	adds	r2, #18
 8003b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d80c      	bhi.n	8003b52 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6919      	ldr	r1, [r3, #16]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	440b      	add	r3, r1
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	60da      	str	r2, [r3, #12]
 8003b50:	e004      	b.n	8003b5c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	461a      	mov	r2, r3
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2b03      	cmp	r3, #3
 8003b66:	d9b3      	bls.n	8003ad0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691a      	ldr	r2, [r3, #16]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b92:	60da      	str	r2, [r3, #12]
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b089      	sub	sp, #36	@ 0x24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	e175      	b.n	8003eac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	f040 8164 	bne.w	8003ea6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d005      	beq.n	8003bf6 <HAL_GPIO_Init+0x56>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d130      	bne.n	8003c58 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	2203      	movs	r2, #3
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	43db      	mvns	r3, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68da      	ldr	r2, [r3, #12]
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	091b      	lsrs	r3, r3, #4
 8003c42:	f003 0201 	and.w	r2, r3, #1
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d017      	beq.n	8003c94 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	2203      	movs	r2, #3
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	43db      	mvns	r3, r3
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d123      	bne.n	8003ce8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	08da      	lsrs	r2, r3, #3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3208      	adds	r2, #8
 8003ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f003 0307 	and.w	r3, r3, #7
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	220f      	movs	r2, #15
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	691a      	ldr	r2, [r3, #16]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	f003 0307 	and.w	r3, r3, #7
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	08da      	lsrs	r2, r3, #3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3208      	adds	r2, #8
 8003ce2:	69b9      	ldr	r1, [r7, #24]
 8003ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f003 0203 	and.w	r2, r3, #3
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80be 	beq.w	8003ea6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2a:	4b66      	ldr	r3, [pc, #408]	@ (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2e:	4a65      	ldr	r2, [pc, #404]	@ (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d36:	4b63      	ldr	r3, [pc, #396]	@ (8003ec4 <HAL_GPIO_Init+0x324>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d42:	4a61      	ldr	r2, [pc, #388]	@ (8003ec8 <HAL_GPIO_Init+0x328>)
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	089b      	lsrs	r3, r3, #2
 8003d48:	3302      	adds	r3, #2
 8003d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	220f      	movs	r2, #15
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a58      	ldr	r2, [pc, #352]	@ (8003ecc <HAL_GPIO_Init+0x32c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d037      	beq.n	8003dde <HAL_GPIO_Init+0x23e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a57      	ldr	r2, [pc, #348]	@ (8003ed0 <HAL_GPIO_Init+0x330>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d031      	beq.n	8003dda <HAL_GPIO_Init+0x23a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a56      	ldr	r2, [pc, #344]	@ (8003ed4 <HAL_GPIO_Init+0x334>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d02b      	beq.n	8003dd6 <HAL_GPIO_Init+0x236>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a55      	ldr	r2, [pc, #340]	@ (8003ed8 <HAL_GPIO_Init+0x338>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d025      	beq.n	8003dd2 <HAL_GPIO_Init+0x232>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a54      	ldr	r2, [pc, #336]	@ (8003edc <HAL_GPIO_Init+0x33c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d01f      	beq.n	8003dce <HAL_GPIO_Init+0x22e>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a53      	ldr	r2, [pc, #332]	@ (8003ee0 <HAL_GPIO_Init+0x340>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d019      	beq.n	8003dca <HAL_GPIO_Init+0x22a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a52      	ldr	r2, [pc, #328]	@ (8003ee4 <HAL_GPIO_Init+0x344>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d013      	beq.n	8003dc6 <HAL_GPIO_Init+0x226>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a51      	ldr	r2, [pc, #324]	@ (8003ee8 <HAL_GPIO_Init+0x348>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d00d      	beq.n	8003dc2 <HAL_GPIO_Init+0x222>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a50      	ldr	r2, [pc, #320]	@ (8003eec <HAL_GPIO_Init+0x34c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d007      	beq.n	8003dbe <HAL_GPIO_Init+0x21e>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a4f      	ldr	r2, [pc, #316]	@ (8003ef0 <HAL_GPIO_Init+0x350>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d101      	bne.n	8003dba <HAL_GPIO_Init+0x21a>
 8003db6:	2309      	movs	r3, #9
 8003db8:	e012      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dba:	230a      	movs	r3, #10
 8003dbc:	e010      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dbe:	2308      	movs	r3, #8
 8003dc0:	e00e      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dc2:	2307      	movs	r3, #7
 8003dc4:	e00c      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dc6:	2306      	movs	r3, #6
 8003dc8:	e00a      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dca:	2305      	movs	r3, #5
 8003dcc:	e008      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	e006      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e004      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	e002      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <HAL_GPIO_Init+0x240>
 8003dde:	2300      	movs	r3, #0
 8003de0:	69fa      	ldr	r2, [r7, #28]
 8003de2:	f002 0203 	and.w	r2, r2, #3
 8003de6:	0092      	lsls	r2, r2, #2
 8003de8:	4093      	lsls	r3, r2
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003df0:	4935      	ldr	r1, [pc, #212]	@ (8003ec8 <HAL_GPIO_Init+0x328>)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	3302      	adds	r3, #2
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	43db      	mvns	r3, r3
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e22:	4a34      	ldr	r2, [pc, #208]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e28:	4b32      	ldr	r3, [pc, #200]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	4013      	ands	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e4c:	4a29      	ldr	r2, [pc, #164]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e52:	4b28      	ldr	r3, [pc, #160]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e76:	4a1f      	ldr	r2, [pc, #124]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	43db      	mvns	r3, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ea0:	4a14      	ldr	r2, [pc, #80]	@ (8003ef4 <HAL_GPIO_Init+0x354>)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	61fb      	str	r3, [r7, #28]
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	2b0f      	cmp	r3, #15
 8003eb0:	f67f ae86 	bls.w	8003bc0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	3724      	adds	r7, #36	@ 0x24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	40013800 	.word	0x40013800
 8003ecc:	40020000 	.word	0x40020000
 8003ed0:	40020400 	.word	0x40020400
 8003ed4:	40020800 	.word	0x40020800
 8003ed8:	40020c00 	.word	0x40020c00
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40021400 	.word	0x40021400
 8003ee4:	40021800 	.word	0x40021800
 8003ee8:	40021c00 	.word	0x40021c00
 8003eec:	40022000 	.word	0x40022000
 8003ef0:	40022400 	.word	0x40022400
 8003ef4:	40013c00 	.word	0x40013c00

08003ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691a      	ldr	r2, [r3, #16]
 8003f08:	887b      	ldrh	r3, [r7, #2]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f10:	2301      	movs	r3, #1
 8003f12:	73fb      	strb	r3, [r7, #15]
 8003f14:	e001      	b.n	8003f1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f16:	2300      	movs	r3, #0
 8003f18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3714      	adds	r7, #20
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
 8003f34:	4613      	mov	r3, r2
 8003f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f38:	787b      	ldrb	r3, [r7, #1]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f3e:	887a      	ldrh	r2, [r7, #2]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f44:	e003      	b.n	8003f4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f46:	887b      	ldrh	r3, [r7, #2]
 8003f48:	041a      	lsls	r2, r3, #16
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	619a      	str	r2, [r3, #24]
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e08b      	b.n	8004086 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fe fcf0 	bl	8002968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2224      	movs	r2, #36	@ 0x24
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0201 	bic.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fbc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d107      	bne.n	8003fd6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fd2:	609a      	str	r2, [r3, #8]
 8003fd4:	e006      	b.n	8003fe4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003fe2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d108      	bne.n	8003ffe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ffa:	605a      	str	r2, [r3, #4]
 8003ffc:	e007      	b.n	800400e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800400c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6859      	ldr	r1, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b1d      	ldr	r3, [pc, #116]	@ (8004090 <HAL_I2C_Init+0x134>)
 800401a:	430b      	orrs	r3, r1
 800401c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68da      	ldr	r2, [r3, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800402c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	691a      	ldr	r2, [r3, #16]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69d9      	ldr	r1, [r3, #28]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1a      	ldr	r2, [r3, #32]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0201 	orr.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	02008000 	.word	0x02008000

08004094 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af02      	add	r7, sp, #8
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	461a      	mov	r2, r3
 80040a0:	460b      	mov	r3, r1
 80040a2:	817b      	strh	r3, [r7, #10]
 80040a4:	4613      	mov	r3, r2
 80040a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	f040 80fd 	bne.w	80042b0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <HAL_I2C_Master_Transmit+0x30>
 80040c0:	2302      	movs	r3, #2
 80040c2:	e0f6      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040cc:	f7ff f838 	bl	8003140 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	2319      	movs	r3, #25
 80040d8:	2201      	movs	r2, #1
 80040da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 feab 	bl	8004e3a <I2C_WaitOnFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e0e1      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2221      	movs	r2, #33	@ 0x21
 80040f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2210      	movs	r2, #16
 80040fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	893a      	ldrh	r2, [r7, #8]
 800410e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411a:	b29b      	uxth	r3, r3
 800411c:	2bff      	cmp	r3, #255	@ 0xff
 800411e:	d906      	bls.n	800412e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	22ff      	movs	r2, #255	@ 0xff
 8004124:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004126:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	e007      	b.n	800413e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800413c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004142:	2b00      	cmp	r3, #0
 8004144:	d024      	beq.n	8004190 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414a:	781a      	ldrb	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004160:	b29b      	uxth	r3, r3
 8004162:	3b01      	subs	r3, #1
 8004164:	b29a      	uxth	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800417a:	b2db      	uxtb	r3, r3
 800417c:	3301      	adds	r3, #1
 800417e:	b2da      	uxtb	r2, r3
 8004180:	8979      	ldrh	r1, [r7, #10]
 8004182:	4b4e      	ldr	r3, [pc, #312]	@ (80042bc <HAL_I2C_Master_Transmit+0x228>)
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f001 f819 	bl	80051c0 <I2C_TransferConfig>
 800418e:	e066      	b.n	800425e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004194:	b2da      	uxtb	r2, r3
 8004196:	8979      	ldrh	r1, [r7, #10]
 8004198:	4b48      	ldr	r3, [pc, #288]	@ (80042bc <HAL_I2C_Master_Transmit+0x228>)
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f001 f80e 	bl	80051c0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80041a4:	e05b      	b.n	800425e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	6a39      	ldr	r1, [r7, #32]
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 fe9e 	bl	8004eec <I2C_WaitOnTXISFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e07b      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	781a      	ldrb	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e2:	3b01      	subs	r3, #1
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d034      	beq.n	800425e <HAL_I2C_Master_Transmit+0x1ca>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d130      	bne.n	800425e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	6a3b      	ldr	r3, [r7, #32]
 8004202:	2200      	movs	r2, #0
 8004204:	2180      	movs	r1, #128	@ 0x80
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fe17 	bl	8004e3a <I2C_WaitOnFlagUntilTimeout>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e04d      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421a:	b29b      	uxth	r3, r3
 800421c:	2bff      	cmp	r3, #255	@ 0xff
 800421e:	d90e      	bls.n	800423e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	22ff      	movs	r2, #255	@ 0xff
 8004224:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422a:	b2da      	uxtb	r2, r3
 800422c:	8979      	ldrh	r1, [r7, #10]
 800422e:	2300      	movs	r3, #0
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 ffc2 	bl	80051c0 <I2C_TransferConfig>
 800423c:	e00f      	b.n	800425e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424c:	b2da      	uxtb	r2, r3
 800424e:	8979      	ldrh	r1, [r7, #10]
 8004250:	2300      	movs	r3, #0
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 ffb1 	bl	80051c0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d19e      	bne.n	80041a6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	6a39      	ldr	r1, [r7, #32]
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 fe84 	bl	8004f7a <I2C_WaitOnSTOPFlagUntilTimeout>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e01a      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2220      	movs	r2, #32
 8004282:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6859      	ldr	r1, [r3, #4]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	4b0c      	ldr	r3, [pc, #48]	@ (80042c0 <HAL_I2C_Master_Transmit+0x22c>)
 8004290:	400b      	ands	r3, r1
 8004292:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042ac:	2300      	movs	r3, #0
 80042ae:	e000      	b.n	80042b2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80042b0:	2302      	movs	r3, #2
  }
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	80002000 	.word	0x80002000
 80042c0:	fe00e800 	.word	0xfe00e800

080042c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	68f9      	ldr	r1, [r7, #12]
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	4798      	blx	r3
  }
}
 80042f0:	bf00      	nop
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	0a1b      	lsrs	r3, r3, #8
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d010      	beq.n	800433e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	09db      	lsrs	r3, r3, #7
 8004320:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432c:	f043 0201 	orr.w	r2, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800433c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	0a9b      	lsrs	r3, r3, #10
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d010      	beq.n	800436c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	09db      	lsrs	r3, r3, #7
 800434e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435a:	f043 0208 	orr.w	r2, r3, #8
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800436a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	0a5b      	lsrs	r3, r3, #9
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d010      	beq.n	800439a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	09db      	lsrs	r3, r3, #7
 800437c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004388:	f043 0202 	orr.w	r2, r3, #2
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004398:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 030b 	and.w	r3, r3, #11
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80043aa:	68f9      	ldr	r1, [r7, #12]
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fbeb 	bl	8004b88 <I2C_ITError>
  }
}
 80043b2:	bf00      	nop
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	460b      	mov	r3, r1
 80043ec:	70fb      	strb	r3, [r7, #3]
 80043ee:	4613      	mov	r3, r2
 80043f0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004426:	b480      	push	{r7}
 8004428:	b083      	sub	sp, #12
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800442e:	bf00      	nop
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b086      	sub	sp, #24
 800443e:	af00      	add	r7, sp, #0
 8004440:	60f8      	str	r0, [r7, #12]
 8004442:	60b9      	str	r1, [r7, #8]
 8004444:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004456:	2b01      	cmp	r3, #1
 8004458:	d101      	bne.n	800445e <I2C_Slave_ISR_IT+0x24>
 800445a:	2302      	movs	r3, #2
 800445c:	e0ed      	b.n	800463a <I2C_Slave_ISR_IT+0x200>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	095b      	lsrs	r3, r3, #5
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00a      	beq.n	8004488 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	095b      	lsrs	r3, r3, #5
 8004476:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800447a:	2b00      	cmp	r3, #0
 800447c:	d004      	beq.n	8004488 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800447e:	6939      	ldr	r1, [r7, #16]
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 f9c1 	bl	8004808 <I2C_ITSlaveCplt>
 8004486:	e0d3      	b.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	091b      	lsrs	r3, r3, #4
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	d04d      	beq.n	8004530 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	091b      	lsrs	r3, r3, #4
 8004498:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800449c:	2b00      	cmp	r3, #0
 800449e:	d047      	beq.n	8004530 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d128      	bne.n	80044fc <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b28      	cmp	r3, #40	@ 0x28
 80044b4:	d108      	bne.n	80044c8 <I2C_Slave_ISR_IT+0x8e>
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044bc:	d104      	bne.n	80044c8 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044be:	6939      	ldr	r1, [r7, #16]
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f000 fb0b 	bl	8004adc <I2C_ITListenCplt>
 80044c6:	e032      	b.n	800452e <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b29      	cmp	r3, #41	@ 0x29
 80044d2:	d10e      	bne.n	80044f2 <I2C_Slave_ISR_IT+0xb8>
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044da:	d00a      	beq.n	80044f2 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2210      	movs	r2, #16
 80044e2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 fc66 	bl	8004db6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 f92d 	bl	800474a <I2C_ITSlaveSeqCplt>
 80044f0:	e01d      	b.n	800452e <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2210      	movs	r2, #16
 80044f8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80044fa:	e096      	b.n	800462a <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2210      	movs	r2, #16
 8004502:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004508:	f043 0204 	orr.w	r2, r3, #4
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d004      	beq.n	8004520 <I2C_Slave_ISR_IT+0xe6>
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800451c:	f040 8085 	bne.w	800462a <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004524:	4619      	mov	r1, r3
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 fb2e 	bl	8004b88 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800452c:	e07d      	b.n	800462a <I2C_Slave_ISR_IT+0x1f0>
 800452e:	e07c      	b.n	800462a <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	089b      	lsrs	r3, r3, #2
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d030      	beq.n	800459e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	089b      	lsrs	r3, r3, #2
 8004540:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004544:	2b00      	cmp	r3, #0
 8004546:	d02a      	beq.n	800459e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d018      	beq.n	8004584 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d14f      	bne.n	800462e <I2C_Slave_ISR_IT+0x1f4>
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004594:	d04b      	beq.n	800462e <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f8d7 	bl	800474a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800459c:	e047      	b.n	800462e <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	08db      	lsrs	r3, r3, #3
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	08db      	lsrs	r3, r3, #3
 80045ae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d004      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80045b6:	6939      	ldr	r1, [r7, #16]
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f842 	bl	8004642 <I2C_ITAddrCplt>
 80045be:	e037      	b.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	085b      	lsrs	r3, r3, #1
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d031      	beq.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	085b      	lsrs	r3, r3, #1
 80045d0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d02b      	beq.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d018      	beq.n	8004614 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e6:	781a      	ldrb	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f2:	1c5a      	adds	r2, r3, #1
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004612:	e00d      	b.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800461a:	d002      	beq.n	8004622 <I2C_Slave_ISR_IT+0x1e8>
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f891 	bl	800474a <I2C_ITSlaveSeqCplt>
 8004628:	e002      	b.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800462a:	bf00      	nop
 800462c:	e000      	b.n	8004630 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800462e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b084      	sub	sp, #16
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
 800464a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004652:	b2db      	uxtb	r3, r3
 8004654:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004658:	2b28      	cmp	r3, #40	@ 0x28
 800465a:	d16a      	bne.n	8004732 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	0c1b      	lsrs	r3, r3, #16
 8004664:	b2db      	uxtb	r3, r3
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	0c1b      	lsrs	r3, r3, #16
 8004674:	b29b      	uxth	r3, r3
 8004676:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800467a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	b29b      	uxth	r3, r3
 8004684:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004688:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	b29b      	uxth	r3, r3
 8004692:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004696:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	2b02      	cmp	r3, #2
 800469e:	d138      	bne.n	8004712 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80046a0:	897b      	ldrh	r3, [r7, #10]
 80046a2:	09db      	lsrs	r3, r3, #7
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	89bb      	ldrh	r3, [r7, #12]
 80046a8:	4053      	eors	r3, r2
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f003 0306 	and.w	r3, r3, #6
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d11c      	bne.n	80046ee <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80046b4:	897b      	ldrh	r3, [r7, #10]
 80046b6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d13b      	bne.n	8004742 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2208      	movs	r2, #8
 80046d6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046e0:	89ba      	ldrh	r2, [r7, #12]
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	4619      	mov	r1, r3
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff fe7b 	bl	80043e2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80046ec:	e029      	b.n	8004742 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80046ee:	893b      	ldrh	r3, [r7, #8]
 80046f0:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fd94 	bl	8005224 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004704:	89ba      	ldrh	r2, [r7, #12]
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	4619      	mov	r1, r3
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7ff fe69 	bl	80043e2 <HAL_I2C_AddrCallback>
}
 8004710:	e017      	b.n	8004742 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004712:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 fd84 	bl	8005224 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004724:	89ba      	ldrh	r2, [r7, #12]
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	4619      	mov	r1, r3
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff fe59 	bl	80043e2 <HAL_I2C_AddrCallback>
}
 8004730:	e007      	b.n	8004742 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2208      	movs	r2, #8
 8004738:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004742:	bf00      	nop
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b084      	sub	sp, #16
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	0b9b      	lsrs	r3, r3, #14
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d008      	beq.n	8004780 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	e00d      	b.n	800479c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	0bdb      	lsrs	r3, r3, #15
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	d007      	beq.n	800479c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800479a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b29      	cmp	r3, #41	@ 0x29
 80047a6:	d112      	bne.n	80047ce <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2228      	movs	r2, #40	@ 0x28
 80047ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2221      	movs	r2, #33	@ 0x21
 80047b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80047b6:	2101      	movs	r1, #1
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fd33 	bl	8005224 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7ff fdf7 	bl	80043ba <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80047cc:	e017      	b.n	80047fe <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047d8:	d111      	bne.n	80047fe <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2228      	movs	r2, #40	@ 0x28
 80047de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2222      	movs	r2, #34	@ 0x22
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80047e8:	2102      	movs	r1, #2
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fd1a 	bl	8005224 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f7ff fde8 	bl	80043ce <HAL_I2C_SlaveRxCpltCallback>
}
 80047fe:	bf00      	nop
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
	...

08004808 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004822:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800482a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2220      	movs	r2, #32
 8004832:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004834:	7afb      	ldrb	r3, [r7, #11]
 8004836:	2b21      	cmp	r3, #33	@ 0x21
 8004838:	d002      	beq.n	8004840 <I2C_ITSlaveCplt+0x38>
 800483a:	7afb      	ldrb	r3, [r7, #11]
 800483c:	2b29      	cmp	r3, #41	@ 0x29
 800483e:	d108      	bne.n	8004852 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004840:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fced 	bl	8005224 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2221      	movs	r2, #33	@ 0x21
 800484e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004850:	e019      	b.n	8004886 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004852:	7afb      	ldrb	r3, [r7, #11]
 8004854:	2b22      	cmp	r3, #34	@ 0x22
 8004856:	d002      	beq.n	800485e <I2C_ITSlaveCplt+0x56>
 8004858:	7afb      	ldrb	r3, [r7, #11]
 800485a:	2b2a      	cmp	r3, #42	@ 0x2a
 800485c:	d108      	bne.n	8004870 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800485e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 fcde 	bl	8005224 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2222      	movs	r2, #34	@ 0x22
 800486c:	631a      	str	r2, [r3, #48]	@ 0x30
 800486e:	e00a      	b.n	8004886 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004870:	7afb      	ldrb	r3, [r7, #11]
 8004872:	2b28      	cmp	r3, #40	@ 0x28
 8004874:	d107      	bne.n	8004886 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004876:	f248 0103 	movw	r1, #32771	@ 0x8003
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fcd2 	bl	8005224 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004894:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	4b8c      	ldr	r3, [pc, #560]	@ (8004ad4 <I2C_ITSlaveCplt+0x2cc>)
 80048a2:	400b      	ands	r3, r1
 80048a4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fa85 	bl	8004db6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	0b9b      	lsrs	r3, r3, #14
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d013      	beq.n	80048e0 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80048c6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d020      	beq.n	8004912 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	b29a      	uxth	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048de:	e018      	b.n	8004912 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	0bdb      	lsrs	r3, r3, #15
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d012      	beq.n	8004912 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048fa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004900:	2b00      	cmp	r3, #0
 8004902:	d006      	beq.n	8004912 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	b29a      	uxth	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	089b      	lsrs	r3, r3, #2
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d020      	beq.n	8004960 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f023 0304 	bic.w	r3, r3, #4
 8004924:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	1c5a      	adds	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00c      	beq.n	8004960 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800494a:	3b01      	subs	r3, #1
 800494c:	b29a      	uxth	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d005      	beq.n	8004976 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496e:	f043 0204 	orr.w	r2, r3, #4
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	2b00      	cmp	r3, #0
 8004980:	d04a      	beq.n	8004a18 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	091b      	lsrs	r3, r3, #4
 8004986:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800498a:	2b00      	cmp	r3, #0
 800498c:	d044      	beq.n	8004a18 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004992:	b29b      	uxth	r3, r3
 8004994:	2b00      	cmp	r3, #0
 8004996:	d128      	bne.n	80049ea <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b28      	cmp	r3, #40	@ 0x28
 80049a2:	d108      	bne.n	80049b6 <I2C_ITSlaveCplt+0x1ae>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049aa:	d104      	bne.n	80049b6 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80049ac:	6979      	ldr	r1, [r7, #20]
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f894 	bl	8004adc <I2C_ITListenCplt>
 80049b4:	e030      	b.n	8004a18 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b29      	cmp	r3, #41	@ 0x29
 80049c0:	d10e      	bne.n	80049e0 <I2C_ITSlaveCplt+0x1d8>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049c8:	d00a      	beq.n	80049e0 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2210      	movs	r2, #16
 80049d0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f9ef 	bl	8004db6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f7ff feb6 	bl	800474a <I2C_ITSlaveSeqCplt>
 80049de:	e01b      	b.n	8004a18 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2210      	movs	r2, #16
 80049e6:	61da      	str	r2, [r3, #28]
 80049e8:	e016      	b.n	8004a18 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2210      	movs	r2, #16
 80049f0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	f043 0204 	orr.w	r2, r3, #4
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <I2C_ITSlaveCplt+0x204>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a0a:	d105      	bne.n	8004a18 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a10:	4619      	mov	r1, r3
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f8b8 	bl	8004b88 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d010      	beq.n	8004a50 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a32:	4619      	mov	r1, r3
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f8a7 	bl	8004b88 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b28      	cmp	r3, #40	@ 0x28
 8004a44:	d141      	bne.n	8004aca <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004a46:	6979      	ldr	r1, [r7, #20]
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f847 	bl	8004adc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a4e:	e03c      	b.n	8004aca <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a58:	d014      	beq.n	8004a84 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7ff fe75 	bl	800474a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad8 <I2C_ITSlaveCplt+0x2d0>)
 8004a64:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7ff fcbe 	bl	80043fe <HAL_I2C_ListenCpltCallback>
}
 8004a82:	e022      	b.n	8004aca <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b22      	cmp	r3, #34	@ 0x22
 8004a8e:	d10e      	bne.n	8004aae <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fc91 	bl	80043ce <HAL_I2C_SlaveRxCpltCallback>
}
 8004aac:	e00d      	b.n	8004aca <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7ff fc78 	bl	80043ba <HAL_I2C_SlaveTxCpltCallback>
}
 8004aca:	bf00      	nop
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	fe00e800 	.word	0xfe00e800
 8004ad8:	ffff0000 	.word	0xffff0000

08004adc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a26      	ldr	r2, [pc, #152]	@ (8004b84 <I2C_ITListenCplt+0xa8>)
 8004aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	089b      	lsrs	r3, r3, #2
 8004b0c:	f003 0301 	and.w	r3, r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d022      	beq.n	8004b5a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d012      	beq.n	8004b5a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f043 0204 	orr.w	r2, r3, #4
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b5a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fb60 	bl	8005224 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2210      	movs	r2, #16
 8004b6a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7ff fc42 	bl	80043fe <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004b7a:	bf00      	nop
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	ffff0000 	.word	0xffff0000

08004b88 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b98:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a6d      	ldr	r2, [pc, #436]	@ (8004d5c <I2C_ITError+0x1d4>)
 8004ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004bba:	7bfb      	ldrb	r3, [r7, #15]
 8004bbc:	2b28      	cmp	r3, #40	@ 0x28
 8004bbe:	d005      	beq.n	8004bcc <I2C_ITError+0x44>
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
 8004bc2:	2b29      	cmp	r3, #41	@ 0x29
 8004bc4:	d002      	beq.n	8004bcc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004bc6:	7bfb      	ldrb	r3, [r7, #15]
 8004bc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bca:	d10b      	bne.n	8004be4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bcc:	2103      	movs	r1, #3
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fb28 	bl	8005224 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2228      	movs	r2, #40	@ 0x28
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a60      	ldr	r2, [pc, #384]	@ (8004d60 <I2C_ITError+0x1d8>)
 8004be0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004be2:	e030      	b.n	8004c46 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004be4:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fb1b 	bl	8005224 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 f8e1 	bl	8004db6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b60      	cmp	r3, #96	@ 0x60
 8004bfe:	d01f      	beq.n	8004c40 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b20      	cmp	r3, #32
 8004c14:	d114      	bne.n	8004c40 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	f003 0310 	and.w	r3, r3, #16
 8004c20:	2b10      	cmp	r3, #16
 8004c22:	d109      	bne.n	8004c38 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2210      	movs	r2, #16
 8004c2a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c30:	f043 0204 	orr.w	r2, r3, #4
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d039      	beq.n	8004cc8 <I2C_ITError+0x140>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b11      	cmp	r3, #17
 8004c58:	d002      	beq.n	8004c60 <I2C_ITError+0xd8>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b21      	cmp	r3, #33	@ 0x21
 8004c5e:	d133      	bne.n	8004cc8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c6e:	d107      	bne.n	8004c80 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c7e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe fc2e 	bl	80034e6 <HAL_DMA_GetState>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d017      	beq.n	8004cc0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c94:	4a33      	ldr	r2, [pc, #204]	@ (8004d64 <I2C_ITError+0x1dc>)
 8004c96:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7fe fbfc 	bl	80034a2 <HAL_DMA_Abort_IT>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d04d      	beq.n	8004d4c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004cba:	4610      	mov	r0, r2
 8004cbc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cbe:	e045      	b.n	8004d4c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f851 	bl	8004d68 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cc6:	e041      	b.n	8004d4c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d039      	beq.n	8004d44 <I2C_ITError+0x1bc>
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	2b12      	cmp	r3, #18
 8004cd4:	d002      	beq.n	8004cdc <I2C_ITError+0x154>
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2b22      	cmp	r3, #34	@ 0x22
 8004cda:	d133      	bne.n	8004d44 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cea:	d107      	bne.n	8004cfc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cfa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fe fbf0 	bl	80034e6 <HAL_DMA_GetState>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d017      	beq.n	8004d3c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d10:	4a14      	ldr	r2, [pc, #80]	@ (8004d64 <I2C_ITError+0x1dc>)
 8004d12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fe fbbe 	bl	80034a2 <HAL_DMA_Abort_IT>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d011      	beq.n	8004d50 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d36:	4610      	mov	r0, r2
 8004d38:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d3a:	e009      	b.n	8004d50 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f813 	bl	8004d68 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d42:	e005      	b.n	8004d50 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f80f 	bl	8004d68 <I2C_TreatErrorCallback>
  }
}
 8004d4a:	e002      	b.n	8004d52 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004d4c:	bf00      	nop
 8004d4e:	e000      	b.n	8004d52 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d50:	bf00      	nop
}
 8004d52:	bf00      	nop
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	ffff0000 	.word	0xffff0000
 8004d60:	0800443b 	.word	0x0800443b
 8004d64:	08004dff 	.word	0x08004dff

08004d68 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b60      	cmp	r3, #96	@ 0x60
 8004d7a:	d10e      	bne.n	8004d9a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7ff fb47 	bl	8004426 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d98:	e009      	b.n	8004dae <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff fb32 	bl	8004412 <HAL_I2C_ErrorCallback>
}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d103      	bne.n	8004dd4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d007      	beq.n	8004df2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699a      	ldr	r2, [r3, #24]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f042 0201 	orr.w	r2, r2, #1
 8004df0:	619a      	str	r2, [r3, #24]
  }
}
 8004df2:	bf00      	nop
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr

08004dfe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b084      	sub	sp, #16
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e18:	2200      	movs	r2, #0
 8004e1a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e28:	2200      	movs	r2, #0
 8004e2a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f7ff ff9b 	bl	8004d68 <I2C_TreatErrorCallback>
}
 8004e32:	bf00      	nop
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b084      	sub	sp, #16
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	60f8      	str	r0, [r7, #12]
 8004e42:	60b9      	str	r1, [r7, #8]
 8004e44:	603b      	str	r3, [r7, #0]
 8004e46:	4613      	mov	r3, r2
 8004e48:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e4a:	e03b      	b.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	6839      	ldr	r1, [r7, #0]
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 f8d5 	bl	8005000 <I2C_IsErrorOccurred>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e041      	b.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e66:	d02d      	beq.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e68:	f7fe f96a 	bl	8003140 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d302      	bcc.n	8004e7e <I2C_WaitOnFlagUntilTimeout+0x44>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d122      	bne.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	699a      	ldr	r2, [r3, #24]
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	4013      	ands	r3, r2
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	bf0c      	ite	eq
 8004e8e:	2301      	moveq	r3, #1
 8004e90:	2300      	movne	r3, #0
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	461a      	mov	r2, r3
 8004e96:	79fb      	ldrb	r3, [r7, #7]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d113      	bne.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea0:	f043 0220 	orr.w	r2, r3, #32
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e00f      	b.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	bf0c      	ite	eq
 8004ed4:	2301      	moveq	r3, #1
 8004ed6:	2300      	movne	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d0b4      	beq.n	8004e4c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ef8:	e033      	b.n	8004f62 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f87e 	bl	8005000 <I2C_IsErrorOccurred>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e031      	b.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f14:	d025      	beq.n	8004f62 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f16:	f7fe f913 	bl	8003140 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d302      	bcc.n	8004f2c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d11a      	bne.n	8004f62 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d013      	beq.n	8004f62 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3e:	f043 0220 	orr.w	r2, r3, #32
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e007      	b.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d1c4      	bne.n	8004efa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f86:	e02f      	b.n	8004fe8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f837 	bl	8005000 <I2C_IsErrorOccurred>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e02d      	b.n	8004ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f9c:	f7fe f8d0 	bl	8003140 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d302      	bcc.n	8004fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d11a      	bne.n	8004fe8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	f003 0320 	and.w	r3, r3, #32
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	d013      	beq.n	8004fe8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc4:	f043 0220 	orr.w	r2, r3, #32
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e007      	b.n	8004ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d1c8      	bne.n	8004f88 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08a      	sub	sp, #40	@ 0x28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800500c:	2300      	movs	r3, #0
 800500e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800501a:	2300      	movs	r3, #0
 800501c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b00      	cmp	r3, #0
 800502a:	d068      	beq.n	80050fe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2210      	movs	r2, #16
 8005032:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005034:	e049      	b.n	80050ca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503c:	d045      	beq.n	80050ca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800503e:	f7fe f87f 	bl	8003140 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	429a      	cmp	r2, r3
 800504c:	d302      	bcc.n	8005054 <I2C_IsErrorOccurred+0x54>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d13a      	bne.n	80050ca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800505e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005066:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005076:	d121      	bne.n	80050bc <I2C_IsErrorOccurred+0xbc>
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800507e:	d01d      	beq.n	80050bc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005080:	7cfb      	ldrb	r3, [r7, #19]
 8005082:	2b20      	cmp	r3, #32
 8005084:	d01a      	beq.n	80050bc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005094:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005096:	f7fe f853 	bl	8003140 <HAL_GetTick>
 800509a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800509c:	e00e      	b.n	80050bc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800509e:	f7fe f84f 	bl	8003140 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b19      	cmp	r3, #25
 80050aa:	d907      	bls.n	80050bc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	f043 0320 	orr.w	r3, r3, #32
 80050b2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80050ba:	e006      	b.n	80050ca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	f003 0320 	and.w	r3, r3, #32
 80050c6:	2b20      	cmp	r3, #32
 80050c8:	d1e9      	bne.n	800509e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b20      	cmp	r3, #32
 80050d6:	d003      	beq.n	80050e0 <I2C_IsErrorOccurred+0xe0>
 80050d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0aa      	beq.n	8005036 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d103      	bne.n	80050f0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2220      	movs	r2, #32
 80050ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f043 0304 	orr.w	r3, r3, #4
 80050f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00b      	beq.n	8005128 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	f043 0301 	orr.w	r3, r3, #1
 8005116:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005120:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00b      	beq.n	800514a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	f043 0308 	orr.w	r3, r3, #8
 8005138:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005142:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00b      	beq.n	800516c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	f043 0302 	orr.w	r3, r3, #2
 800515a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005164:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800516c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01c      	beq.n	80051ae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f7ff fe1e 	bl	8004db6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	6859      	ldr	r1, [r3, #4]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	4b0d      	ldr	r3, [pc, #52]	@ (80051bc <I2C_IsErrorOccurred+0x1bc>)
 8005186:	400b      	ands	r3, r1
 8005188:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	431a      	orrs	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80051ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3728      	adds	r7, #40	@ 0x28
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	fe00e800 	.word	0xfe00e800

080051c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	607b      	str	r3, [r7, #4]
 80051ca:	460b      	mov	r3, r1
 80051cc:	817b      	strh	r3, [r7, #10]
 80051ce:	4613      	mov	r3, r2
 80051d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051d2:	897b      	ldrh	r3, [r7, #10]
 80051d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051d8:	7a7b      	ldrb	r3, [r7, #9]
 80051da:	041b      	lsls	r3, r3, #16
 80051dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051e0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051ee:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	0d5b      	lsrs	r3, r3, #21
 80051fa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80051fe:	4b08      	ldr	r3, [pc, #32]	@ (8005220 <I2C_TransferConfig+0x60>)
 8005200:	430b      	orrs	r3, r1
 8005202:	43db      	mvns	r3, r3
 8005204:	ea02 0103 	and.w	r1, r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	430a      	orrs	r2, r1
 8005210:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005212:	bf00      	nop
 8005214:	371c      	adds	r7, #28
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	03ff63ff 	.word	0x03ff63ff

08005224 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	460b      	mov	r3, r1
 800522e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005234:	887b      	ldrh	r3, [r7, #2]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00f      	beq.n	800525e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005244:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800524c:	b2db      	uxtb	r3, r3
 800524e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005252:	2b28      	cmp	r3, #40	@ 0x28
 8005254:	d003      	beq.n	800525e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800525c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800525e:	887b      	ldrh	r3, [r7, #2]
 8005260:	f003 0302 	and.w	r3, r3, #2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00f      	beq.n	8005288 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800526e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005276:	b2db      	uxtb	r3, r3
 8005278:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800527c:	2b28      	cmp	r3, #40	@ 0x28
 800527e:	d003      	beq.n	8005288 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005286:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005288:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800528c:	2b00      	cmp	r3, #0
 800528e:	da03      	bge.n	8005298 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005296:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005298:	887b      	ldrh	r3, [r7, #2]
 800529a:	2b10      	cmp	r3, #16
 800529c:	d103      	bne.n	80052a6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80052a4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80052a6:	887b      	ldrh	r3, [r7, #2]
 80052a8:	2b20      	cmp	r3, #32
 80052aa:	d103      	bne.n	80052b4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f043 0320 	orr.w	r3, r3, #32
 80052b2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80052b4:	887b      	ldrh	r3, [r7, #2]
 80052b6:	2b40      	cmp	r3, #64	@ 0x40
 80052b8:	d103      	bne.n	80052c2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052c0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6819      	ldr	r1, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	43da      	mvns	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	400a      	ands	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]
}
 80052d4:	bf00      	nop
 80052d6:	3714      	adds	r7, #20
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d138      	bne.n	8005368 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d101      	bne.n	8005304 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005300:	2302      	movs	r3, #2
 8005302:	e032      	b.n	800536a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2224      	movs	r2, #36	@ 0x24
 8005310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0201 	bic.w	r2, r2, #1
 8005322:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005332:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6819      	ldr	r1, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	683a      	ldr	r2, [r7, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f042 0201 	orr.w	r2, r2, #1
 8005352:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2220      	movs	r2, #32
 8005358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005364:	2300      	movs	r3, #0
 8005366:	e000      	b.n	800536a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005368:	2302      	movs	r3, #2
  }
}
 800536a:	4618      	mov	r0, r3
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005376:	b480      	push	{r7}
 8005378:	b085      	sub	sp, #20
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
 800537e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b20      	cmp	r3, #32
 800538a:	d139      	bne.n	8005400 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005396:	2302      	movs	r3, #2
 8005398:	e033      	b.n	8005402 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2224      	movs	r2, #36	@ 0x24
 80053a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 0201 	bic.w	r2, r2, #1
 80053b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80053c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	021b      	lsls	r3, r3, #8
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0201 	orr.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2220      	movs	r2, #32
 80053f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	e000      	b.n	8005402 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b086      	sub	sp, #24
 8005412:	af02      	add	r7, sp, #8
 8005414:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e108      	b.n	8005632 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7fd fc52 	bl	8002ce4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2203      	movs	r2, #3
 8005444:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800544e:	d102      	bne.n	8005456 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f004 fe4c 	bl	800a0f8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	7c1a      	ldrb	r2, [r3, #16]
 8005468:	f88d 2000 	strb.w	r2, [sp]
 800546c:	3304      	adds	r3, #4
 800546e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005470:	f004 fde8 	bl	800a044 <USB_CoreInit>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e0d5      	b.n	8005632 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2100      	movs	r1, #0
 800548c:	4618      	mov	r0, r3
 800548e:	f004 fe44 	bl	800a11a <USB_SetCurrentMode>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0c6      	b.n	8005632 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054a4:	2300      	movs	r3, #0
 80054a6:	73fb      	strb	r3, [r7, #15]
 80054a8:	e04a      	b.n	8005540 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80054aa:	7bfa      	ldrb	r2, [r7, #15]
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	00db      	lsls	r3, r3, #3
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	3315      	adds	r3, #21
 80054ba:	2201      	movs	r2, #1
 80054bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054be:	7bfa      	ldrb	r2, [r7, #15]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	3314      	adds	r3, #20
 80054ce:	7bfa      	ldrb	r2, [r7, #15]
 80054d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054d2:	7bfa      	ldrb	r2, [r7, #15]
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
 80054d6:	b298      	uxth	r0, r3
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	4613      	mov	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	4413      	add	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	332e      	adds	r3, #46	@ 0x2e
 80054e6:	4602      	mov	r2, r0
 80054e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054ea:	7bfa      	ldrb	r2, [r7, #15]
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	4613      	mov	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	4413      	add	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	440b      	add	r3, r1
 80054f8:	3318      	adds	r3, #24
 80054fa:	2200      	movs	r2, #0
 80054fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054fe:	7bfa      	ldrb	r2, [r7, #15]
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	4613      	mov	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4413      	add	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	440b      	add	r3, r1
 800550c:	331c      	adds	r3, #28
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005512:	7bfa      	ldrb	r2, [r7, #15]
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	4613      	mov	r3, r2
 8005518:	00db      	lsls	r3, r3, #3
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	440b      	add	r3, r1
 8005520:	3320      	adds	r3, #32
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005526:	7bfa      	ldrb	r2, [r7, #15]
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	4613      	mov	r3, r2
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	4413      	add	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	440b      	add	r3, r1
 8005534:	3324      	adds	r3, #36	@ 0x24
 8005536:	2200      	movs	r2, #0
 8005538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800553a:	7bfb      	ldrb	r3, [r7, #15]
 800553c:	3301      	adds	r3, #1
 800553e:	73fb      	strb	r3, [r7, #15]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	791b      	ldrb	r3, [r3, #4]
 8005544:	7bfa      	ldrb	r2, [r7, #15]
 8005546:	429a      	cmp	r2, r3
 8005548:	d3af      	bcc.n	80054aa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800554a:	2300      	movs	r3, #0
 800554c:	73fb      	strb	r3, [r7, #15]
 800554e:	e044      	b.n	80055da <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005562:	2200      	movs	r2, #0
 8005564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005566:	7bfa      	ldrb	r2, [r7, #15]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005578:	7bfa      	ldrb	r2, [r7, #15]
 800557a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800557c:	7bfa      	ldrb	r2, [r7, #15]
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	4613      	mov	r3, r2
 8005582:	00db      	lsls	r3, r3, #3
 8005584:	4413      	add	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800558e:	2200      	movs	r2, #0
 8005590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005592:	7bfa      	ldrb	r2, [r7, #15]
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	4613      	mov	r3, r2
 8005598:	00db      	lsls	r3, r3, #3
 800559a:	4413      	add	r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	440b      	add	r3, r1
 80055a0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80055a8:	7bfa      	ldrb	r2, [r7, #15]
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	4413      	add	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055be:	7bfa      	ldrb	r2, [r7, #15]
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	4413      	add	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80055d0:	2200      	movs	r2, #0
 80055d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	3301      	adds	r3, #1
 80055d8:	73fb      	strb	r3, [r7, #15]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	791b      	ldrb	r3, [r3, #4]
 80055de:	7bfa      	ldrb	r2, [r7, #15]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d3b5      	bcc.n	8005550 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6818      	ldr	r0, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	7c1a      	ldrb	r2, [r3, #16]
 80055ec:	f88d 2000 	strb.w	r2, [sp]
 80055f0:	3304      	adds	r3, #4
 80055f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055f4:	f004 fdde 	bl	800a1b4 <USB_DevInit>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d005      	beq.n	800560a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2202      	movs	r2, #2
 8005602:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e013      	b.n	8005632 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	7b1b      	ldrb	r3, [r3, #12]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d102      	bne.n	8005626 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f80b 	bl	800563c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4618      	mov	r0, r3
 800562c:	f004 ff99 	bl	800a562 <USB_DevDisconnect>

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	699b      	ldr	r3, [r3, #24]
 800565e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800566a:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <HAL_PCDEx_ActivateLPM+0x44>)
 800566c:	4313      	orrs	r3, r2
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	10000003 	.word	0x10000003

08005684 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005688:	4b05      	ldr	r3, [pc, #20]	@ (80056a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a04      	ldr	r2, [pc, #16]	@ (80056a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800568e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005692:	6013      	str	r3, [r2, #0]
}
 8005694:	bf00      	nop
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40007000 	.word	0x40007000

080056a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80056aa:	2300      	movs	r3, #0
 80056ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80056ae:	4b23      	ldr	r3, [pc, #140]	@ (800573c <HAL_PWREx_EnableOverDrive+0x98>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	4a22      	ldr	r2, [pc, #136]	@ (800573c <HAL_PWREx_EnableOverDrive+0x98>)
 80056b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ba:	4b20      	ldr	r3, [pc, #128]	@ (800573c <HAL_PWREx_EnableOverDrive+0x98>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056c2:	603b      	str	r3, [r7, #0]
 80056c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80056c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056d0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056d2:	f7fd fd35 	bl	8003140 <HAL_GetTick>
 80056d6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056d8:	e009      	b.n	80056ee <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80056da:	f7fd fd31 	bl	8003140 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80056e8:	d901      	bls.n	80056ee <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e022      	b.n	8005734 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056ee:	4b14      	ldr	r3, [pc, #80]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056fa:	d1ee      	bne.n	80056da <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80056fc:	4b10      	ldr	r3, [pc, #64]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a0f      	ldr	r2, [pc, #60]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005702:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005706:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005708:	f7fd fd1a 	bl	8003140 <HAL_GetTick>
 800570c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800570e:	e009      	b.n	8005724 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005710:	f7fd fd16 	bl	8003140 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800571e:	d901      	bls.n	8005724 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e007      	b.n	8005734 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005724:	4b06      	ldr	r3, [pc, #24]	@ (8005740 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800572c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005730:	d1ee      	bne.n	8005710 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3708      	adds	r7, #8
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40023800 	.word	0x40023800
 8005740:	40007000 	.word	0x40007000

08005744 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800574c:	2300      	movs	r3, #0
 800574e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e29b      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	f000 8087 	beq.w	8005876 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005768:	4b96      	ldr	r3, [pc, #600]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 030c 	and.w	r3, r3, #12
 8005770:	2b04      	cmp	r3, #4
 8005772:	d00c      	beq.n	800578e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005774:	4b93      	ldr	r3, [pc, #588]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f003 030c 	and.w	r3, r3, #12
 800577c:	2b08      	cmp	r3, #8
 800577e:	d112      	bne.n	80057a6 <HAL_RCC_OscConfig+0x62>
 8005780:	4b90      	ldr	r3, [pc, #576]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005788:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800578c:	d10b      	bne.n	80057a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800578e:	4b8d      	ldr	r3, [pc, #564]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d06c      	beq.n	8005874 <HAL_RCC_OscConfig+0x130>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d168      	bne.n	8005874 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e275      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057ae:	d106      	bne.n	80057be <HAL_RCC_OscConfig+0x7a>
 80057b0:	4b84      	ldr	r3, [pc, #528]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a83      	ldr	r2, [pc, #524]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	e02e      	b.n	800581c <HAL_RCC_OscConfig+0xd8>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10c      	bne.n	80057e0 <HAL_RCC_OscConfig+0x9c>
 80057c6:	4b7f      	ldr	r3, [pc, #508]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a7e      	ldr	r2, [pc, #504]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057d0:	6013      	str	r3, [r2, #0]
 80057d2:	4b7c      	ldr	r3, [pc, #496]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a7b      	ldr	r2, [pc, #492]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	e01d      	b.n	800581c <HAL_RCC_OscConfig+0xd8>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057e8:	d10c      	bne.n	8005804 <HAL_RCC_OscConfig+0xc0>
 80057ea:	4b76      	ldr	r3, [pc, #472]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a75      	ldr	r2, [pc, #468]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	4b73      	ldr	r3, [pc, #460]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a72      	ldr	r2, [pc, #456]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80057fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	e00b      	b.n	800581c <HAL_RCC_OscConfig+0xd8>
 8005804:	4b6f      	ldr	r3, [pc, #444]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a6e      	ldr	r2, [pc, #440]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800580a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800580e:	6013      	str	r3, [r2, #0]
 8005810:	4b6c      	ldr	r3, [pc, #432]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a6b      	ldr	r2, [pc, #428]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800581a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d013      	beq.n	800584c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005824:	f7fd fc8c 	bl	8003140 <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582a:	e008      	b.n	800583e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800582c:	f7fd fc88 	bl	8003140 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b64      	cmp	r3, #100	@ 0x64
 8005838:	d901      	bls.n	800583e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e229      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800583e:	4b61      	ldr	r3, [pc, #388]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0f0      	beq.n	800582c <HAL_RCC_OscConfig+0xe8>
 800584a:	e014      	b.n	8005876 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd fc78 	bl	8003140 <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005854:	f7fd fc74 	bl	8003140 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b64      	cmp	r3, #100	@ 0x64
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e215      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005866:	4b57      	ldr	r3, [pc, #348]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x110>
 8005872:	e000      	b.n	8005876 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d069      	beq.n	8005956 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005882:	4b50      	ldr	r3, [pc, #320]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 030c 	and.w	r3, r3, #12
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800588e:	4b4d      	ldr	r3, [pc, #308]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f003 030c 	and.w	r3, r3, #12
 8005896:	2b08      	cmp	r3, #8
 8005898:	d11c      	bne.n	80058d4 <HAL_RCC_OscConfig+0x190>
 800589a:	4b4a      	ldr	r3, [pc, #296]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d116      	bne.n	80058d4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058a6:	4b47      	ldr	r3, [pc, #284]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d005      	beq.n	80058be <HAL_RCC_OscConfig+0x17a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d001      	beq.n	80058be <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e1e9      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058be:	4b41      	ldr	r3, [pc, #260]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	493d      	ldr	r1, [pc, #244]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058d2:	e040      	b.n	8005956 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d023      	beq.n	8005924 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058dc:	4b39      	ldr	r3, [pc, #228]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a38      	ldr	r2, [pc, #224]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80058e2:	f043 0301 	orr.w	r3, r3, #1
 80058e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e8:	f7fd fc2a 	bl	8003140 <HAL_GetTick>
 80058ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ee:	e008      	b.n	8005902 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f0:	f7fd fc26 	bl	8003140 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d901      	bls.n	8005902 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e1c7      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005902:	4b30      	ldr	r3, [pc, #192]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0302 	and.w	r3, r3, #2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0f0      	beq.n	80058f0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800590e:	4b2d      	ldr	r3, [pc, #180]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	00db      	lsls	r3, r3, #3
 800591c:	4929      	ldr	r1, [pc, #164]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800591e:	4313      	orrs	r3, r2
 8005920:	600b      	str	r3, [r1, #0]
 8005922:	e018      	b.n	8005956 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005924:	4b27      	ldr	r3, [pc, #156]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a26      	ldr	r2, [pc, #152]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800592a:	f023 0301 	bic.w	r3, r3, #1
 800592e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005930:	f7fd fc06 	bl	8003140 <HAL_GetTick>
 8005934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005938:	f7fd fc02 	bl	8003140 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b02      	cmp	r3, #2
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e1a3      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800594a:	4b1e      	ldr	r3, [pc, #120]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f0      	bne.n	8005938 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	2b00      	cmp	r3, #0
 8005960:	d038      	beq.n	80059d4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d019      	beq.n	800599e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800596a:	4b16      	ldr	r3, [pc, #88]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 800596c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800596e:	4a15      	ldr	r2, [pc, #84]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005970:	f043 0301 	orr.w	r3, r3, #1
 8005974:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005976:	f7fd fbe3 	bl	8003140 <HAL_GetTick>
 800597a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800597c:	e008      	b.n	8005990 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800597e:	f7fd fbdf 	bl	8003140 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	2b02      	cmp	r3, #2
 800598a:	d901      	bls.n	8005990 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e180      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005990:	4b0c      	ldr	r3, [pc, #48]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 8005992:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0f0      	beq.n	800597e <HAL_RCC_OscConfig+0x23a>
 800599c:	e01a      	b.n	80059d4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800599e:	4b09      	ldr	r3, [pc, #36]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80059a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a2:	4a08      	ldr	r2, [pc, #32]	@ (80059c4 <HAL_RCC_OscConfig+0x280>)
 80059a4:	f023 0301 	bic.w	r3, r3, #1
 80059a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059aa:	f7fd fbc9 	bl	8003140 <HAL_GetTick>
 80059ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059b0:	e00a      	b.n	80059c8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059b2:	f7fd fbc5 	bl	8003140 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d903      	bls.n	80059c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e166      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
 80059c4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059c8:	4b92      	ldr	r3, [pc, #584]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 80059ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1ee      	bne.n	80059b2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0304 	and.w	r3, r3, #4
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 80a4 	beq.w	8005b2a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059e2:	4b8c      	ldr	r3, [pc, #560]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10d      	bne.n	8005a0a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ee:	4b89      	ldr	r3, [pc, #548]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 80059f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f2:	4a88      	ldr	r2, [pc, #544]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 80059f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80059fa:	4b86      	ldr	r3, [pc, #536]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a02:	60bb      	str	r3, [r7, #8]
 8005a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a06:	2301      	movs	r3, #1
 8005a08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a0a:	4b83      	ldr	r3, [pc, #524]	@ (8005c18 <HAL_RCC_OscConfig+0x4d4>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d118      	bne.n	8005a48 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005a16:	4b80      	ldr	r3, [pc, #512]	@ (8005c18 <HAL_RCC_OscConfig+0x4d4>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a7f      	ldr	r2, [pc, #508]	@ (8005c18 <HAL_RCC_OscConfig+0x4d4>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a22:	f7fd fb8d 	bl	8003140 <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a2a:	f7fd fb89 	bl	8003140 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b64      	cmp	r3, #100	@ 0x64
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e12a      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a3c:	4b76      	ldr	r3, [pc, #472]	@ (8005c18 <HAL_RCC_OscConfig+0x4d4>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0f0      	beq.n	8005a2a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d106      	bne.n	8005a5e <HAL_RCC_OscConfig+0x31a>
 8005a50:	4b70      	ldr	r3, [pc, #448]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a54:	4a6f      	ldr	r2, [pc, #444]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a56:	f043 0301 	orr.w	r3, r3, #1
 8005a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a5c:	e02d      	b.n	8005aba <HAL_RCC_OscConfig+0x376>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10c      	bne.n	8005a80 <HAL_RCC_OscConfig+0x33c>
 8005a66:	4b6b      	ldr	r3, [pc, #428]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6a:	4a6a      	ldr	r2, [pc, #424]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a6c:	f023 0301 	bic.w	r3, r3, #1
 8005a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a72:	4b68      	ldr	r3, [pc, #416]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a76:	4a67      	ldr	r2, [pc, #412]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a78:	f023 0304 	bic.w	r3, r3, #4
 8005a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a7e:	e01c      	b.n	8005aba <HAL_RCC_OscConfig+0x376>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d10c      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x35e>
 8005a88:	4b62      	ldr	r3, [pc, #392]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8c:	4a61      	ldr	r2, [pc, #388]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a8e:	f043 0304 	orr.w	r3, r3, #4
 8005a92:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a94:	4b5f      	ldr	r3, [pc, #380]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a98:	4a5e      	ldr	r2, [pc, #376]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005a9a:	f043 0301 	orr.w	r3, r3, #1
 8005a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aa0:	e00b      	b.n	8005aba <HAL_RCC_OscConfig+0x376>
 8005aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aae:	4b59      	ldr	r3, [pc, #356]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab2:	4a58      	ldr	r2, [pc, #352]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005ab4:	f023 0304 	bic.w	r3, r3, #4
 8005ab8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d015      	beq.n	8005aee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ac2:	f7fd fb3d 	bl	8003140 <HAL_GetTick>
 8005ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac8:	e00a      	b.n	8005ae0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aca:	f7fd fb39 	bl	8003140 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d901      	bls.n	8005ae0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e0d8      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae0:	4b4c      	ldr	r3, [pc, #304]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae4:	f003 0302 	and.w	r3, r3, #2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0ee      	beq.n	8005aca <HAL_RCC_OscConfig+0x386>
 8005aec:	e014      	b.n	8005b18 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aee:	f7fd fb27 	bl	8003140 <HAL_GetTick>
 8005af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005af4:	e00a      	b.n	8005b0c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005af6:	f7fd fb23 	bl	8003140 <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e0c2      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b0c:	4b41      	ldr	r3, [pc, #260]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1ee      	bne.n	8005af6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b18:	7dfb      	ldrb	r3, [r7, #23]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d105      	bne.n	8005b2a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	4a3c      	ldr	r2, [pc, #240]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b28:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 80ae 	beq.w	8005c90 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b34:	4b37      	ldr	r3, [pc, #220]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 030c 	and.w	r3, r3, #12
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d06d      	beq.n	8005c1c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d14b      	bne.n	8005be0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b48:	4b32      	ldr	r3, [pc, #200]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a31      	ldr	r2, [pc, #196]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b54:	f7fd faf4 	bl	8003140 <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b5c:	f7fd faf0 	bl	8003140 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e091      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b6e:	4b29      	ldr	r3, [pc, #164]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1f0      	bne.n	8005b5c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	69da      	ldr	r2, [r3, #28]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b88:	019b      	lsls	r3, r3, #6
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	085b      	lsrs	r3, r3, #1
 8005b92:	3b01      	subs	r3, #1
 8005b94:	041b      	lsls	r3, r3, #16
 8005b96:	431a      	orrs	r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9c:	061b      	lsls	r3, r3, #24
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba4:	071b      	lsls	r3, r3, #28
 8005ba6:	491b      	ldr	r1, [pc, #108]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bac:	4b19      	ldr	r3, [pc, #100]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a18      	ldr	r2, [pc, #96]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005bb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb8:	f7fd fac2 	bl	8003140 <HAL_GetTick>
 8005bbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bbe:	e008      	b.n	8005bd2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bc0:	f7fd fabe 	bl	8003140 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e05f      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bd2:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0f0      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x47c>
 8005bde:	e057      	b.n	8005c90 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be0:	4b0c      	ldr	r3, [pc, #48]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a0b      	ldr	r2, [pc, #44]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005be6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bec:	f7fd faa8 	bl	8003140 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf4:	f7fd faa4 	bl	8003140 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e045      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c06:	4b03      	ldr	r3, [pc, #12]	@ (8005c14 <HAL_RCC_OscConfig+0x4d0>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1f0      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x4b0>
 8005c12:	e03d      	b.n	8005c90 <HAL_RCC_OscConfig+0x54c>
 8005c14:	40023800 	.word	0x40023800
 8005c18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8005c9c <HAL_RCC_OscConfig+0x558>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d030      	beq.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d129      	bne.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d122      	bne.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c52:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d119      	bne.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c62:	085b      	lsrs	r3, r3, #1
 8005c64:	3b01      	subs	r3, #1
 8005c66:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d10f      	bne.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c76:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d107      	bne.n	8005c8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c86:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e000      	b.n	8005c92 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3718      	adds	r7, #24
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	40023800 	.word	0x40023800

08005ca0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d101      	bne.n	8005cb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e0d0      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cb8:	4b6a      	ldr	r3, [pc, #424]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	683a      	ldr	r2, [r7, #0]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d910      	bls.n	8005ce8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cc6:	4b67      	ldr	r3, [pc, #412]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f023 020f 	bic.w	r2, r3, #15
 8005cce:	4965      	ldr	r1, [pc, #404]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd6:	4b63      	ldr	r3, [pc, #396]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 030f 	and.w	r3, r3, #15
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d001      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e0b8      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d020      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d005      	beq.n	8005d0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d00:	4b59      	ldr	r3, [pc, #356]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	4a58      	ldr	r2, [pc, #352]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0308 	and.w	r3, r3, #8
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d005      	beq.n	8005d24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d18:	4b53      	ldr	r3, [pc, #332]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	4a52      	ldr	r2, [pc, #328]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d24:	4b50      	ldr	r3, [pc, #320]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	494d      	ldr	r1, [pc, #308]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d040      	beq.n	8005dc4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d107      	bne.n	8005d5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d4a:	4b47      	ldr	r3, [pc, #284]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d115      	bne.n	8005d82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e07f      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d107      	bne.n	8005d72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d62:	4b41      	ldr	r3, [pc, #260]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d109      	bne.n	8005d82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e073      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d72:	4b3d      	ldr	r3, [pc, #244]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e06b      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d82:	4b39      	ldr	r3, [pc, #228]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f023 0203 	bic.w	r2, r3, #3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	4936      	ldr	r1, [pc, #216]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d94:	f7fd f9d4 	bl	8003140 <HAL_GetTick>
 8005d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d9a:	e00a      	b.n	8005db2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d9c:	f7fd f9d0 	bl	8003140 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e053      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 020c 	and.w	r2, r3, #12
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d1eb      	bne.n	8005d9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dc4:	4b27      	ldr	r3, [pc, #156]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d210      	bcs.n	8005df4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dd2:	4b24      	ldr	r3, [pc, #144]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f023 020f 	bic.w	r2, r3, #15
 8005dda:	4922      	ldr	r1, [pc, #136]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de2:	4b20      	ldr	r3, [pc, #128]	@ (8005e64 <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d001      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e032      	b.n	8005e5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d008      	beq.n	8005e12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e00:	4b19      	ldr	r3, [pc, #100]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	4916      	ldr	r1, [pc, #88]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d009      	beq.n	8005e32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e1e:	4b12      	ldr	r3, [pc, #72]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	490e      	ldr	r1, [pc, #56]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e32:	f000 f821 	bl	8005e78 <HAL_RCC_GetSysClockFreq>
 8005e36:	4602      	mov	r2, r0
 8005e38:	4b0b      	ldr	r3, [pc, #44]	@ (8005e68 <HAL_RCC_ClockConfig+0x1c8>)
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	091b      	lsrs	r3, r3, #4
 8005e3e:	f003 030f 	and.w	r3, r3, #15
 8005e42:	490a      	ldr	r1, [pc, #40]	@ (8005e6c <HAL_RCC_ClockConfig+0x1cc>)
 8005e44:	5ccb      	ldrb	r3, [r1, r3]
 8005e46:	fa22 f303 	lsr.w	r3, r2, r3
 8005e4a:	4a09      	ldr	r2, [pc, #36]	@ (8005e70 <HAL_RCC_ClockConfig+0x1d0>)
 8005e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e4e:	4b09      	ldr	r3, [pc, #36]	@ (8005e74 <HAL_RCC_ClockConfig+0x1d4>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fd f930 	bl	80030b8 <HAL_InitTick>

  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40023c00 	.word	0x40023c00
 8005e68:	40023800 	.word	0x40023800
 8005e6c:	0800e6dc 	.word	0x0800e6dc
 8005e70:	2000005c 	.word	0x2000005c
 8005e74:	20000060 	.word	0x20000060

08005e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e7c:	b094      	sub	sp, #80	@ 0x50
 8005e7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e84:	2300      	movs	r3, #0
 8005e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e88:	2300      	movs	r3, #0
 8005e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e90:	4b79      	ldr	r3, [pc, #484]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 030c 	and.w	r3, r3, #12
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d00d      	beq.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x40>
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	f200 80e1 	bhi.w	8006064 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <HAL_RCC_GetSysClockFreq+0x34>
 8005ea6:	2b04      	cmp	r3, #4
 8005ea8:	d003      	beq.n	8005eb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005eaa:	e0db      	b.n	8006064 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005eac:	4b73      	ldr	r3, [pc, #460]	@ (800607c <HAL_RCC_GetSysClockFreq+0x204>)
 8005eae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eb0:	e0db      	b.n	800606a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005eb2:	4b73      	ldr	r3, [pc, #460]	@ (8006080 <HAL_RCC_GetSysClockFreq+0x208>)
 8005eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eb6:	e0d8      	b.n	800606a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ec0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ec2:	4b6d      	ldr	r3, [pc, #436]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d063      	beq.n	8005f96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ece:	4b6a      	ldr	r3, [pc, #424]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	099b      	lsrs	r3, r3, #6
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ed8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ee0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ee6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005eea:	4622      	mov	r2, r4
 8005eec:	462b      	mov	r3, r5
 8005eee:	f04f 0000 	mov.w	r0, #0
 8005ef2:	f04f 0100 	mov.w	r1, #0
 8005ef6:	0159      	lsls	r1, r3, #5
 8005ef8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005efc:	0150      	lsls	r0, r2, #5
 8005efe:	4602      	mov	r2, r0
 8005f00:	460b      	mov	r3, r1
 8005f02:	4621      	mov	r1, r4
 8005f04:	1a51      	subs	r1, r2, r1
 8005f06:	6139      	str	r1, [r7, #16]
 8005f08:	4629      	mov	r1, r5
 8005f0a:	eb63 0301 	sbc.w	r3, r3, r1
 8005f0e:	617b      	str	r3, [r7, #20]
 8005f10:	f04f 0200 	mov.w	r2, #0
 8005f14:	f04f 0300 	mov.w	r3, #0
 8005f18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f1c:	4659      	mov	r1, fp
 8005f1e:	018b      	lsls	r3, r1, #6
 8005f20:	4651      	mov	r1, sl
 8005f22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f26:	4651      	mov	r1, sl
 8005f28:	018a      	lsls	r2, r1, #6
 8005f2a:	4651      	mov	r1, sl
 8005f2c:	ebb2 0801 	subs.w	r8, r2, r1
 8005f30:	4659      	mov	r1, fp
 8005f32:	eb63 0901 	sbc.w	r9, r3, r1
 8005f36:	f04f 0200 	mov.w	r2, #0
 8005f3a:	f04f 0300 	mov.w	r3, #0
 8005f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f4a:	4690      	mov	r8, r2
 8005f4c:	4699      	mov	r9, r3
 8005f4e:	4623      	mov	r3, r4
 8005f50:	eb18 0303 	adds.w	r3, r8, r3
 8005f54:	60bb      	str	r3, [r7, #8]
 8005f56:	462b      	mov	r3, r5
 8005f58:	eb49 0303 	adc.w	r3, r9, r3
 8005f5c:	60fb      	str	r3, [r7, #12]
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	f04f 0300 	mov.w	r3, #0
 8005f66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f6a:	4629      	mov	r1, r5
 8005f6c:	024b      	lsls	r3, r1, #9
 8005f6e:	4621      	mov	r1, r4
 8005f70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f74:	4621      	mov	r1, r4
 8005f76:	024a      	lsls	r2, r1, #9
 8005f78:	4610      	mov	r0, r2
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f7e:	2200      	movs	r2, #0
 8005f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f88:	f7fa fb6e 	bl	8000668 <__aeabi_uldivmod>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4613      	mov	r3, r2
 8005f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f94:	e058      	b.n	8006048 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f96:	4b38      	ldr	r3, [pc, #224]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	099b      	lsrs	r3, r3, #6
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	4611      	mov	r1, r2
 8005fa2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005fa6:	623b      	str	r3, [r7, #32]
 8005fa8:	2300      	movs	r3, #0
 8005faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	f04f 0000 	mov.w	r0, #0
 8005fb8:	f04f 0100 	mov.w	r1, #0
 8005fbc:	0159      	lsls	r1, r3, #5
 8005fbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fc2:	0150      	lsls	r0, r2, #5
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4641      	mov	r1, r8
 8005fca:	ebb2 0a01 	subs.w	sl, r2, r1
 8005fce:	4649      	mov	r1, r9
 8005fd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005fd4:	f04f 0200 	mov.w	r2, #0
 8005fd8:	f04f 0300 	mov.w	r3, #0
 8005fdc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005fe0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005fe4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005fe8:	ebb2 040a 	subs.w	r4, r2, sl
 8005fec:	eb63 050b 	sbc.w	r5, r3, fp
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	00eb      	lsls	r3, r5, #3
 8005ffa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ffe:	00e2      	lsls	r2, r4, #3
 8006000:	4614      	mov	r4, r2
 8006002:	461d      	mov	r5, r3
 8006004:	4643      	mov	r3, r8
 8006006:	18e3      	adds	r3, r4, r3
 8006008:	603b      	str	r3, [r7, #0]
 800600a:	464b      	mov	r3, r9
 800600c:	eb45 0303 	adc.w	r3, r5, r3
 8006010:	607b      	str	r3, [r7, #4]
 8006012:	f04f 0200 	mov.w	r2, #0
 8006016:	f04f 0300 	mov.w	r3, #0
 800601a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800601e:	4629      	mov	r1, r5
 8006020:	028b      	lsls	r3, r1, #10
 8006022:	4621      	mov	r1, r4
 8006024:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006028:	4621      	mov	r1, r4
 800602a:	028a      	lsls	r2, r1, #10
 800602c:	4610      	mov	r0, r2
 800602e:	4619      	mov	r1, r3
 8006030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006032:	2200      	movs	r2, #0
 8006034:	61bb      	str	r3, [r7, #24]
 8006036:	61fa      	str	r2, [r7, #28]
 8006038:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800603c:	f7fa fb14 	bl	8000668 <__aeabi_uldivmod>
 8006040:	4602      	mov	r2, r0
 8006042:	460b      	mov	r3, r1
 8006044:	4613      	mov	r3, r2
 8006046:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006048:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x200>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	0c1b      	lsrs	r3, r3, #16
 800604e:	f003 0303 	and.w	r3, r3, #3
 8006052:	3301      	adds	r3, #1
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006058:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800605a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800605c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006060:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006062:	e002      	b.n	800606a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006064:	4b05      	ldr	r3, [pc, #20]	@ (800607c <HAL_RCC_GetSysClockFreq+0x204>)
 8006066:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800606a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800606c:	4618      	mov	r0, r3
 800606e:	3750      	adds	r7, #80	@ 0x50
 8006070:	46bd      	mov	sp, r7
 8006072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006076:	bf00      	nop
 8006078:	40023800 	.word	0x40023800
 800607c:	00f42400 	.word	0x00f42400
 8006080:	007a1200 	.word	0x007a1200

08006084 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006088:	4b03      	ldr	r3, [pc, #12]	@ (8006098 <HAL_RCC_GetHCLKFreq+0x14>)
 800608a:	681b      	ldr	r3, [r3, #0]
}
 800608c:	4618      	mov	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	2000005c 	.word	0x2000005c

0800609c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060a0:	f7ff fff0 	bl	8006084 <HAL_RCC_GetHCLKFreq>
 80060a4:	4602      	mov	r2, r0
 80060a6:	4b05      	ldr	r3, [pc, #20]	@ (80060bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	0a9b      	lsrs	r3, r3, #10
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	4903      	ldr	r1, [pc, #12]	@ (80060c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060b2:	5ccb      	ldrb	r3, [r1, r3]
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	40023800 	.word	0x40023800
 80060c0:	0800e6ec 	.word	0x0800e6ec

080060c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060c8:	f7ff ffdc 	bl	8006084 <HAL_RCC_GetHCLKFreq>
 80060cc:	4602      	mov	r2, r0
 80060ce:	4b05      	ldr	r3, [pc, #20]	@ (80060e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	0b5b      	lsrs	r3, r3, #13
 80060d4:	f003 0307 	and.w	r3, r3, #7
 80060d8:	4903      	ldr	r1, [pc, #12]	@ (80060e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060da:	5ccb      	ldrb	r3, [r1, r3]
 80060dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	40023800 	.word	0x40023800
 80060e8:	0800e6ec 	.word	0x0800e6ec

080060ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80060f4:	2300      	movs	r3, #0
 80060f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80060f8:	2300      	movs	r3, #0
 80060fa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80060fc:	2300      	movs	r3, #0
 80060fe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006100:	2300      	movs	r3, #0
 8006102:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006104:	2300      	movs	r3, #0
 8006106:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	d012      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006114:	4b69      	ldr	r3, [pc, #420]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	4a68      	ldr	r2, [pc, #416]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800611a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800611e:	6093      	str	r3, [r2, #8]
 8006120:	4b66      	ldr	r3, [pc, #408]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006128:	4964      	ldr	r1, [pc, #400]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800612a:	4313      	orrs	r3, r2
 800612c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006136:	2301      	movs	r3, #1
 8006138:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d017      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006146:	4b5d      	ldr	r3, [pc, #372]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800614c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006154:	4959      	ldr	r1, [pc, #356]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006156:	4313      	orrs	r3, r2
 8006158:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006160:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006164:	d101      	bne.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006166:	2301      	movs	r3, #1
 8006168:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006172:	2301      	movs	r3, #1
 8006174:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d017      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006182:	4b4e      	ldr	r3, [pc, #312]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006184:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006188:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006190:	494a      	ldr	r1, [pc, #296]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006192:	4313      	orrs	r3, r2
 8006194:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061a0:	d101      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80061a2:	2301      	movs	r3, #1
 80061a4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80061ae:	2301      	movs	r3, #1
 80061b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80061be:	2301      	movs	r3, #1
 80061c0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 808b 	beq.w	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061d0:	4b3a      	ldr	r3, [pc, #232]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d4:	4a39      	ldr	r2, [pc, #228]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061da:	6413      	str	r3, [r2, #64]	@ 0x40
 80061dc:	4b37      	ldr	r3, [pc, #220]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e4:	60bb      	str	r3, [r7, #8]
 80061e6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80061e8:	4b35      	ldr	r3, [pc, #212]	@ (80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a34      	ldr	r2, [pc, #208]	@ (80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061f4:	f7fc ffa4 	bl	8003140 <HAL_GetTick>
 80061f8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80061fa:	e008      	b.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061fc:	f7fc ffa0 	bl	8003140 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b64      	cmp	r3, #100	@ 0x64
 8006208:	d901      	bls.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e38f      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800620e:	4b2c      	ldr	r3, [pc, #176]	@ (80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0f0      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800621a:	4b28      	ldr	r3, [pc, #160]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800621c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800621e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006222:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d035      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800622e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	429a      	cmp	r2, r3
 8006236:	d02e      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006238:	4b20      	ldr	r3, [pc, #128]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800623a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006240:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006242:	4b1e      	ldr	r3, [pc, #120]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006246:	4a1d      	ldr	r2, [pc, #116]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800624c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800624e:	4b1b      	ldr	r3, [pc, #108]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006252:	4a1a      	ldr	r2, [pc, #104]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006254:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006258:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800625a:	4a18      	ldr	r2, [pc, #96]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006260:	4b16      	ldr	r3, [pc, #88]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006264:	f003 0301 	and.w	r3, r3, #1
 8006268:	2b01      	cmp	r3, #1
 800626a:	d114      	bne.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800626c:	f7fc ff68 	bl	8003140 <HAL_GetTick>
 8006270:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006272:	e00a      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006274:	f7fc ff64 	bl	8003140 <HAL_GetTick>
 8006278:	4602      	mov	r2, r0
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006282:	4293      	cmp	r3, r2
 8006284:	d901      	bls.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e351      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800628a:	4b0c      	ldr	r3, [pc, #48]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800628c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0ee      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800629e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062a2:	d111      	bne.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80062a4:	4b05      	ldr	r3, [pc, #20]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80062b0:	4b04      	ldr	r3, [pc, #16]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80062b2:	400b      	ands	r3, r1
 80062b4:	4901      	ldr	r1, [pc, #4]	@ (80062bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	608b      	str	r3, [r1, #8]
 80062ba:	e00b      	b.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80062bc:	40023800 	.word	0x40023800
 80062c0:	40007000 	.word	0x40007000
 80062c4:	0ffffcff 	.word	0x0ffffcff
 80062c8:	4bac      	ldr	r3, [pc, #688]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	4aab      	ldr	r2, [pc, #684]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062ce:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80062d2:	6093      	str	r3, [r2, #8]
 80062d4:	4ba9      	ldr	r3, [pc, #676]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062e0:	49a6      	ldr	r1, [pc, #664]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0310 	and.w	r3, r3, #16
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d010      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062f2:	4ba2      	ldr	r3, [pc, #648]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062f8:	4aa0      	ldr	r2, [pc, #640]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006302:	4b9e      	ldr	r3, [pc, #632]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006304:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630c:	499b      	ldr	r1, [pc, #620]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00a      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006320:	4b96      	ldr	r3, [pc, #600]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006326:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800632e:	4993      	ldr	r1, [pc, #588]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006330:	4313      	orrs	r3, r2
 8006332:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006342:	4b8e      	ldr	r3, [pc, #568]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006348:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006350:	498a      	ldr	r1, [pc, #552]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006352:	4313      	orrs	r3, r2
 8006354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00a      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006364:	4b85      	ldr	r3, [pc, #532]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800636a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006372:	4982      	ldr	r1, [pc, #520]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006374:	4313      	orrs	r3, r2
 8006376:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00a      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006386:	4b7d      	ldr	r3, [pc, #500]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800638c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006394:	4979      	ldr	r1, [pc, #484]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006396:	4313      	orrs	r3, r2
 8006398:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00a      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063a8:	4b74      	ldr	r3, [pc, #464]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ae:	f023 0203 	bic.w	r2, r3, #3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b6:	4971      	ldr	r1, [pc, #452]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063ca:	4b6c      	ldr	r3, [pc, #432]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d0:	f023 020c 	bic.w	r2, r3, #12
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063d8:	4968      	ldr	r1, [pc, #416]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00a      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063ec:	4b63      	ldr	r3, [pc, #396]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063f2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063fa:	4960      	ldr	r1, [pc, #384]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063fc:	4313      	orrs	r3, r2
 80063fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800640e:	4b5b      	ldr	r3, [pc, #364]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006414:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641c:	4957      	ldr	r1, [pc, #348]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800641e:	4313      	orrs	r3, r2
 8006420:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00a      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006430:	4b52      	ldr	r3, [pc, #328]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006436:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	494f      	ldr	r1, [pc, #316]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006440:	4313      	orrs	r3, r2
 8006442:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00a      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006452:	4b4a      	ldr	r3, [pc, #296]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006458:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006460:	4946      	ldr	r1, [pc, #280]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d00a      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006474:	4b41      	ldr	r3, [pc, #260]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800647a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006482:	493e      	ldr	r1, [pc, #248]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006484:	4313      	orrs	r3, r2
 8006486:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00a      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006496:	4b39      	ldr	r3, [pc, #228]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800649c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064a4:	4935      	ldr	r1, [pc, #212]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00a      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064b8:	4b30      	ldr	r3, [pc, #192]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064be:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064c6:	492d      	ldr	r1, [pc, #180]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d011      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80064da:	4b28      	ldr	r3, [pc, #160]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064e0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064e8:	4924      	ldr	r1, [pc, #144]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ea:	4313      	orrs	r3, r2
 80064ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064f8:	d101      	bne.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80064fa:	2301      	movs	r3, #1
 80064fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800650a:	2301      	movs	r3, #1
 800650c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00a      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800651a:	4b18      	ldr	r3, [pc, #96]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800651c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006520:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006528:	4914      	ldr	r1, [pc, #80]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800652a:	4313      	orrs	r3, r2
 800652c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00b      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800653c:	4b0f      	ldr	r3, [pc, #60]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006542:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800654c:	490b      	ldr	r1, [pc, #44]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800654e:	4313      	orrs	r3, r2
 8006550:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00f      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006560:	4b06      	ldr	r3, [pc, #24]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006566:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006570:	4902      	ldr	r1, [pc, #8]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006572:	4313      	orrs	r3, r2
 8006574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006578:	e002      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800657a:	bf00      	nop
 800657c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00b      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800658c:	4b8a      	ldr	r3, [pc, #552]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800658e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006592:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800659c:	4986      	ldr	r1, [pc, #536]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80065b0:	4b81      	ldr	r3, [pc, #516]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065b6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065c0:	497d      	ldr	r1, [pc, #500]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d006      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f000 80d6 	beq.w	8006788 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065dc:	4b76      	ldr	r3, [pc, #472]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a75      	ldr	r2, [pc, #468]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065e8:	f7fc fdaa 	bl	8003140 <HAL_GetTick>
 80065ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065ee:	e008      	b.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80065f0:	f7fc fda6 	bl	8003140 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	2b64      	cmp	r3, #100	@ 0x64
 80065fc:	d901      	bls.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e195      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006602:	4b6d      	ldr	r3, [pc, #436]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f0      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d021      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800661e:	2b00      	cmp	r3, #0
 8006620:	d11d      	bne.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006622:	4b65      	ldr	r3, [pc, #404]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006624:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006628:	0c1b      	lsrs	r3, r3, #16
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006630:	4b61      	ldr	r3, [pc, #388]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006632:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006636:	0e1b      	lsrs	r3, r3, #24
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	019a      	lsls	r2, r3, #6
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	041b      	lsls	r3, r3, #16
 8006648:	431a      	orrs	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	061b      	lsls	r3, r3, #24
 800664e:	431a      	orrs	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	071b      	lsls	r3, r3, #28
 8006656:	4958      	ldr	r1, [pc, #352]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006658:	4313      	orrs	r3, r2
 800665a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d004      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800666e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006672:	d00a      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800667c:	2b00      	cmp	r3, #0
 800667e:	d02e      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006684:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006688:	d129      	bne.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800668a:	4b4b      	ldr	r3, [pc, #300]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800668c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006690:	0c1b      	lsrs	r3, r3, #16
 8006692:	f003 0303 	and.w	r3, r3, #3
 8006696:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006698:	4b47      	ldr	r3, [pc, #284]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800669a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800669e:	0f1b      	lsrs	r3, r3, #28
 80066a0:	f003 0307 	and.w	r3, r3, #7
 80066a4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	019a      	lsls	r2, r3, #6
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	041b      	lsls	r3, r3, #16
 80066b0:	431a      	orrs	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	061b      	lsls	r3, r3, #24
 80066b8:	431a      	orrs	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	071b      	lsls	r3, r3, #28
 80066be:	493e      	ldr	r1, [pc, #248]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80066c6:	4b3c      	ldr	r3, [pc, #240]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066cc:	f023 021f 	bic.w	r2, r3, #31
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d4:	3b01      	subs	r3, #1
 80066d6:	4938      	ldr	r1, [pc, #224]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d01d      	beq.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80066ea:	4b33      	ldr	r3, [pc, #204]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066f0:	0e1b      	lsrs	r3, r3, #24
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066f8:	4b2f      	ldr	r3, [pc, #188]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066fe:	0f1b      	lsrs	r3, r3, #28
 8006700:	f003 0307 	and.w	r3, r3, #7
 8006704:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	019a      	lsls	r2, r3, #6
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	041b      	lsls	r3, r3, #16
 8006712:	431a      	orrs	r2, r3
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	061b      	lsls	r3, r3, #24
 8006718:	431a      	orrs	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	071b      	lsls	r3, r3, #28
 800671e:	4926      	ldr	r1, [pc, #152]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006720:	4313      	orrs	r3, r2
 8006722:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d011      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	019a      	lsls	r2, r3, #6
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	041b      	lsls	r3, r3, #16
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	061b      	lsls	r3, r3, #24
 8006746:	431a      	orrs	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	071b      	lsls	r3, r3, #28
 800674e:	491a      	ldr	r1, [pc, #104]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006750:	4313      	orrs	r3, r2
 8006752:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006756:	4b18      	ldr	r3, [pc, #96]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a17      	ldr	r2, [pc, #92]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800675c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006760:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006762:	f7fc fced 	bl	8003140 <HAL_GetTick>
 8006766:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006768:	e008      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800676a:	f7fc fce9 	bl	8003140 <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	2b64      	cmp	r3, #100	@ 0x64
 8006776:	d901      	bls.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e0d8      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800677c:	4b0e      	ldr	r3, [pc, #56]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d0f0      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	2b01      	cmp	r3, #1
 800678c:	f040 80ce 	bne.w	800692c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006790:	4b09      	ldr	r3, [pc, #36]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a08      	ldr	r2, [pc, #32]	@ (80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800679a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800679c:	f7fc fcd0 	bl	8003140 <HAL_GetTick>
 80067a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067a2:	e00b      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80067a4:	f7fc fccc 	bl	8003140 <HAL_GetTick>
 80067a8:	4602      	mov	r2, r0
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	2b64      	cmp	r3, #100	@ 0x64
 80067b0:	d904      	bls.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e0bb      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80067b6:	bf00      	nop
 80067b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067bc:	4b5e      	ldr	r3, [pc, #376]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067c8:	d0ec      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d003      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d009      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d02e      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d12a      	bne.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80067f2:	4b51      	ldr	r3, [pc, #324]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f8:	0c1b      	lsrs	r3, r3, #16
 80067fa:	f003 0303 	and.w	r3, r3, #3
 80067fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006800:	4b4d      	ldr	r3, [pc, #308]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006806:	0f1b      	lsrs	r3, r3, #28
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	019a      	lsls	r2, r3, #6
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	041b      	lsls	r3, r3, #16
 8006818:	431a      	orrs	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	061b      	lsls	r3, r3, #24
 8006820:	431a      	orrs	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	071b      	lsls	r3, r3, #28
 8006826:	4944      	ldr	r1, [pc, #272]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006828:	4313      	orrs	r3, r2
 800682a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800682e:	4b42      	ldr	r3, [pc, #264]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006834:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800683c:	3b01      	subs	r3, #1
 800683e:	021b      	lsls	r3, r3, #8
 8006840:	493d      	ldr	r1, [pc, #244]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006842:	4313      	orrs	r3, r2
 8006844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d022      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006858:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800685c:	d11d      	bne.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800685e:	4b36      	ldr	r3, [pc, #216]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006864:	0e1b      	lsrs	r3, r3, #24
 8006866:	f003 030f 	and.w	r3, r3, #15
 800686a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800686c:	4b32      	ldr	r3, [pc, #200]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800686e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006872:	0f1b      	lsrs	r3, r3, #28
 8006874:	f003 0307 	and.w	r3, r3, #7
 8006878:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	019a      	lsls	r2, r3, #6
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	041b      	lsls	r3, r3, #16
 8006886:	431a      	orrs	r2, r3
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	061b      	lsls	r3, r3, #24
 800688c:	431a      	orrs	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	071b      	lsls	r3, r3, #28
 8006892:	4929      	ldr	r1, [pc, #164]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006894:	4313      	orrs	r3, r2
 8006896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d028      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80068a6:	4b24      	ldr	r3, [pc, #144]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ac:	0e1b      	lsrs	r3, r3, #24
 80068ae:	f003 030f 	and.w	r3, r3, #15
 80068b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80068b4:	4b20      	ldr	r3, [pc, #128]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ba:	0c1b      	lsrs	r3, r3, #16
 80068bc:	f003 0303 	and.w	r3, r3, #3
 80068c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	019a      	lsls	r2, r3, #6
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	041b      	lsls	r3, r3, #16
 80068cc:	431a      	orrs	r2, r3
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	061b      	lsls	r3, r3, #24
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	69db      	ldr	r3, [r3, #28]
 80068d8:	071b      	lsls	r3, r3, #28
 80068da:	4917      	ldr	r1, [pc, #92]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80068e2:	4b15      	ldr	r3, [pc, #84]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f0:	4911      	ldr	r1, [pc, #68]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80068f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a0e      	ldr	r2, [pc, #56]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006902:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006904:	f7fc fc1c 	bl	8003140 <HAL_GetTick>
 8006908:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800690a:	e008      	b.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800690c:	f7fc fc18 	bl	8003140 <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b64      	cmp	r3, #100	@ 0x64
 8006918:	d901      	bls.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e007      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800691e:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800692a:	d1ef      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3720      	adds	r7, #32
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40023800 	.word	0x40023800

0800693c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e09d      	b.n	8006a8a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006952:	2b00      	cmp	r3, #0
 8006954:	d108      	bne.n	8006968 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800695e:	d009      	beq.n	8006974 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	61da      	str	r2, [r3, #28]
 8006966:	e005      	b.n	8006974 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d106      	bne.n	8006994 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7fc f85a 	bl	8002a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069b4:	d902      	bls.n	80069bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	e002      	b.n	80069c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80069bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80069ca:	d007      	beq.n	80069dc <HAL_SPI_Init+0xa0>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069d4:	d002      	beq.n	80069dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069ec:	431a      	orrs	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	431a      	orrs	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	69db      	ldr	r3, [r3, #28]
 8006a10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a14:	431a      	orrs	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1e:	ea42 0103 	orr.w	r1, r2, r3
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a26:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	0c1b      	lsrs	r3, r3, #16
 8006a38:	f003 0204 	and.w	r2, r3, #4
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a40:	f003 0310 	and.w	r3, r3, #16
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a4a:	f003 0308 	and.w	r3, r3, #8
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a58:	ea42 0103 	orr.w	r1, r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69da      	ldr	r2, [r3, #28]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a78:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b088      	sub	sp, #32
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	603b      	str	r3, [r7, #0]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006aa2:	f7fc fb4d 	bl	8003140 <HAL_GetTick>
 8006aa6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006aa8:	88fb      	ldrh	r3, [r7, #6]
 8006aaa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d001      	beq.n	8006abc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e15c      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d002      	beq.n	8006ac8 <HAL_SPI_Transmit+0x36>
 8006ac2:	88fb      	ldrh	r3, [r7, #6]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d101      	bne.n	8006acc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e154      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d101      	bne.n	8006ada <HAL_SPI_Transmit+0x48>
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	e14d      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2203      	movs	r2, #3
 8006ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	68ba      	ldr	r2, [r7, #8]
 8006af4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	88fa      	ldrh	r2, [r7, #6]
 8006afa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	88fa      	ldrh	r2, [r7, #6]
 8006b00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b2c:	d10f      	bne.n	8006b4e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b58:	2b40      	cmp	r3, #64	@ 0x40
 8006b5a:	d007      	beq.n	8006b6c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b74:	d952      	bls.n	8006c1c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d002      	beq.n	8006b84 <HAL_SPI_Transmit+0xf2>
 8006b7e:	8b7b      	ldrh	r3, [r7, #26]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d145      	bne.n	8006c10 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b88:	881a      	ldrh	r2, [r3, #0]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b94:	1c9a      	adds	r2, r3, #2
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ba8:	e032      	b.n	8006c10 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d112      	bne.n	8006bde <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbc:	881a      	ldrh	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc8:	1c9a      	adds	r2, r3, #2
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bdc:	e018      	b.n	8006c10 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bde:	f7fc faaf 	bl	8003140 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d803      	bhi.n	8006bf6 <HAL_SPI_Transmit+0x164>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf4:	d102      	bne.n	8006bfc <HAL_SPI_Transmit+0x16a>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e0b2      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1c7      	bne.n	8006baa <HAL_SPI_Transmit+0x118>
 8006c1a:	e083      	b.n	8006d24 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d002      	beq.n	8006c2a <HAL_SPI_Transmit+0x198>
 8006c24:	8b7b      	ldrh	r3, [r7, #26]
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d177      	bne.n	8006d1a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d912      	bls.n	8006c5a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c38:	881a      	ldrh	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c44:	1c9a      	adds	r2, r3, #2
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	3b02      	subs	r3, #2
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c58:	e05f      	b.n	8006d1a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	330c      	adds	r3, #12
 8006c64:	7812      	ldrb	r2, [r2, #0]
 8006c66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6c:	1c5a      	adds	r2, r3, #1
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006c80:	e04b      	b.n	8006d1a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d12b      	bne.n	8006ce8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d912      	bls.n	8006cc0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c9e:	881a      	ldrh	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006caa:	1c9a      	adds	r2, r3, #2
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	3b02      	subs	r3, #2
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cbe:	e02c      	b.n	8006d1a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	330c      	adds	r3, #12
 8006cca:	7812      	ldrb	r2, [r2, #0]
 8006ccc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd2:	1c5a      	adds	r2, r3, #1
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ce6:	e018      	b.n	8006d1a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ce8:	f7fc fa2a 	bl	8003140 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	683a      	ldr	r2, [r7, #0]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d803      	bhi.n	8006d00 <HAL_SPI_Transmit+0x26e>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfe:	d102      	bne.n	8006d06 <HAL_SPI_Transmit+0x274>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d109      	bne.n	8006d1a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e02d      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1ae      	bne.n	8006c82 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d24:	69fa      	ldr	r2, [r7, #28]
 8006d26:	6839      	ldr	r1, [r7, #0]
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 fe39 	bl	80079a0 <SPI_EndRxTxTransaction>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d002      	beq.n	8006d3a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2220      	movs	r2, #32
 8006d38:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d10a      	bne.n	8006d58 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d42:	2300      	movs	r3, #0
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d001      	beq.n	8006d74 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e000      	b.n	8006d76 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006d74:	2300      	movs	r3, #0
  }
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3720      	adds	r7, #32
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b088      	sub	sp, #32
 8006d82:	af02      	add	r7, sp, #8
 8006d84:	60f8      	str	r0, [r7, #12]
 8006d86:	60b9      	str	r1, [r7, #8]
 8006d88:	603b      	str	r3, [r7, #0]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d001      	beq.n	8006d9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006d9a:	2302      	movs	r3, #2
 8006d9c:	e123      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d002      	beq.n	8006daa <HAL_SPI_Receive+0x2c>
 8006da4:	88fb      	ldrh	r3, [r7, #6]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e11b      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006db6:	d112      	bne.n	8006dde <HAL_SPI_Receive+0x60>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10e      	bne.n	8006dde <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2204      	movs	r2, #4
 8006dc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006dc8:	88fa      	ldrh	r2, [r7, #6]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	68b9      	ldr	r1, [r7, #8]
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 f90a 	bl	8006fee <HAL_SPI_TransmitReceive>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	e103      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dde:	f7fc f9af 	bl	8003140 <HAL_GetTick>
 8006de2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d101      	bne.n	8006df2 <HAL_SPI_Receive+0x74>
 8006dee:	2302      	movs	r3, #2
 8006df0:	e0f9      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2204      	movs	r2, #4
 8006dfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	88fa      	ldrh	r2, [r7, #6]
 8006e12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	88fa      	ldrh	r2, [r7, #6]
 8006e1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e44:	d908      	bls.n	8006e58 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e54:	605a      	str	r2, [r3, #4]
 8006e56:	e007      	b.n	8006e68 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685a      	ldr	r2, [r3, #4]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e66:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e70:	d10f      	bne.n	8006e92 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e90:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e9c:	2b40      	cmp	r3, #64	@ 0x40
 8006e9e:	d007      	beq.n	8006eb0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006eae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006eb8:	d875      	bhi.n	8006fa6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006eba:	e037      	b.n	8006f2c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d117      	bne.n	8006efa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f103 020c 	add.w	r2, r3, #12
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed6:	7812      	ldrb	r2, [r2, #0]
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee0:	1c5a      	adds	r2, r3, #1
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	b29a      	uxth	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006ef8:	e018      	b.n	8006f2c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006efa:	f7fc f921 	bl	8003140 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	683a      	ldr	r2, [r7, #0]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d803      	bhi.n	8006f12 <HAL_SPI_Receive+0x194>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f10:	d102      	bne.n	8006f18 <HAL_SPI_Receive+0x19a>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d109      	bne.n	8006f2c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006f28:	2303      	movs	r3, #3
 8006f2a:	e05c      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1c1      	bne.n	8006ebc <HAL_SPI_Receive+0x13e>
 8006f38:	e03b      	b.n	8006fb2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d115      	bne.n	8006f74 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68da      	ldr	r2, [r3, #12]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f52:	b292      	uxth	r2, r2
 8006f54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5a:	1c9a      	adds	r2, r3, #2
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006f72:	e018      	b.n	8006fa6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f74:	f7fc f8e4 	bl	8003140 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d803      	bhi.n	8006f8c <HAL_SPI_Receive+0x20e>
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8a:	d102      	bne.n	8006f92 <HAL_SPI_Receive+0x214>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d109      	bne.n	8006fa6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2201      	movs	r2, #1
 8006f96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e01f      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1c3      	bne.n	8006f3a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	6839      	ldr	r1, [r7, #0]
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 fc76 	bl	80078a8 <SPI_EndRxTransaction>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d002      	beq.n	8006fc8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e000      	b.n	8006fe6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
  }
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b08a      	sub	sp, #40	@ 0x28
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	60f8      	str	r0, [r7, #12]
 8006ff6:	60b9      	str	r1, [r7, #8]
 8006ff8:	607a      	str	r2, [r7, #4]
 8006ffa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007000:	f7fc f89e 	bl	8003140 <HAL_GetTick>
 8007004:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800700c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007014:	887b      	ldrh	r3, [r7, #2]
 8007016:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007018:	887b      	ldrh	r3, [r7, #2]
 800701a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800701c:	7ffb      	ldrb	r3, [r7, #31]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d00c      	beq.n	800703c <HAL_SPI_TransmitReceive+0x4e>
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007028:	d106      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d102      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x4a>
 8007032:	7ffb      	ldrb	r3, [r7, #31]
 8007034:	2b04      	cmp	r3, #4
 8007036:	d001      	beq.n	800703c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007038:	2302      	movs	r3, #2
 800703a:	e1f3      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d005      	beq.n	800704e <HAL_SPI_TransmitReceive+0x60>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d002      	beq.n	800704e <HAL_SPI_TransmitReceive+0x60>
 8007048:	887b      	ldrh	r3, [r7, #2]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e1e8      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007058:	2b01      	cmp	r3, #1
 800705a:	d101      	bne.n	8007060 <HAL_SPI_TransmitReceive+0x72>
 800705c:	2302      	movs	r3, #2
 800705e:	e1e1      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b04      	cmp	r3, #4
 8007072:	d003      	beq.n	800707c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2205      	movs	r2, #5
 8007078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	887a      	ldrh	r2, [r7, #2]
 800708c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	887a      	ldrh	r2, [r7, #2]
 8007094:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	887a      	ldrh	r2, [r7, #2]
 80070a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	887a      	ldrh	r2, [r7, #2]
 80070a8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070be:	d802      	bhi.n	80070c6 <HAL_SPI_TransmitReceive+0xd8>
 80070c0:	8abb      	ldrh	r3, [r7, #20]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d908      	bls.n	80070d8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070d4:	605a      	str	r2, [r3, #4]
 80070d6:	e007      	b.n	80070e8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070e6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f2:	2b40      	cmp	r3, #64	@ 0x40
 80070f4:	d007      	beq.n	8007106 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007104:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800710e:	f240 8083 	bls.w	8007218 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <HAL_SPI_TransmitReceive+0x132>
 800711a:	8afb      	ldrh	r3, [r7, #22]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d16f      	bne.n	8007200 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007124:	881a      	ldrh	r2, [r3, #0]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007130:	1c9a      	adds	r2, r3, #2
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800713a:	b29b      	uxth	r3, r3
 800713c:	3b01      	subs	r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007144:	e05c      	b.n	8007200 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b02      	cmp	r3, #2
 8007152:	d11b      	bne.n	800718c <HAL_SPI_TransmitReceive+0x19e>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007158:	b29b      	uxth	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d016      	beq.n	800718c <HAL_SPI_TransmitReceive+0x19e>
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	2b01      	cmp	r3, #1
 8007162:	d113      	bne.n	800718c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007168:	881a      	ldrh	r2, [r3, #0]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007174:	1c9a      	adds	r2, r3, #2
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800717e:	b29b      	uxth	r3, r3
 8007180:	3b01      	subs	r3, #1
 8007182:	b29a      	uxth	r2, r3
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007188:	2300      	movs	r3, #0
 800718a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b01      	cmp	r3, #1
 8007198:	d11c      	bne.n	80071d4 <HAL_SPI_TransmitReceive+0x1e6>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d016      	beq.n	80071d4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	68da      	ldr	r2, [r3, #12]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b0:	b292      	uxth	r2, r2
 80071b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b8:	1c9a      	adds	r2, r3, #2
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	3b01      	subs	r3, #1
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071d0:	2301      	movs	r3, #1
 80071d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071d4:	f7fb ffb4 	bl	8003140 <HAL_GetTick>
 80071d8:	4602      	mov	r2, r0
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d80d      	bhi.n	8007200 <HAL_SPI_TransmitReceive+0x212>
 80071e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ea:	d009      	beq.n	8007200 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e111      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007204:	b29b      	uxth	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d19d      	bne.n	8007146 <HAL_SPI_TransmitReceive+0x158>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007210:	b29b      	uxth	r3, r3
 8007212:	2b00      	cmp	r3, #0
 8007214:	d197      	bne.n	8007146 <HAL_SPI_TransmitReceive+0x158>
 8007216:	e0e5      	b.n	80073e4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d003      	beq.n	8007228 <HAL_SPI_TransmitReceive+0x23a>
 8007220:	8afb      	ldrh	r3, [r7, #22]
 8007222:	2b01      	cmp	r3, #1
 8007224:	f040 80d1 	bne.w	80073ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b01      	cmp	r3, #1
 8007230:	d912      	bls.n	8007258 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007236:	881a      	ldrh	r2, [r3, #0]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007242:	1c9a      	adds	r2, r3, #2
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800724c:	b29b      	uxth	r3, r3
 800724e:	3b02      	subs	r3, #2
 8007250:	b29a      	uxth	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007256:	e0b8      	b.n	80073ca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	330c      	adds	r3, #12
 8007262:	7812      	ldrb	r2, [r2, #0]
 8007264:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726a:	1c5a      	adds	r2, r3, #1
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007274:	b29b      	uxth	r3, r3
 8007276:	3b01      	subs	r3, #1
 8007278:	b29a      	uxth	r2, r3
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800727e:	e0a4      	b.n	80073ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b02      	cmp	r3, #2
 800728c:	d134      	bne.n	80072f8 <HAL_SPI_TransmitReceive+0x30a>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007292:	b29b      	uxth	r3, r3
 8007294:	2b00      	cmp	r3, #0
 8007296:	d02f      	beq.n	80072f8 <HAL_SPI_TransmitReceive+0x30a>
 8007298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729a:	2b01      	cmp	r3, #1
 800729c:	d12c      	bne.n	80072f8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d912      	bls.n	80072ce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ac:	881a      	ldrh	r2, [r3, #0]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b8:	1c9a      	adds	r2, r3, #2
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	3b02      	subs	r3, #2
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072cc:	e012      	b.n	80072f4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	330c      	adds	r3, #12
 80072d8:	7812      	ldrb	r2, [r2, #0]
 80072da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	3b01      	subs	r3, #1
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b01      	cmp	r3, #1
 8007304:	d148      	bne.n	8007398 <HAL_SPI_TransmitReceive+0x3aa>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800730c:	b29b      	uxth	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	d042      	beq.n	8007398 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b01      	cmp	r3, #1
 800731c:	d923      	bls.n	8007366 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68da      	ldr	r2, [r3, #12]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007328:	b292      	uxth	r2, r2
 800732a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007330:	1c9a      	adds	r2, r3, #2
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800733c:	b29b      	uxth	r3, r3
 800733e:	3b02      	subs	r3, #2
 8007340:	b29a      	uxth	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800734e:	b29b      	uxth	r3, r3
 8007350:	2b01      	cmp	r3, #1
 8007352:	d81f      	bhi.n	8007394 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007362:	605a      	str	r2, [r3, #4]
 8007364:	e016      	b.n	8007394 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f103 020c 	add.w	r2, r3, #12
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	b2d2      	uxtb	r2, r2
 8007376:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737c:	1c5a      	adds	r2, r3, #1
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007388:	b29b      	uxth	r3, r3
 800738a:	3b01      	subs	r3, #1
 800738c:	b29a      	uxth	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007394:	2301      	movs	r3, #1
 8007396:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007398:	f7fb fed2 	bl	8003140 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d803      	bhi.n	80073b0 <HAL_SPI_TransmitReceive+0x3c2>
 80073a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ae:	d102      	bne.n	80073b6 <HAL_SPI_TransmitReceive+0x3c8>
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d109      	bne.n	80073ca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e02c      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f47f af55 	bne.w	8007280 <HAL_SPI_TransmitReceive+0x292>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073dc:	b29b      	uxth	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f47f af4e 	bne.w	8007280 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073e4:	6a3a      	ldr	r2, [r7, #32]
 80073e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f000 fad9 	bl	80079a0 <SPI_EndRxTxTransaction>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d008      	beq.n	8007406 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2220      	movs	r2, #32
 80073f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e00e      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e000      	b.n	8007424 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007422:	2300      	movs	r3, #0
  }
}
 8007424:	4618      	mov	r0, r3
 8007426:	3728      	adds	r7, #40	@ 0x28
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b088      	sub	sp, #32
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	099b      	lsrs	r3, r3, #6
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10f      	bne.n	8007470 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00a      	beq.n	8007470 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	099b      	lsrs	r3, r3, #6
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b00      	cmp	r3, #0
 8007464:	d004      	beq.n	8007470 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	4798      	blx	r3
    return;
 800746e:	e0d7      	b.n	8007620 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	085b      	lsrs	r3, r3, #1
 8007474:	f003 0301 	and.w	r3, r3, #1
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00a      	beq.n	8007492 <HAL_SPI_IRQHandler+0x66>
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	09db      	lsrs	r3, r3, #7
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b00      	cmp	r3, #0
 8007486:	d004      	beq.n	8007492 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	4798      	blx	r3
    return;
 8007490:	e0c6      	b.n	8007620 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	095b      	lsrs	r3, r3, #5
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d10c      	bne.n	80074b8 <HAL_SPI_IRQHandler+0x8c>
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	099b      	lsrs	r3, r3, #6
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d106      	bne.n	80074b8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	0a1b      	lsrs	r3, r3, #8
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 80b4 	beq.w	8007620 <HAL_SPI_IRQHandler+0x1f4>
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	095b      	lsrs	r3, r3, #5
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f000 80ad 	beq.w	8007620 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	099b      	lsrs	r3, r3, #6
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d023      	beq.n	800751a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d011      	beq.n	8007502 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e2:	f043 0204 	orr.w	r2, r3, #4
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074ea:	2300      	movs	r3, #0
 80074ec:	617b      	str	r3, [r7, #20]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	617b      	str	r3, [r7, #20]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	e00b      	b.n	800751a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007502:	2300      	movs	r3, #0
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	613b      	str	r3, [r7, #16]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	693b      	ldr	r3, [r7, #16]
        return;
 8007518:	e082      	b.n	8007620 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	095b      	lsrs	r3, r3, #5
 800751e:	f003 0301 	and.w	r3, r3, #1
 8007522:	2b00      	cmp	r3, #0
 8007524:	d014      	beq.n	8007550 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800752a:	f043 0201 	orr.w	r2, r3, #1
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007532:	2300      	movs	r3, #0
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	0a1b      	lsrs	r3, r3, #8
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00c      	beq.n	8007576 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007560:	f043 0208 	orr.w	r2, r3, #8
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007568:	2300      	movs	r3, #0
 800756a:	60bb      	str	r3, [r7, #8]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	60bb      	str	r3, [r7, #8]
 8007574:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800757a:	2b00      	cmp	r3, #0
 800757c:	d04f      	beq.n	800761e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800758c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d104      	bne.n	80075aa <HAL_SPI_IRQHandler+0x17e>
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	f003 0301 	and.w	r3, r3, #1
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d034      	beq.n	8007614 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	685a      	ldr	r2, [r3, #4]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f022 0203 	bic.w	r2, r2, #3
 80075b8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d011      	beq.n	80075e6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c6:	4a18      	ldr	r2, [pc, #96]	@ (8007628 <HAL_SPI_IRQHandler+0x1fc>)
 80075c8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fb ff67 	bl	80034a2 <HAL_DMA_Abort_IT>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d005      	beq.n	80075e6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d016      	beq.n	800761c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075f2:	4a0d      	ldr	r2, [pc, #52]	@ (8007628 <HAL_SPI_IRQHandler+0x1fc>)
 80075f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7fb ff51 	bl	80034a2 <HAL_DMA_Abort_IT>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00a      	beq.n	800761c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800760a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007612:	e003      	b.n	800761c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 f809 	bl	800762c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800761a:	e000      	b.n	800761e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800761c:	bf00      	nop
    return;
 800761e:	bf00      	nop
  }
}
 8007620:	3720      	adds	r7, #32
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	08007641 	.word	0x08007641

0800762c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800764c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f7ff ffe5 	bl	800762c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007662:	bf00      	nop
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
	...

0800766c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b088      	sub	sp, #32
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	603b      	str	r3, [r7, #0]
 8007678:	4613      	mov	r3, r2
 800767a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800767c:	f7fb fd60 	bl	8003140 <HAL_GetTick>
 8007680:	4602      	mov	r2, r0
 8007682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007684:	1a9b      	subs	r3, r3, r2
 8007686:	683a      	ldr	r2, [r7, #0]
 8007688:	4413      	add	r3, r2
 800768a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800768c:	f7fb fd58 	bl	8003140 <HAL_GetTick>
 8007690:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007692:	4b39      	ldr	r3, [pc, #228]	@ (8007778 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	015b      	lsls	r3, r3, #5
 8007698:	0d1b      	lsrs	r3, r3, #20
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	fb02 f303 	mul.w	r3, r2, r3
 80076a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076a2:	e055      	b.n	8007750 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076aa:	d051      	beq.n	8007750 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ac:	f7fb fd48 	bl	8003140 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	69fa      	ldr	r2, [r7, #28]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d902      	bls.n	80076c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d13d      	bne.n	800773e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685a      	ldr	r2, [r3, #4]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076da:	d111      	bne.n	8007700 <SPI_WaitFlagStateUntilTimeout+0x94>
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076e4:	d004      	beq.n	80076f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ee:	d107      	bne.n	8007700 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007704:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007708:	d10f      	bne.n	800772a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007718:	601a      	str	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007728:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2200      	movs	r2, #0
 8007736:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e018      	b.n	8007770 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d102      	bne.n	800774a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007744:	2300      	movs	r3, #0
 8007746:	61fb      	str	r3, [r7, #28]
 8007748:	e002      	b.n	8007750 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	3b01      	subs	r3, #1
 800774e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	689a      	ldr	r2, [r3, #8]
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	4013      	ands	r3, r2
 800775a:	68ba      	ldr	r2, [r7, #8]
 800775c:	429a      	cmp	r2, r3
 800775e:	bf0c      	ite	eq
 8007760:	2301      	moveq	r3, #1
 8007762:	2300      	movne	r3, #0
 8007764:	b2db      	uxtb	r3, r3
 8007766:	461a      	mov	r2, r3
 8007768:	79fb      	ldrb	r3, [r7, #7]
 800776a:	429a      	cmp	r2, r3
 800776c:	d19a      	bne.n	80076a4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3720      	adds	r7, #32
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	2000005c 	.word	0x2000005c

0800777c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08a      	sub	sp, #40	@ 0x28
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	607a      	str	r2, [r7, #4]
 8007788:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800778a:	2300      	movs	r3, #0
 800778c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800778e:	f7fb fcd7 	bl	8003140 <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	4413      	add	r3, r2
 800779c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800779e:	f7fb fccf 	bl	8003140 <HAL_GetTick>
 80077a2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	330c      	adds	r3, #12
 80077aa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80077ac:	4b3d      	ldr	r3, [pc, #244]	@ (80078a4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	4613      	mov	r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4413      	add	r3, r2
 80077b6:	00da      	lsls	r2, r3, #3
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	0d1b      	lsrs	r3, r3, #20
 80077bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077be:	fb02 f303 	mul.w	r3, r2, r3
 80077c2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80077c4:	e061      	b.n	800788a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80077cc:	d107      	bne.n	80077de <SPI_WaitFifoStateUntilTimeout+0x62>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d104      	bne.n	80077de <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80077dc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e4:	d051      	beq.n	800788a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077e6:	f7fb fcab 	bl	8003140 <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d902      	bls.n	80077fc <SPI_WaitFifoStateUntilTimeout+0x80>
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d13d      	bne.n	8007878 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800780a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007814:	d111      	bne.n	800783a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800781e:	d004      	beq.n	800782a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007828:	d107      	bne.n	800783a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007838:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007842:	d10f      	bne.n	8007864 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007852:	601a      	str	r2, [r3, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007862:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e011      	b.n	800789c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d102      	bne.n	8007884 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
 8007882:	e002      	b.n	800788a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	3b01      	subs	r3, #1
 8007888:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	4013      	ands	r3, r2
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	429a      	cmp	r2, r3
 8007898:	d195      	bne.n	80077c6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3728      	adds	r7, #40	@ 0x28
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	2000005c 	.word	0x2000005c

080078a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b088      	sub	sp, #32
 80078ac:	af02      	add	r7, sp, #8
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078bc:	d111      	bne.n	80078e2 <SPI_EndRxTransaction+0x3a>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c6:	d004      	beq.n	80078d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078d0:	d107      	bne.n	80078e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078e0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078ea:	d112      	bne.n	8007912 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2200      	movs	r2, #0
 80078f4:	2180      	movs	r1, #128	@ 0x80
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff feb8 	bl	800766c <SPI_WaitFlagStateUntilTimeout>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d021      	beq.n	8007946 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007906:	f043 0220 	orr.w	r2, r3, #32
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e03d      	b.n	800798e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007912:	4b21      	ldr	r3, [pc, #132]	@ (8007998 <SPI_EndRxTransaction+0xf0>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a21      	ldr	r2, [pc, #132]	@ (800799c <SPI_EndRxTransaction+0xf4>)
 8007918:	fba2 2303 	umull	r2, r3, r2, r3
 800791c:	0d5b      	lsrs	r3, r3, #21
 800791e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007922:	fb02 f303 	mul.w	r3, r2, r3
 8007926:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00a      	beq.n	8007944 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	3b01      	subs	r3, #1
 8007932:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800793e:	2b80      	cmp	r3, #128	@ 0x80
 8007940:	d0f2      	beq.n	8007928 <SPI_EndRxTransaction+0x80>
 8007942:	e000      	b.n	8007946 <SPI_EndRxTransaction+0x9e>
        break;
 8007944:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800794e:	d11d      	bne.n	800798c <SPI_EndRxTransaction+0xe4>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007958:	d004      	beq.n	8007964 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007962:	d113      	bne.n	800798c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2200      	movs	r2, #0
 800796c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f7ff ff03 	bl	800777c <SPI_WaitFifoStateUntilTimeout>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d007      	beq.n	800798c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007980:	f043 0220 	orr.w	r2, r3, #32
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007988:	2303      	movs	r3, #3
 800798a:	e000      	b.n	800798e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3718      	adds	r7, #24
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	2000005c 	.word	0x2000005c
 800799c:	165e9f81 	.word	0x165e9f81

080079a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b088      	sub	sp, #32
 80079a4:	af02      	add	r7, sp, #8
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f7ff fedf 	bl	800777c <SPI_WaitFifoStateUntilTimeout>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d007      	beq.n	80079d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c8:	f043 0220 	orr.w	r2, r3, #32
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e046      	b.n	8007a62 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079d4:	4b25      	ldr	r3, [pc, #148]	@ (8007a6c <SPI_EndRxTxTransaction+0xcc>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a25      	ldr	r2, [pc, #148]	@ (8007a70 <SPI_EndRxTxTransaction+0xd0>)
 80079da:	fba2 2303 	umull	r2, r3, r2, r3
 80079de:	0d5b      	lsrs	r3, r3, #21
 80079e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079e4:	fb02 f303 	mul.w	r3, r2, r3
 80079e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079f2:	d112      	bne.n	8007a1a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	9300      	str	r3, [sp, #0]
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2200      	movs	r2, #0
 80079fc:	2180      	movs	r1, #128	@ 0x80
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f7ff fe34 	bl	800766c <SPI_WaitFlagStateUntilTimeout>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d016      	beq.n	8007a38 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a0e:	f043 0220 	orr.w	r2, r3, #32
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e023      	b.n	8007a62 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d00a      	beq.n	8007a36 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	3b01      	subs	r3, #1
 8007a24:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a30:	2b80      	cmp	r3, #128	@ 0x80
 8007a32:	d0f2      	beq.n	8007a1a <SPI_EndRxTxTransaction+0x7a>
 8007a34:	e000      	b.n	8007a38 <SPI_EndRxTxTransaction+0x98>
        break;
 8007a36:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	9300      	str	r3, [sp, #0]
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f7ff fe99 	bl	800777c <SPI_WaitFifoStateUntilTimeout>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d007      	beq.n	8007a60 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a54:	f043 0220 	orr.w	r2, r3, #32
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e000      	b.n	8007a62 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3718      	adds	r7, #24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	2000005c 	.word	0x2000005c
 8007a70:	165e9f81 	.word	0x165e9f81

08007a74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d101      	bne.n	8007a86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	e049      	b.n	8007b1a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d106      	bne.n	8007aa0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7fb f85c 	bl	8002b58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3304      	adds	r3, #4
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	4610      	mov	r0, r2
 8007ab4:	f000 fb7e 	bl	80081b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
	...

08007b24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d109      	bne.n	8007b48 <HAL_TIM_PWM_Start+0x24>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	bf14      	ite	ne
 8007b40:	2301      	movne	r3, #1
 8007b42:	2300      	moveq	r3, #0
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	e03c      	b.n	8007bc2 <HAL_TIM_PWM_Start+0x9e>
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	2b04      	cmp	r3, #4
 8007b4c:	d109      	bne.n	8007b62 <HAL_TIM_PWM_Start+0x3e>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	bf14      	ite	ne
 8007b5a:	2301      	movne	r3, #1
 8007b5c:	2300      	moveq	r3, #0
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	e02f      	b.n	8007bc2 <HAL_TIM_PWM_Start+0x9e>
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b08      	cmp	r3, #8
 8007b66:	d109      	bne.n	8007b7c <HAL_TIM_PWM_Start+0x58>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	bf14      	ite	ne
 8007b74:	2301      	movne	r3, #1
 8007b76:	2300      	moveq	r3, #0
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	e022      	b.n	8007bc2 <HAL_TIM_PWM_Start+0x9e>
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	2b0c      	cmp	r3, #12
 8007b80:	d109      	bne.n	8007b96 <HAL_TIM_PWM_Start+0x72>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	bf14      	ite	ne
 8007b8e:	2301      	movne	r3, #1
 8007b90:	2300      	moveq	r3, #0
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	e015      	b.n	8007bc2 <HAL_TIM_PWM_Start+0x9e>
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	2b10      	cmp	r3, #16
 8007b9a:	d109      	bne.n	8007bb0 <HAL_TIM_PWM_Start+0x8c>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	bf14      	ite	ne
 8007ba8:	2301      	movne	r3, #1
 8007baa:	2300      	moveq	r3, #0
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	e008      	b.n	8007bc2 <HAL_TIM_PWM_Start+0x9e>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	bf14      	ite	ne
 8007bbc:	2301      	movne	r3, #1
 8007bbe:	2300      	moveq	r3, #0
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d001      	beq.n	8007bca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e092      	b.n	8007cf0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d104      	bne.n	8007bda <HAL_TIM_PWM_Start+0xb6>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bd8:	e023      	b.n	8007c22 <HAL_TIM_PWM_Start+0xfe>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b04      	cmp	r3, #4
 8007bde:	d104      	bne.n	8007bea <HAL_TIM_PWM_Start+0xc6>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2202      	movs	r2, #2
 8007be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007be8:	e01b      	b.n	8007c22 <HAL_TIM_PWM_Start+0xfe>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d104      	bne.n	8007bfa <HAL_TIM_PWM_Start+0xd6>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bf8:	e013      	b.n	8007c22 <HAL_TIM_PWM_Start+0xfe>
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b0c      	cmp	r3, #12
 8007bfe:	d104      	bne.n	8007c0a <HAL_TIM_PWM_Start+0xe6>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2202      	movs	r2, #2
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c08:	e00b      	b.n	8007c22 <HAL_TIM_PWM_Start+0xfe>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b10      	cmp	r3, #16
 8007c0e:	d104      	bne.n	8007c1a <HAL_TIM_PWM_Start+0xf6>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2202      	movs	r2, #2
 8007c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c18:	e003      	b.n	8007c22 <HAL_TIM_PWM_Start+0xfe>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2202      	movs	r2, #2
 8007c1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2201      	movs	r2, #1
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 fdc6 	bl	80087bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a30      	ldr	r2, [pc, #192]	@ (8007cf8 <HAL_TIM_PWM_Start+0x1d4>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d004      	beq.n	8007c44 <HAL_TIM_PWM_Start+0x120>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a2f      	ldr	r2, [pc, #188]	@ (8007cfc <HAL_TIM_PWM_Start+0x1d8>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d101      	bne.n	8007c48 <HAL_TIM_PWM_Start+0x124>
 8007c44:	2301      	movs	r3, #1
 8007c46:	e000      	b.n	8007c4a <HAL_TIM_PWM_Start+0x126>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d007      	beq.n	8007c5e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a25      	ldr	r2, [pc, #148]	@ (8007cf8 <HAL_TIM_PWM_Start+0x1d4>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d022      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c70:	d01d      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a22      	ldr	r2, [pc, #136]	@ (8007d00 <HAL_TIM_PWM_Start+0x1dc>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d018      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a20      	ldr	r2, [pc, #128]	@ (8007d04 <HAL_TIM_PWM_Start+0x1e0>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d013      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8007d08 <HAL_TIM_PWM_Start+0x1e4>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d00e      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a19      	ldr	r2, [pc, #100]	@ (8007cfc <HAL_TIM_PWM_Start+0x1d8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d009      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8007d0c <HAL_TIM_PWM_Start+0x1e8>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d004      	beq.n	8007cae <HAL_TIM_PWM_Start+0x18a>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a19      	ldr	r2, [pc, #100]	@ (8007d10 <HAL_TIM_PWM_Start+0x1ec>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d115      	bne.n	8007cda <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689a      	ldr	r2, [r3, #8]
 8007cb4:	4b17      	ldr	r3, [pc, #92]	@ (8007d14 <HAL_TIM_PWM_Start+0x1f0>)
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2b06      	cmp	r3, #6
 8007cbe:	d015      	beq.n	8007cec <HAL_TIM_PWM_Start+0x1c8>
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cc6:	d011      	beq.n	8007cec <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0201 	orr.w	r2, r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cd8:	e008      	b.n	8007cec <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f042 0201 	orr.w	r2, r2, #1
 8007ce8:	601a      	str	r2, [r3, #0]
 8007cea:	e000      	b.n	8007cee <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	40010000 	.word	0x40010000
 8007cfc:	40010400 	.word	0x40010400
 8007d00:	40000400 	.word	0x40000400
 8007d04:	40000800 	.word	0x40000800
 8007d08:	40000c00 	.word	0x40000c00
 8007d0c:	40014000 	.word	0x40014000
 8007d10:	40001800 	.word	0x40001800
 8007d14:	00010007 	.word	0x00010007

08007d18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f003 0302 	and.w	r3, r3, #2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d020      	beq.n	8007d7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f003 0302 	and.w	r3, r3, #2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d01b      	beq.n	8007d7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f06f 0202 	mvn.w	r2, #2
 8007d4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	f003 0303 	and.w	r3, r3, #3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d003      	beq.n	8007d6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 fa08 	bl	8008178 <HAL_TIM_IC_CaptureCallback>
 8007d68:	e005      	b.n	8007d76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 f9fa 	bl	8008164 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 fa0b 	bl	800818c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	f003 0304 	and.w	r3, r3, #4
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d020      	beq.n	8007dc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f003 0304 	and.w	r3, r3, #4
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d01b      	beq.n	8007dc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f06f 0204 	mvn.w	r2, #4
 8007d98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2202      	movs	r2, #2
 8007d9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d003      	beq.n	8007db6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 f9e2 	bl	8008178 <HAL_TIM_IC_CaptureCallback>
 8007db4:	e005      	b.n	8007dc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f9d4 	bl	8008164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f000 f9e5 	bl	800818c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	f003 0308 	and.w	r3, r3, #8
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d020      	beq.n	8007e14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f003 0308 	and.w	r3, r3, #8
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d01b      	beq.n	8007e14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f06f 0208 	mvn.w	r2, #8
 8007de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2204      	movs	r2, #4
 8007dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	69db      	ldr	r3, [r3, #28]
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d003      	beq.n	8007e02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f9bc 	bl	8008178 <HAL_TIM_IC_CaptureCallback>
 8007e00:	e005      	b.n	8007e0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f9ae 	bl	8008164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 f9bf 	bl	800818c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	f003 0310 	and.w	r3, r3, #16
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d020      	beq.n	8007e60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f003 0310 	and.w	r3, r3, #16
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d01b      	beq.n	8007e60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f06f 0210 	mvn.w	r2, #16
 8007e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2208      	movs	r2, #8
 8007e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	69db      	ldr	r3, [r3, #28]
 8007e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d003      	beq.n	8007e4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 f996 	bl	8008178 <HAL_TIM_IC_CaptureCallback>
 8007e4c:	e005      	b.n	8007e5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f988 	bl	8008164 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f999 	bl	800818c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	f003 0301 	and.w	r3, r3, #1
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00c      	beq.n	8007e84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f003 0301 	and.w	r3, r3, #1
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d007      	beq.n	8007e84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f06f 0201 	mvn.w	r2, #1
 8007e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 f966 	bl	8008150 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d104      	bne.n	8007e98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00c      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d007      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 fd43 	bl	8008938 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00c      	beq.n	8007ed6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d007      	beq.n	8007ed6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 fd3b 	bl	800894c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00c      	beq.n	8007efa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d007      	beq.n	8007efa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f000 f953 	bl	80081a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f003 0320 	and.w	r3, r3, #32
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00c      	beq.n	8007f1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f003 0320 	and.w	r3, r3, #32
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d007      	beq.n	8007f1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f06f 0220 	mvn.w	r2, #32
 8007f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fd03 	bl	8008924 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f1e:	bf00      	nop
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
	...

08007f28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	60f8      	str	r0, [r7, #12]
 8007f30:	60b9      	str	r1, [r7, #8]
 8007f32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d101      	bne.n	8007f46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007f42:	2302      	movs	r3, #2
 8007f44:	e0ff      	b.n	8008146 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2b14      	cmp	r3, #20
 8007f52:	f200 80f0 	bhi.w	8008136 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007f56:	a201      	add	r2, pc, #4	@ (adr r2, 8007f5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5c:	08007fb1 	.word	0x08007fb1
 8007f60:	08008137 	.word	0x08008137
 8007f64:	08008137 	.word	0x08008137
 8007f68:	08008137 	.word	0x08008137
 8007f6c:	08007ff1 	.word	0x08007ff1
 8007f70:	08008137 	.word	0x08008137
 8007f74:	08008137 	.word	0x08008137
 8007f78:	08008137 	.word	0x08008137
 8007f7c:	08008033 	.word	0x08008033
 8007f80:	08008137 	.word	0x08008137
 8007f84:	08008137 	.word	0x08008137
 8007f88:	08008137 	.word	0x08008137
 8007f8c:	08008073 	.word	0x08008073
 8007f90:	08008137 	.word	0x08008137
 8007f94:	08008137 	.word	0x08008137
 8007f98:	08008137 	.word	0x08008137
 8007f9c:	080080b5 	.word	0x080080b5
 8007fa0:	08008137 	.word	0x08008137
 8007fa4:	08008137 	.word	0x08008137
 8007fa8:	08008137 	.word	0x08008137
 8007fac:	080080f5 	.word	0x080080f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 f9a2 	bl	8008300 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	699a      	ldr	r2, [r3, #24]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f042 0208 	orr.w	r2, r2, #8
 8007fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	699a      	ldr	r2, [r3, #24]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f022 0204 	bic.w	r2, r2, #4
 8007fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6999      	ldr	r1, [r3, #24]
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	691a      	ldr	r2, [r3, #16]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	430a      	orrs	r2, r1
 8007fec:	619a      	str	r2, [r3, #24]
      break;
 8007fee:	e0a5      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68b9      	ldr	r1, [r7, #8]
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f000 f9f4 	bl	80083e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	699a      	ldr	r2, [r3, #24]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800800a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699a      	ldr	r2, [r3, #24]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800801a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6999      	ldr	r1, [r3, #24]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	021a      	lsls	r2, r3, #8
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	430a      	orrs	r2, r1
 800802e:	619a      	str	r2, [r3, #24]
      break;
 8008030:	e084      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68b9      	ldr	r1, [r7, #8]
 8008038:	4618      	mov	r0, r3
 800803a:	f000 fa4b 	bl	80084d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69da      	ldr	r2, [r3, #28]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f042 0208 	orr.w	r2, r2, #8
 800804c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f022 0204 	bic.w	r2, r2, #4
 800805c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	69d9      	ldr	r1, [r3, #28]
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	691a      	ldr	r2, [r3, #16]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	430a      	orrs	r2, r1
 800806e:	61da      	str	r2, [r3, #28]
      break;
 8008070:	e064      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68b9      	ldr	r1, [r7, #8]
 8008078:	4618      	mov	r0, r3
 800807a:	f000 faa1 	bl	80085c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	69da      	ldr	r2, [r3, #28]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800808c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69da      	ldr	r2, [r3, #28]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800809c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69d9      	ldr	r1, [r3, #28]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	021a      	lsls	r2, r3, #8
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	61da      	str	r2, [r3, #28]
      break;
 80080b2:	e043      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68b9      	ldr	r1, [r7, #8]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 fad8 	bl	8008670 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f042 0208 	orr.w	r2, r2, #8
 80080ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f022 0204 	bic.w	r2, r2, #4
 80080de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	691a      	ldr	r2, [r3, #16]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	430a      	orrs	r2, r1
 80080f0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80080f2:	e023      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68b9      	ldr	r1, [r7, #8]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f000 fb0a 	bl	8008714 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800810e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800811e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	021a      	lsls	r2, r3, #8
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	430a      	orrs	r2, r1
 8008132:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008134:	e002      	b.n	800813c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	75fb      	strb	r3, [r7, #23]
      break;
 800813a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008144:	7dfb      	ldrb	r3, [r7, #23]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3718      	adds	r7, #24
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop

08008150 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008164:	b480      	push	{r7}
 8008166:	b083      	sub	sp, #12
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008194:	bf00      	nop
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081a8:	bf00      	nop
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a43      	ldr	r2, [pc, #268]	@ (80082d4 <TIM_Base_SetConfig+0x120>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d013      	beq.n	80081f4 <TIM_Base_SetConfig+0x40>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081d2:	d00f      	beq.n	80081f4 <TIM_Base_SetConfig+0x40>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a40      	ldr	r2, [pc, #256]	@ (80082d8 <TIM_Base_SetConfig+0x124>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d00b      	beq.n	80081f4 <TIM_Base_SetConfig+0x40>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a3f      	ldr	r2, [pc, #252]	@ (80082dc <TIM_Base_SetConfig+0x128>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d007      	beq.n	80081f4 <TIM_Base_SetConfig+0x40>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a3e      	ldr	r2, [pc, #248]	@ (80082e0 <TIM_Base_SetConfig+0x12c>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d003      	beq.n	80081f4 <TIM_Base_SetConfig+0x40>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a3d      	ldr	r2, [pc, #244]	@ (80082e4 <TIM_Base_SetConfig+0x130>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d108      	bne.n	8008206 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	4313      	orrs	r3, r2
 8008204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a32      	ldr	r2, [pc, #200]	@ (80082d4 <TIM_Base_SetConfig+0x120>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d02b      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008214:	d027      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a2f      	ldr	r2, [pc, #188]	@ (80082d8 <TIM_Base_SetConfig+0x124>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d023      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a2e      	ldr	r2, [pc, #184]	@ (80082dc <TIM_Base_SetConfig+0x128>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d01f      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a2d      	ldr	r2, [pc, #180]	@ (80082e0 <TIM_Base_SetConfig+0x12c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d01b      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a2c      	ldr	r2, [pc, #176]	@ (80082e4 <TIM_Base_SetConfig+0x130>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d017      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a2b      	ldr	r2, [pc, #172]	@ (80082e8 <TIM_Base_SetConfig+0x134>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d013      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a2a      	ldr	r2, [pc, #168]	@ (80082ec <TIM_Base_SetConfig+0x138>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00f      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a29      	ldr	r2, [pc, #164]	@ (80082f0 <TIM_Base_SetConfig+0x13c>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d00b      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a28      	ldr	r2, [pc, #160]	@ (80082f4 <TIM_Base_SetConfig+0x140>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d007      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a27      	ldr	r2, [pc, #156]	@ (80082f8 <TIM_Base_SetConfig+0x144>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d003      	beq.n	8008266 <TIM_Base_SetConfig+0xb2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a26      	ldr	r2, [pc, #152]	@ (80082fc <TIM_Base_SetConfig+0x148>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d108      	bne.n	8008278 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800826c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	4313      	orrs	r3, r2
 8008276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	4313      	orrs	r3, r2
 8008284:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	689a      	ldr	r2, [r3, #8]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a0e      	ldr	r2, [pc, #56]	@ (80082d4 <TIM_Base_SetConfig+0x120>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d003      	beq.n	80082a6 <TIM_Base_SetConfig+0xf2>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a10      	ldr	r2, [pc, #64]	@ (80082e4 <TIM_Base_SetConfig+0x130>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d103      	bne.n	80082ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	691a      	ldr	r2, [r3, #16]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f043 0204 	orr.w	r2, r3, #4
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2201      	movs	r2, #1
 80082be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	601a      	str	r2, [r3, #0]
}
 80082c6:	bf00      	nop
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000
 80082d8:	40000400 	.word	0x40000400
 80082dc:	40000800 	.word	0x40000800
 80082e0:	40000c00 	.word	0x40000c00
 80082e4:	40010400 	.word	0x40010400
 80082e8:	40014000 	.word	0x40014000
 80082ec:	40014400 	.word	0x40014400
 80082f0:	40014800 	.word	0x40014800
 80082f4:	40001800 	.word	0x40001800
 80082f8:	40001c00 	.word	0x40001c00
 80082fc:	40002000 	.word	0x40002000

08008300 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008300:	b480      	push	{r7}
 8008302:	b087      	sub	sp, #28
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	f023 0201 	bic.w	r2, r3, #1
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008328:	68fa      	ldr	r2, [r7, #12]
 800832a:	4b2b      	ldr	r3, [pc, #172]	@ (80083d8 <TIM_OC1_SetConfig+0xd8>)
 800832c:	4013      	ands	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f023 0303 	bic.w	r3, r3, #3
 8008336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	4313      	orrs	r3, r2
 8008340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	f023 0302 	bic.w	r3, r3, #2
 8008348:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	4313      	orrs	r3, r2
 8008352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a21      	ldr	r2, [pc, #132]	@ (80083dc <TIM_OC1_SetConfig+0xdc>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d003      	beq.n	8008364 <TIM_OC1_SetConfig+0x64>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a20      	ldr	r2, [pc, #128]	@ (80083e0 <TIM_OC1_SetConfig+0xe0>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d10c      	bne.n	800837e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	f023 0308 	bic.w	r3, r3, #8
 800836a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	4313      	orrs	r3, r2
 8008374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f023 0304 	bic.w	r3, r3, #4
 800837c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a16      	ldr	r2, [pc, #88]	@ (80083dc <TIM_OC1_SetConfig+0xdc>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d003      	beq.n	800838e <TIM_OC1_SetConfig+0x8e>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a15      	ldr	r2, [pc, #84]	@ (80083e0 <TIM_OC1_SetConfig+0xe0>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d111      	bne.n	80083b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800839c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	693a      	ldr	r2, [r7, #16]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	699b      	ldr	r3, [r3, #24]
 80083ac:	693a      	ldr	r2, [r7, #16]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	685a      	ldr	r2, [r3, #4]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	621a      	str	r2, [r3, #32]
}
 80083cc:	bf00      	nop
 80083ce:	371c      	adds	r7, #28
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	fffeff8f 	.word	0xfffeff8f
 80083dc:	40010000 	.word	0x40010000
 80083e0:	40010400 	.word	0x40010400

080083e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b087      	sub	sp, #28
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a1b      	ldr	r3, [r3, #32]
 80083f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a1b      	ldr	r3, [r3, #32]
 80083f8:	f023 0210 	bic.w	r2, r3, #16
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	4b2e      	ldr	r3, [pc, #184]	@ (80084c8 <TIM_OC2_SetConfig+0xe4>)
 8008410:	4013      	ands	r3, r2
 8008412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800841a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	021b      	lsls	r3, r3, #8
 8008422:	68fa      	ldr	r2, [r7, #12]
 8008424:	4313      	orrs	r3, r2
 8008426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	f023 0320 	bic.w	r3, r3, #32
 800842e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	011b      	lsls	r3, r3, #4
 8008436:	697a      	ldr	r2, [r7, #20]
 8008438:	4313      	orrs	r3, r2
 800843a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a23      	ldr	r2, [pc, #140]	@ (80084cc <TIM_OC2_SetConfig+0xe8>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d003      	beq.n	800844c <TIM_OC2_SetConfig+0x68>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a22      	ldr	r2, [pc, #136]	@ (80084d0 <TIM_OC2_SetConfig+0xec>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d10d      	bne.n	8008468 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	011b      	lsls	r3, r3, #4
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	4313      	orrs	r3, r2
 800845e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008466:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a18      	ldr	r2, [pc, #96]	@ (80084cc <TIM_OC2_SetConfig+0xe8>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d003      	beq.n	8008478 <TIM_OC2_SetConfig+0x94>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a17      	ldr	r2, [pc, #92]	@ (80084d0 <TIM_OC2_SetConfig+0xec>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d113      	bne.n	80084a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800847e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008486:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	693a      	ldr	r2, [r7, #16]
 8008490:	4313      	orrs	r3, r2
 8008492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	699b      	ldr	r3, [r3, #24]
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	693a      	ldr	r2, [r7, #16]
 800849c:	4313      	orrs	r3, r2
 800849e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	621a      	str	r2, [r3, #32]
}
 80084ba:	bf00      	nop
 80084bc:	371c      	adds	r7, #28
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	feff8fff 	.word	0xfeff8fff
 80084cc:	40010000 	.word	0x40010000
 80084d0:	40010400 	.word	0x40010400

080084d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a1b      	ldr	r3, [r3, #32]
 80084e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	69db      	ldr	r3, [r3, #28]
 80084fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	4b2d      	ldr	r3, [pc, #180]	@ (80085b4 <TIM_OC3_SetConfig+0xe0>)
 8008500:	4013      	ands	r3, r2
 8008502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 0303 	bic.w	r3, r3, #3
 800850a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	4313      	orrs	r3, r2
 8008514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800851c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	021b      	lsls	r3, r3, #8
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	4313      	orrs	r3, r2
 8008528:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a22      	ldr	r2, [pc, #136]	@ (80085b8 <TIM_OC3_SetConfig+0xe4>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d003      	beq.n	800853a <TIM_OC3_SetConfig+0x66>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a21      	ldr	r2, [pc, #132]	@ (80085bc <TIM_OC3_SetConfig+0xe8>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d10d      	bne.n	8008556 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	021b      	lsls	r3, r3, #8
 8008548:	697a      	ldr	r2, [r7, #20]
 800854a:	4313      	orrs	r3, r2
 800854c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a17      	ldr	r2, [pc, #92]	@ (80085b8 <TIM_OC3_SetConfig+0xe4>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d003      	beq.n	8008566 <TIM_OC3_SetConfig+0x92>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a16      	ldr	r2, [pc, #88]	@ (80085bc <TIM_OC3_SetConfig+0xe8>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d113      	bne.n	800858e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800856c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	011b      	lsls	r3, r3, #4
 800857c:	693a      	ldr	r2, [r7, #16]
 800857e:	4313      	orrs	r3, r2
 8008580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	699b      	ldr	r3, [r3, #24]
 8008586:	011b      	lsls	r3, r3, #4
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	4313      	orrs	r3, r2
 800858c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	685a      	ldr	r2, [r3, #4]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	621a      	str	r2, [r3, #32]
}
 80085a8:	bf00      	nop
 80085aa:	371c      	adds	r7, #28
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr
 80085b4:	fffeff8f 	.word	0xfffeff8f
 80085b8:	40010000 	.word	0x40010000
 80085bc:	40010400 	.word	0x40010400

080085c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	69db      	ldr	r3, [r3, #28]
 80085e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008664 <TIM_OC4_SetConfig+0xa4>)
 80085ec:	4013      	ands	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	021b      	lsls	r3, r3, #8
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	4313      	orrs	r3, r2
 8008602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800860a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	031b      	lsls	r3, r3, #12
 8008612:	693a      	ldr	r2, [r7, #16]
 8008614:	4313      	orrs	r3, r2
 8008616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a13      	ldr	r2, [pc, #76]	@ (8008668 <TIM_OC4_SetConfig+0xa8>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d003      	beq.n	8008628 <TIM_OC4_SetConfig+0x68>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a12      	ldr	r2, [pc, #72]	@ (800866c <TIM_OC4_SetConfig+0xac>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d109      	bne.n	800863c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800862e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	019b      	lsls	r3, r3, #6
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	4313      	orrs	r3, r2
 800863a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	621a      	str	r2, [r3, #32]
}
 8008656:	bf00      	nop
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	feff8fff 	.word	0xfeff8fff
 8008668:	40010000 	.word	0x40010000
 800866c:	40010400 	.word	0x40010400

08008670 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008670:	b480      	push	{r7}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a1b      	ldr	r3, [r3, #32]
 8008684:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	4b1b      	ldr	r3, [pc, #108]	@ (8008708 <TIM_OC5_SetConfig+0x98>)
 800869c:	4013      	ands	r3, r2
 800869e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80086b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	041b      	lsls	r3, r3, #16
 80086b8:	693a      	ldr	r2, [r7, #16]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a12      	ldr	r2, [pc, #72]	@ (800870c <TIM_OC5_SetConfig+0x9c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d003      	beq.n	80086ce <TIM_OC5_SetConfig+0x5e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a11      	ldr	r2, [pc, #68]	@ (8008710 <TIM_OC5_SetConfig+0xa0>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d109      	bne.n	80086e2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	021b      	lsls	r3, r3, #8
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	685a      	ldr	r2, [r3, #4]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	621a      	str	r2, [r3, #32]
}
 80086fc:	bf00      	nop
 80086fe:	371c      	adds	r7, #28
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr
 8008708:	fffeff8f 	.word	0xfffeff8f
 800870c:	40010000 	.word	0x40010000
 8008710:	40010400 	.word	0x40010400

08008714 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008714:	b480      	push	{r7}
 8008716:	b087      	sub	sp, #28
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6a1b      	ldr	r3, [r3, #32]
 8008722:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800873a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4b1c      	ldr	r3, [pc, #112]	@ (80087b0 <TIM_OC6_SetConfig+0x9c>)
 8008740:	4013      	ands	r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	021b      	lsls	r3, r3, #8
 800874a:	68fa      	ldr	r2, [r7, #12]
 800874c:	4313      	orrs	r3, r2
 800874e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008756:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	051b      	lsls	r3, r3, #20
 800875e:	693a      	ldr	r2, [r7, #16]
 8008760:	4313      	orrs	r3, r2
 8008762:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a13      	ldr	r2, [pc, #76]	@ (80087b4 <TIM_OC6_SetConfig+0xa0>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d003      	beq.n	8008774 <TIM_OC6_SetConfig+0x60>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a12      	ldr	r2, [pc, #72]	@ (80087b8 <TIM_OC6_SetConfig+0xa4>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d109      	bne.n	8008788 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008774:	697b      	ldr	r3, [r7, #20]
 8008776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800877a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	029b      	lsls	r3, r3, #10
 8008782:	697a      	ldr	r2, [r7, #20]
 8008784:	4313      	orrs	r3, r2
 8008786:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	621a      	str	r2, [r3, #32]
}
 80087a2:	bf00      	nop
 80087a4:	371c      	adds	r7, #28
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	feff8fff 	.word	0xfeff8fff
 80087b4:	40010000 	.word	0x40010000
 80087b8:	40010400 	.word	0x40010400

080087bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	f003 031f 	and.w	r3, r3, #31
 80087ce:	2201      	movs	r2, #1
 80087d0:	fa02 f303 	lsl.w	r3, r2, r3
 80087d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6a1a      	ldr	r2, [r3, #32]
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	43db      	mvns	r3, r3
 80087de:	401a      	ands	r2, r3
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6a1a      	ldr	r2, [r3, #32]
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f003 031f 	and.w	r3, r3, #31
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	fa01 f303 	lsl.w	r3, r1, r3
 80087f4:	431a      	orrs	r2, r3
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	621a      	str	r2, [r3, #32]
}
 80087fa:	bf00      	nop
 80087fc:	371c      	adds	r7, #28
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr
	...

08008808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008808:	b480      	push	{r7}
 800880a:	b085      	sub	sp, #20
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008818:	2b01      	cmp	r3, #1
 800881a:	d101      	bne.n	8008820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800881c:	2302      	movs	r3, #2
 800881e:	e06d      	b.n	80088fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2202      	movs	r2, #2
 800882c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a30      	ldr	r2, [pc, #192]	@ (8008908 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d004      	beq.n	8008854 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a2f      	ldr	r2, [pc, #188]	@ (800890c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d108      	bne.n	8008866 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800885a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	4313      	orrs	r3, r2
 8008864:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800886c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68fa      	ldr	r2, [r7, #12]
 8008874:	4313      	orrs	r3, r2
 8008876:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a20      	ldr	r2, [pc, #128]	@ (8008908 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d022      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008892:	d01d      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a1d      	ldr	r2, [pc, #116]	@ (8008910 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d018      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a1c      	ldr	r2, [pc, #112]	@ (8008914 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d013      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008918 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d00e      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a15      	ldr	r2, [pc, #84]	@ (800890c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d009      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a16      	ldr	r2, [pc, #88]	@ (800891c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d004      	beq.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a15      	ldr	r2, [pc, #84]	@ (8008920 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d10c      	bne.n	80088ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	68ba      	ldr	r2, [r7, #8]
 80088de:	4313      	orrs	r3, r2
 80088e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr
 8008908:	40010000 	.word	0x40010000
 800890c:	40010400 	.word	0x40010400
 8008910:	40000400 	.word	0x40000400
 8008914:	40000800 	.word	0x40000800
 8008918:	40000c00 	.word	0x40000c00
 800891c:	40014000 	.word	0x40014000
 8008920:	40001800 	.word	0x40001800

08008924 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e040      	b.n	80089f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008976:	2b00      	cmp	r3, #0
 8008978:	d106      	bne.n	8008988 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f7fa f946 	bl	8002c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2224      	movs	r2, #36	@ 0x24
 800898c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f022 0201 	bic.w	r2, r2, #1
 800899c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d002      	beq.n	80089ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 fe86 	bl	80096b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f000 fc1f 	bl	80091f0 <UART_SetConfig>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d101      	bne.n	80089bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e01b      	b.n	80089f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	685a      	ldr	r2, [r3, #4]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80089ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	689a      	ldr	r2, [r3, #8]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80089da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f042 0201 	orr.w	r2, r2, #1
 80089ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 ff05 	bl	80097fc <UART_CheckIdleState>
 80089f2:	4603      	mov	r3, r0
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3708      	adds	r7, #8
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	@ 0x28
 8008a00:	af02      	add	r7, sp, #8
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	603b      	str	r3, [r7, #0]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a10:	2b20      	cmp	r3, #32
 8008a12:	d177      	bne.n	8008b04 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d002      	beq.n	8008a20 <HAL_UART_Transmit+0x24>
 8008a1a:	88fb      	ldrh	r3, [r7, #6]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d101      	bne.n	8008a24 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e070      	b.n	8008b06 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2221      	movs	r2, #33	@ 0x21
 8008a30:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a32:	f7fa fb85 	bl	8003140 <HAL_GetTick>
 8008a36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	88fa      	ldrh	r2, [r7, #6]
 8008a3c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	88fa      	ldrh	r2, [r7, #6]
 8008a44:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a50:	d108      	bne.n	8008a64 <HAL_UART_Transmit+0x68>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d104      	bne.n	8008a64 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	61bb      	str	r3, [r7, #24]
 8008a62:	e003      	b.n	8008a6c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a6c:	e02f      	b.n	8008ace <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	2200      	movs	r2, #0
 8008a76:	2180      	movs	r1, #128	@ 0x80
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 ff67 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d004      	beq.n	8008a8e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2220      	movs	r2, #32
 8008a88:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e03b      	b.n	8008b06 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10b      	bne.n	8008aac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	881b      	ldrh	r3, [r3, #0]
 8008a98:	461a      	mov	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008aa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	3302      	adds	r3, #2
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	e007      	b.n	8008abc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d1c9      	bne.n	8008a6e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	9300      	str	r3, [sp, #0]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	2140      	movs	r1, #64	@ 0x40
 8008ae4:	68f8      	ldr	r0, [r7, #12]
 8008ae6:	f000 ff31 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d004      	beq.n	8008afa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2220      	movs	r2, #32
 8008af4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e005      	b.n	8008b06 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2220      	movs	r2, #32
 8008afe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008b00:	2300      	movs	r3, #0
 8008b02:	e000      	b.n	8008b06 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008b04:	2302      	movs	r3, #2
  }
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3720      	adds	r7, #32
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b08a      	sub	sp, #40	@ 0x28
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	60f8      	str	r0, [r7, #12]
 8008b16:	60b9      	str	r1, [r7, #8]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b22:	2b20      	cmp	r3, #32
 8008b24:	d132      	bne.n	8008b8c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d002      	beq.n	8008b32 <HAL_UART_Receive_IT+0x24>
 8008b2c:	88fb      	ldrh	r3, [r7, #6]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	e02b      	b.n	8008b8e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d018      	beq.n	8008b7c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	e853 3f00 	ldrex	r3, [r3]
 8008b56:	613b      	str	r3, [r7, #16]
   return(result);
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	461a      	mov	r2, r3
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	623b      	str	r3, [r7, #32]
 8008b6a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b6c:	69f9      	ldr	r1, [r7, #28]
 8008b6e:	6a3a      	ldr	r2, [r7, #32]
 8008b70:	e841 2300 	strex	r3, r2, [r1]
 8008b74:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1e6      	bne.n	8008b4a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008b7c:	88fb      	ldrh	r3, [r7, #6]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	68b9      	ldr	r1, [r7, #8]
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f000 ff50 	bl	8009a28 <UART_Start_Receive_IT>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	e000      	b.n	8008b8e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8008b8c:	2302      	movs	r3, #2
  }
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3728      	adds	r7, #40	@ 0x28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
	...

08008b98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b0ba      	sub	sp, #232	@ 0xe8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008bcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d115      	bne.n	8008c00 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd8:	f003 0320 	and.w	r3, r3, #32
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00f      	beq.n	8008c00 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008be4:	f003 0320 	and.w	r3, r3, #32
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d009      	beq.n	8008c00 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 82c6 	beq.w	8009182 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	4798      	blx	r3
      }
      return;
 8008bfe:	e2c0      	b.n	8009182 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 8117 	beq.w	8008e38 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008c0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d106      	bne.n	8008c24 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008c16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c1a:	4b85      	ldr	r3, [pc, #532]	@ (8008e30 <HAL_UART_IRQHandler+0x298>)
 8008c1c:	4013      	ands	r3, r2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	f000 810a 	beq.w	8008e38 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c28:	f003 0301 	and.w	r3, r3, #1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d011      	beq.n	8008c54 <HAL_UART_IRQHandler+0xbc>
 8008c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d00b      	beq.n	8008c54 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2201      	movs	r2, #1
 8008c42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c4a:	f043 0201 	orr.w	r2, r3, #1
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c58:	f003 0302 	and.w	r3, r3, #2
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d011      	beq.n	8008c84 <HAL_UART_IRQHandler+0xec>
 8008c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c64:	f003 0301 	and.w	r3, r3, #1
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00b      	beq.n	8008c84 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2202      	movs	r2, #2
 8008c72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c7a:	f043 0204 	orr.w	r2, r3, #4
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c88:	f003 0304 	and.w	r3, r3, #4
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d011      	beq.n	8008cb4 <HAL_UART_IRQHandler+0x11c>
 8008c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c94:	f003 0301 	and.w	r3, r3, #1
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00b      	beq.n	8008cb4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	2204      	movs	r2, #4
 8008ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008caa:	f043 0202 	orr.w	r2, r3, #2
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cb8:	f003 0308 	and.w	r3, r3, #8
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d017      	beq.n	8008cf0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cc4:	f003 0320 	and.w	r3, r3, #32
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d105      	bne.n	8008cd8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cd0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d00b      	beq.n	8008cf0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2208      	movs	r2, #8
 8008cde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ce6:	f043 0208 	orr.w	r2, r3, #8
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d012      	beq.n	8008d22 <HAL_UART_IRQHandler+0x18a>
 8008cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00c      	beq.n	8008d22 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d18:	f043 0220 	orr.w	r2, r3, #32
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f000 822c 	beq.w	8009186 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d32:	f003 0320 	and.w	r3, r3, #32
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00d      	beq.n	8008d56 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d3e:	f003 0320 	and.w	r3, r3, #32
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d007      	beq.n	8008d56 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d003      	beq.n	8008d56 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6a:	2b40      	cmp	r3, #64	@ 0x40
 8008d6c:	d005      	beq.n	8008d7a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d04f      	beq.n	8008e1a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 ff1a 	bl	8009bb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d8a:	2b40      	cmp	r3, #64	@ 0x40
 8008d8c:	d141      	bne.n	8008e12 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	3308      	adds	r3, #8
 8008d94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d9c:	e853 3f00 	ldrex	r3, [r3]
 8008da0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008da4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3308      	adds	r3, #8
 8008db6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008dba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008dca:	e841 2300 	strex	r3, r2, [r1]
 8008dce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1d9      	bne.n	8008d8e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d013      	beq.n	8008e0a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008de6:	4a13      	ldr	r2, [pc, #76]	@ (8008e34 <HAL_UART_IRQHandler+0x29c>)
 8008de8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dee:	4618      	mov	r0, r3
 8008df0:	f7fa fb57 	bl	80034a2 <HAL_DMA_Abort_IT>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d017      	beq.n	8008e2a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008e04:	4610      	mov	r0, r2
 8008e06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e08:	e00f      	b.n	8008e2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 f9d0 	bl	80091b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e10:	e00b      	b.n	8008e2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 f9cc 	bl	80091b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e18:	e007      	b.n	8008e2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 f9c8 	bl	80091b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008e28:	e1ad      	b.n	8009186 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e2a:	bf00      	nop
    return;
 8008e2c:	e1ab      	b.n	8009186 <HAL_UART_IRQHandler+0x5ee>
 8008e2e:	bf00      	nop
 8008e30:	04000120 	.word	0x04000120
 8008e34:	08009c7d 	.word	0x08009c7d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	f040 8166 	bne.w	800910e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e46:	f003 0310 	and.w	r3, r3, #16
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f000 815f 	beq.w	800910e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e54:	f003 0310 	and.w	r3, r3, #16
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	f000 8158 	beq.w	800910e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2210      	movs	r2, #16
 8008e64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e70:	2b40      	cmp	r3, #64	@ 0x40
 8008e72:	f040 80d0 	bne.w	8009016 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e82:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f000 80ab 	beq.w	8008fe2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e96:	429a      	cmp	r2, r3
 8008e98:	f080 80a3 	bcs.w	8008fe2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ea2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eaa:	69db      	ldr	r3, [r3, #28]
 8008eac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eb0:	f000 8086 	beq.w	8008fc0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ebc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ec0:	e853 3f00 	ldrex	r3, [r3]
 8008ec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ec8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ed0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ee2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008eea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008eee:	e841 2300 	strex	r3, r2, [r1]
 8008ef2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1da      	bne.n	8008eb4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	3308      	adds	r3, #8
 8008f04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f08:	e853 3f00 	ldrex	r3, [r3]
 8008f0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f10:	f023 0301 	bic.w	r3, r3, #1
 8008f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	3308      	adds	r3, #8
 8008f1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f2e:	e841 2300 	strex	r3, r2, [r1]
 8008f32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1e1      	bne.n	8008efe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	3308      	adds	r3, #8
 8008f40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f44:	e853 3f00 	ldrex	r3, [r3]
 8008f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	3308      	adds	r3, #8
 8008f5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f66:	e841 2300 	strex	r3, r2, [r1]
 8008f6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1e3      	bne.n	8008f3a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2220      	movs	r2, #32
 8008f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f88:	e853 3f00 	ldrex	r3, [r3]
 8008f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f90:	f023 0310 	bic.w	r3, r3, #16
 8008f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fa4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008fa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008faa:	e841 2300 	strex	r3, r2, [r1]
 8008fae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d1e4      	bne.n	8008f80 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7fa fa01 	bl	80033c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	1ad3      	subs	r3, r2, r3
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f8f2 	bl	80091c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008fe0:	e0d3      	b.n	800918a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008fe8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fec:	429a      	cmp	r2, r3
 8008fee:	f040 80cc 	bne.w	800918a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ff6:	69db      	ldr	r3, [r3, #28]
 8008ff8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ffc:	f040 80c5 	bne.w	800918a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2202      	movs	r2, #2
 8009004:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800900c:	4619      	mov	r1, r3
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 f8d8 	bl	80091c4 <HAL_UARTEx_RxEventCallback>
      return;
 8009014:	e0b9      	b.n	800918a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009022:	b29b      	uxth	r3, r3
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009030:	b29b      	uxth	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	f000 80ab 	beq.w	800918e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8009038:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800903c:	2b00      	cmp	r3, #0
 800903e:	f000 80a6 	beq.w	800918e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800904a:	e853 3f00 	ldrex	r3, [r3]
 800904e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009052:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009056:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	461a      	mov	r2, r3
 8009060:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009064:	647b      	str	r3, [r7, #68]	@ 0x44
 8009066:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009068:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800906a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800906c:	e841 2300 	strex	r3, r2, [r1]
 8009070:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1e4      	bne.n	8009042 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3308      	adds	r3, #8
 800907e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	e853 3f00 	ldrex	r3, [r3]
 8009086:	623b      	str	r3, [r7, #32]
   return(result);
 8009088:	6a3b      	ldr	r3, [r7, #32]
 800908a:	f023 0301 	bic.w	r3, r3, #1
 800908e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3308      	adds	r3, #8
 8009098:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800909c:	633a      	str	r2, [r7, #48]	@ 0x30
 800909e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090a4:	e841 2300 	strex	r3, r2, [r1]
 80090a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d1e3      	bne.n	8009078 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2220      	movs	r2, #32
 80090b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	e853 3f00 	ldrex	r3, [r3]
 80090d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f023 0310 	bic.w	r3, r3, #16
 80090d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	461a      	mov	r2, r3
 80090e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	69b9      	ldr	r1, [r7, #24]
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	617b      	str	r3, [r7, #20]
   return(result);
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e4      	bne.n	80090c4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2202      	movs	r2, #2
 80090fe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009100:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f85c 	bl	80091c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800910c:	e03f      	b.n	800918e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800910e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009112:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00e      	beq.n	8009138 <HAL_UART_IRQHandler+0x5a0>
 800911a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800911e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009122:	2b00      	cmp	r3, #0
 8009124:	d008      	beq.n	8009138 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800912e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 f853 	bl	80091dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009136:	e02d      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800913c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00e      	beq.n	8009162 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914c:	2b00      	cmp	r3, #0
 800914e:	d008      	beq.n	8009162 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009154:	2b00      	cmp	r3, #0
 8009156:	d01c      	beq.n	8009192 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	4798      	blx	r3
    }
    return;
 8009160:	e017      	b.n	8009192 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800916a:	2b00      	cmp	r3, #0
 800916c:	d012      	beq.n	8009194 <HAL_UART_IRQHandler+0x5fc>
 800916e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00c      	beq.n	8009194 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fd90 	bl	8009ca0 <UART_EndTransmit_IT>
    return;
 8009180:	e008      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
      return;
 8009182:	bf00      	nop
 8009184:	e006      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
    return;
 8009186:	bf00      	nop
 8009188:	e004      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
      return;
 800918a:	bf00      	nop
 800918c:	e002      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
      return;
 800918e:	bf00      	nop
 8009190:	e000      	b.n	8009194 <HAL_UART_IRQHandler+0x5fc>
    return;
 8009192:	bf00      	nop
  }

}
 8009194:	37e8      	adds	r7, #232	@ 0xe8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop

0800919c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80091a4:	bf00      	nop
 80091a6:	370c      	adds	r7, #12
 80091a8:	46bd      	mov	sp, r7
 80091aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ae:	4770      	bx	lr

080091b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80091b8:	bf00      	nop
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	460b      	mov	r3, r1
 80091ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80091e4:	bf00      	nop
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b088      	sub	sp, #32
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80091f8:	2300      	movs	r3, #0
 80091fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	689a      	ldr	r2, [r3, #8]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	431a      	orrs	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	69db      	ldr	r3, [r3, #28]
 8009210:	4313      	orrs	r3, r2
 8009212:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	4ba6      	ldr	r3, [pc, #664]	@ (80094b4 <UART_SetConfig+0x2c4>)
 800921c:	4013      	ands	r3, r2
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	6812      	ldr	r2, [r2, #0]
 8009222:	6979      	ldr	r1, [r7, #20]
 8009224:	430b      	orrs	r3, r1
 8009226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	699b      	ldr	r3, [r3, #24]
 8009242:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a1b      	ldr	r3, [r3, #32]
 8009248:	697a      	ldr	r2, [r7, #20]
 800924a:	4313      	orrs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	430a      	orrs	r2, r1
 8009260:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a94      	ldr	r2, [pc, #592]	@ (80094b8 <UART_SetConfig+0x2c8>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d120      	bne.n	80092ae <UART_SetConfig+0xbe>
 800926c:	4b93      	ldr	r3, [pc, #588]	@ (80094bc <UART_SetConfig+0x2cc>)
 800926e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009272:	f003 0303 	and.w	r3, r3, #3
 8009276:	2b03      	cmp	r3, #3
 8009278:	d816      	bhi.n	80092a8 <UART_SetConfig+0xb8>
 800927a:	a201      	add	r2, pc, #4	@ (adr r2, 8009280 <UART_SetConfig+0x90>)
 800927c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009280:	08009291 	.word	0x08009291
 8009284:	0800929d 	.word	0x0800929d
 8009288:	08009297 	.word	0x08009297
 800928c:	080092a3 	.word	0x080092a3
 8009290:	2301      	movs	r3, #1
 8009292:	77fb      	strb	r3, [r7, #31]
 8009294:	e150      	b.n	8009538 <UART_SetConfig+0x348>
 8009296:	2302      	movs	r3, #2
 8009298:	77fb      	strb	r3, [r7, #31]
 800929a:	e14d      	b.n	8009538 <UART_SetConfig+0x348>
 800929c:	2304      	movs	r3, #4
 800929e:	77fb      	strb	r3, [r7, #31]
 80092a0:	e14a      	b.n	8009538 <UART_SetConfig+0x348>
 80092a2:	2308      	movs	r3, #8
 80092a4:	77fb      	strb	r3, [r7, #31]
 80092a6:	e147      	b.n	8009538 <UART_SetConfig+0x348>
 80092a8:	2310      	movs	r3, #16
 80092aa:	77fb      	strb	r3, [r7, #31]
 80092ac:	e144      	b.n	8009538 <UART_SetConfig+0x348>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a83      	ldr	r2, [pc, #524]	@ (80094c0 <UART_SetConfig+0x2d0>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d132      	bne.n	800931e <UART_SetConfig+0x12e>
 80092b8:	4b80      	ldr	r3, [pc, #512]	@ (80094bc <UART_SetConfig+0x2cc>)
 80092ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092be:	f003 030c 	and.w	r3, r3, #12
 80092c2:	2b0c      	cmp	r3, #12
 80092c4:	d828      	bhi.n	8009318 <UART_SetConfig+0x128>
 80092c6:	a201      	add	r2, pc, #4	@ (adr r2, 80092cc <UART_SetConfig+0xdc>)
 80092c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092cc:	08009301 	.word	0x08009301
 80092d0:	08009319 	.word	0x08009319
 80092d4:	08009319 	.word	0x08009319
 80092d8:	08009319 	.word	0x08009319
 80092dc:	0800930d 	.word	0x0800930d
 80092e0:	08009319 	.word	0x08009319
 80092e4:	08009319 	.word	0x08009319
 80092e8:	08009319 	.word	0x08009319
 80092ec:	08009307 	.word	0x08009307
 80092f0:	08009319 	.word	0x08009319
 80092f4:	08009319 	.word	0x08009319
 80092f8:	08009319 	.word	0x08009319
 80092fc:	08009313 	.word	0x08009313
 8009300:	2300      	movs	r3, #0
 8009302:	77fb      	strb	r3, [r7, #31]
 8009304:	e118      	b.n	8009538 <UART_SetConfig+0x348>
 8009306:	2302      	movs	r3, #2
 8009308:	77fb      	strb	r3, [r7, #31]
 800930a:	e115      	b.n	8009538 <UART_SetConfig+0x348>
 800930c:	2304      	movs	r3, #4
 800930e:	77fb      	strb	r3, [r7, #31]
 8009310:	e112      	b.n	8009538 <UART_SetConfig+0x348>
 8009312:	2308      	movs	r3, #8
 8009314:	77fb      	strb	r3, [r7, #31]
 8009316:	e10f      	b.n	8009538 <UART_SetConfig+0x348>
 8009318:	2310      	movs	r3, #16
 800931a:	77fb      	strb	r3, [r7, #31]
 800931c:	e10c      	b.n	8009538 <UART_SetConfig+0x348>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a68      	ldr	r2, [pc, #416]	@ (80094c4 <UART_SetConfig+0x2d4>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d120      	bne.n	800936a <UART_SetConfig+0x17a>
 8009328:	4b64      	ldr	r3, [pc, #400]	@ (80094bc <UART_SetConfig+0x2cc>)
 800932a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800932e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009332:	2b30      	cmp	r3, #48	@ 0x30
 8009334:	d013      	beq.n	800935e <UART_SetConfig+0x16e>
 8009336:	2b30      	cmp	r3, #48	@ 0x30
 8009338:	d814      	bhi.n	8009364 <UART_SetConfig+0x174>
 800933a:	2b20      	cmp	r3, #32
 800933c:	d009      	beq.n	8009352 <UART_SetConfig+0x162>
 800933e:	2b20      	cmp	r3, #32
 8009340:	d810      	bhi.n	8009364 <UART_SetConfig+0x174>
 8009342:	2b00      	cmp	r3, #0
 8009344:	d002      	beq.n	800934c <UART_SetConfig+0x15c>
 8009346:	2b10      	cmp	r3, #16
 8009348:	d006      	beq.n	8009358 <UART_SetConfig+0x168>
 800934a:	e00b      	b.n	8009364 <UART_SetConfig+0x174>
 800934c:	2300      	movs	r3, #0
 800934e:	77fb      	strb	r3, [r7, #31]
 8009350:	e0f2      	b.n	8009538 <UART_SetConfig+0x348>
 8009352:	2302      	movs	r3, #2
 8009354:	77fb      	strb	r3, [r7, #31]
 8009356:	e0ef      	b.n	8009538 <UART_SetConfig+0x348>
 8009358:	2304      	movs	r3, #4
 800935a:	77fb      	strb	r3, [r7, #31]
 800935c:	e0ec      	b.n	8009538 <UART_SetConfig+0x348>
 800935e:	2308      	movs	r3, #8
 8009360:	77fb      	strb	r3, [r7, #31]
 8009362:	e0e9      	b.n	8009538 <UART_SetConfig+0x348>
 8009364:	2310      	movs	r3, #16
 8009366:	77fb      	strb	r3, [r7, #31]
 8009368:	e0e6      	b.n	8009538 <UART_SetConfig+0x348>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a56      	ldr	r2, [pc, #344]	@ (80094c8 <UART_SetConfig+0x2d8>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d120      	bne.n	80093b6 <UART_SetConfig+0x1c6>
 8009374:	4b51      	ldr	r3, [pc, #324]	@ (80094bc <UART_SetConfig+0x2cc>)
 8009376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800937a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800937e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009380:	d013      	beq.n	80093aa <UART_SetConfig+0x1ba>
 8009382:	2bc0      	cmp	r3, #192	@ 0xc0
 8009384:	d814      	bhi.n	80093b0 <UART_SetConfig+0x1c0>
 8009386:	2b80      	cmp	r3, #128	@ 0x80
 8009388:	d009      	beq.n	800939e <UART_SetConfig+0x1ae>
 800938a:	2b80      	cmp	r3, #128	@ 0x80
 800938c:	d810      	bhi.n	80093b0 <UART_SetConfig+0x1c0>
 800938e:	2b00      	cmp	r3, #0
 8009390:	d002      	beq.n	8009398 <UART_SetConfig+0x1a8>
 8009392:	2b40      	cmp	r3, #64	@ 0x40
 8009394:	d006      	beq.n	80093a4 <UART_SetConfig+0x1b4>
 8009396:	e00b      	b.n	80093b0 <UART_SetConfig+0x1c0>
 8009398:	2300      	movs	r3, #0
 800939a:	77fb      	strb	r3, [r7, #31]
 800939c:	e0cc      	b.n	8009538 <UART_SetConfig+0x348>
 800939e:	2302      	movs	r3, #2
 80093a0:	77fb      	strb	r3, [r7, #31]
 80093a2:	e0c9      	b.n	8009538 <UART_SetConfig+0x348>
 80093a4:	2304      	movs	r3, #4
 80093a6:	77fb      	strb	r3, [r7, #31]
 80093a8:	e0c6      	b.n	8009538 <UART_SetConfig+0x348>
 80093aa:	2308      	movs	r3, #8
 80093ac:	77fb      	strb	r3, [r7, #31]
 80093ae:	e0c3      	b.n	8009538 <UART_SetConfig+0x348>
 80093b0:	2310      	movs	r3, #16
 80093b2:	77fb      	strb	r3, [r7, #31]
 80093b4:	e0c0      	b.n	8009538 <UART_SetConfig+0x348>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a44      	ldr	r2, [pc, #272]	@ (80094cc <UART_SetConfig+0x2dc>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d125      	bne.n	800940c <UART_SetConfig+0x21c>
 80093c0:	4b3e      	ldr	r3, [pc, #248]	@ (80094bc <UART_SetConfig+0x2cc>)
 80093c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093ce:	d017      	beq.n	8009400 <UART_SetConfig+0x210>
 80093d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093d4:	d817      	bhi.n	8009406 <UART_SetConfig+0x216>
 80093d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093da:	d00b      	beq.n	80093f4 <UART_SetConfig+0x204>
 80093dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093e0:	d811      	bhi.n	8009406 <UART_SetConfig+0x216>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d003      	beq.n	80093ee <UART_SetConfig+0x1fe>
 80093e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ea:	d006      	beq.n	80093fa <UART_SetConfig+0x20a>
 80093ec:	e00b      	b.n	8009406 <UART_SetConfig+0x216>
 80093ee:	2300      	movs	r3, #0
 80093f0:	77fb      	strb	r3, [r7, #31]
 80093f2:	e0a1      	b.n	8009538 <UART_SetConfig+0x348>
 80093f4:	2302      	movs	r3, #2
 80093f6:	77fb      	strb	r3, [r7, #31]
 80093f8:	e09e      	b.n	8009538 <UART_SetConfig+0x348>
 80093fa:	2304      	movs	r3, #4
 80093fc:	77fb      	strb	r3, [r7, #31]
 80093fe:	e09b      	b.n	8009538 <UART_SetConfig+0x348>
 8009400:	2308      	movs	r3, #8
 8009402:	77fb      	strb	r3, [r7, #31]
 8009404:	e098      	b.n	8009538 <UART_SetConfig+0x348>
 8009406:	2310      	movs	r3, #16
 8009408:	77fb      	strb	r3, [r7, #31]
 800940a:	e095      	b.n	8009538 <UART_SetConfig+0x348>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a2f      	ldr	r2, [pc, #188]	@ (80094d0 <UART_SetConfig+0x2e0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d125      	bne.n	8009462 <UART_SetConfig+0x272>
 8009416:	4b29      	ldr	r3, [pc, #164]	@ (80094bc <UART_SetConfig+0x2cc>)
 8009418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800941c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009424:	d017      	beq.n	8009456 <UART_SetConfig+0x266>
 8009426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800942a:	d817      	bhi.n	800945c <UART_SetConfig+0x26c>
 800942c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009430:	d00b      	beq.n	800944a <UART_SetConfig+0x25a>
 8009432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009436:	d811      	bhi.n	800945c <UART_SetConfig+0x26c>
 8009438:	2b00      	cmp	r3, #0
 800943a:	d003      	beq.n	8009444 <UART_SetConfig+0x254>
 800943c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009440:	d006      	beq.n	8009450 <UART_SetConfig+0x260>
 8009442:	e00b      	b.n	800945c <UART_SetConfig+0x26c>
 8009444:	2301      	movs	r3, #1
 8009446:	77fb      	strb	r3, [r7, #31]
 8009448:	e076      	b.n	8009538 <UART_SetConfig+0x348>
 800944a:	2302      	movs	r3, #2
 800944c:	77fb      	strb	r3, [r7, #31]
 800944e:	e073      	b.n	8009538 <UART_SetConfig+0x348>
 8009450:	2304      	movs	r3, #4
 8009452:	77fb      	strb	r3, [r7, #31]
 8009454:	e070      	b.n	8009538 <UART_SetConfig+0x348>
 8009456:	2308      	movs	r3, #8
 8009458:	77fb      	strb	r3, [r7, #31]
 800945a:	e06d      	b.n	8009538 <UART_SetConfig+0x348>
 800945c:	2310      	movs	r3, #16
 800945e:	77fb      	strb	r3, [r7, #31]
 8009460:	e06a      	b.n	8009538 <UART_SetConfig+0x348>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a1b      	ldr	r2, [pc, #108]	@ (80094d4 <UART_SetConfig+0x2e4>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d138      	bne.n	80094de <UART_SetConfig+0x2ee>
 800946c:	4b13      	ldr	r3, [pc, #76]	@ (80094bc <UART_SetConfig+0x2cc>)
 800946e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009472:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009476:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800947a:	d017      	beq.n	80094ac <UART_SetConfig+0x2bc>
 800947c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009480:	d82a      	bhi.n	80094d8 <UART_SetConfig+0x2e8>
 8009482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009486:	d00b      	beq.n	80094a0 <UART_SetConfig+0x2b0>
 8009488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800948c:	d824      	bhi.n	80094d8 <UART_SetConfig+0x2e8>
 800948e:	2b00      	cmp	r3, #0
 8009490:	d003      	beq.n	800949a <UART_SetConfig+0x2aa>
 8009492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009496:	d006      	beq.n	80094a6 <UART_SetConfig+0x2b6>
 8009498:	e01e      	b.n	80094d8 <UART_SetConfig+0x2e8>
 800949a:	2300      	movs	r3, #0
 800949c:	77fb      	strb	r3, [r7, #31]
 800949e:	e04b      	b.n	8009538 <UART_SetConfig+0x348>
 80094a0:	2302      	movs	r3, #2
 80094a2:	77fb      	strb	r3, [r7, #31]
 80094a4:	e048      	b.n	8009538 <UART_SetConfig+0x348>
 80094a6:	2304      	movs	r3, #4
 80094a8:	77fb      	strb	r3, [r7, #31]
 80094aa:	e045      	b.n	8009538 <UART_SetConfig+0x348>
 80094ac:	2308      	movs	r3, #8
 80094ae:	77fb      	strb	r3, [r7, #31]
 80094b0:	e042      	b.n	8009538 <UART_SetConfig+0x348>
 80094b2:	bf00      	nop
 80094b4:	efff69f3 	.word	0xefff69f3
 80094b8:	40011000 	.word	0x40011000
 80094bc:	40023800 	.word	0x40023800
 80094c0:	40004400 	.word	0x40004400
 80094c4:	40004800 	.word	0x40004800
 80094c8:	40004c00 	.word	0x40004c00
 80094cc:	40005000 	.word	0x40005000
 80094d0:	40011400 	.word	0x40011400
 80094d4:	40007800 	.word	0x40007800
 80094d8:	2310      	movs	r3, #16
 80094da:	77fb      	strb	r3, [r7, #31]
 80094dc:	e02c      	b.n	8009538 <UART_SetConfig+0x348>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a72      	ldr	r2, [pc, #456]	@ (80096ac <UART_SetConfig+0x4bc>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d125      	bne.n	8009534 <UART_SetConfig+0x344>
 80094e8:	4b71      	ldr	r3, [pc, #452]	@ (80096b0 <UART_SetConfig+0x4c0>)
 80094ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80094f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80094f6:	d017      	beq.n	8009528 <UART_SetConfig+0x338>
 80094f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80094fc:	d817      	bhi.n	800952e <UART_SetConfig+0x33e>
 80094fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009502:	d00b      	beq.n	800951c <UART_SetConfig+0x32c>
 8009504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009508:	d811      	bhi.n	800952e <UART_SetConfig+0x33e>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d003      	beq.n	8009516 <UART_SetConfig+0x326>
 800950e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009512:	d006      	beq.n	8009522 <UART_SetConfig+0x332>
 8009514:	e00b      	b.n	800952e <UART_SetConfig+0x33e>
 8009516:	2300      	movs	r3, #0
 8009518:	77fb      	strb	r3, [r7, #31]
 800951a:	e00d      	b.n	8009538 <UART_SetConfig+0x348>
 800951c:	2302      	movs	r3, #2
 800951e:	77fb      	strb	r3, [r7, #31]
 8009520:	e00a      	b.n	8009538 <UART_SetConfig+0x348>
 8009522:	2304      	movs	r3, #4
 8009524:	77fb      	strb	r3, [r7, #31]
 8009526:	e007      	b.n	8009538 <UART_SetConfig+0x348>
 8009528:	2308      	movs	r3, #8
 800952a:	77fb      	strb	r3, [r7, #31]
 800952c:	e004      	b.n	8009538 <UART_SetConfig+0x348>
 800952e:	2310      	movs	r3, #16
 8009530:	77fb      	strb	r3, [r7, #31]
 8009532:	e001      	b.n	8009538 <UART_SetConfig+0x348>
 8009534:	2310      	movs	r3, #16
 8009536:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	69db      	ldr	r3, [r3, #28]
 800953c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009540:	d15b      	bne.n	80095fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009542:	7ffb      	ldrb	r3, [r7, #31]
 8009544:	2b08      	cmp	r3, #8
 8009546:	d828      	bhi.n	800959a <UART_SetConfig+0x3aa>
 8009548:	a201      	add	r2, pc, #4	@ (adr r2, 8009550 <UART_SetConfig+0x360>)
 800954a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954e:	bf00      	nop
 8009550:	08009575 	.word	0x08009575
 8009554:	0800957d 	.word	0x0800957d
 8009558:	08009585 	.word	0x08009585
 800955c:	0800959b 	.word	0x0800959b
 8009560:	0800958b 	.word	0x0800958b
 8009564:	0800959b 	.word	0x0800959b
 8009568:	0800959b 	.word	0x0800959b
 800956c:	0800959b 	.word	0x0800959b
 8009570:	08009593 	.word	0x08009593
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009574:	f7fc fd92 	bl	800609c <HAL_RCC_GetPCLK1Freq>
 8009578:	61b8      	str	r0, [r7, #24]
        break;
 800957a:	e013      	b.n	80095a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800957c:	f7fc fda2 	bl	80060c4 <HAL_RCC_GetPCLK2Freq>
 8009580:	61b8      	str	r0, [r7, #24]
        break;
 8009582:	e00f      	b.n	80095a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009584:	4b4b      	ldr	r3, [pc, #300]	@ (80096b4 <UART_SetConfig+0x4c4>)
 8009586:	61bb      	str	r3, [r7, #24]
        break;
 8009588:	e00c      	b.n	80095a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800958a:	f7fc fc75 	bl	8005e78 <HAL_RCC_GetSysClockFreq>
 800958e:	61b8      	str	r0, [r7, #24]
        break;
 8009590:	e008      	b.n	80095a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009592:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009596:	61bb      	str	r3, [r7, #24]
        break;
 8009598:	e004      	b.n	80095a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800959a:	2300      	movs	r3, #0
 800959c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	77bb      	strb	r3, [r7, #30]
        break;
 80095a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d074      	beq.n	8009694 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	005a      	lsls	r2, r3, #1
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	085b      	lsrs	r3, r3, #1
 80095b4:	441a      	add	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80095be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	2b0f      	cmp	r3, #15
 80095c4:	d916      	bls.n	80095f4 <UART_SetConfig+0x404>
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095cc:	d212      	bcs.n	80095f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	b29b      	uxth	r3, r3
 80095d2:	f023 030f 	bic.w	r3, r3, #15
 80095d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	085b      	lsrs	r3, r3, #1
 80095dc:	b29b      	uxth	r3, r3
 80095de:	f003 0307 	and.w	r3, r3, #7
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	89fb      	ldrh	r3, [r7, #14]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	89fa      	ldrh	r2, [r7, #14]
 80095f0:	60da      	str	r2, [r3, #12]
 80095f2:	e04f      	b.n	8009694 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	77bb      	strb	r3, [r7, #30]
 80095f8:	e04c      	b.n	8009694 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095fa:	7ffb      	ldrb	r3, [r7, #31]
 80095fc:	2b08      	cmp	r3, #8
 80095fe:	d828      	bhi.n	8009652 <UART_SetConfig+0x462>
 8009600:	a201      	add	r2, pc, #4	@ (adr r2, 8009608 <UART_SetConfig+0x418>)
 8009602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009606:	bf00      	nop
 8009608:	0800962d 	.word	0x0800962d
 800960c:	08009635 	.word	0x08009635
 8009610:	0800963d 	.word	0x0800963d
 8009614:	08009653 	.word	0x08009653
 8009618:	08009643 	.word	0x08009643
 800961c:	08009653 	.word	0x08009653
 8009620:	08009653 	.word	0x08009653
 8009624:	08009653 	.word	0x08009653
 8009628:	0800964b 	.word	0x0800964b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800962c:	f7fc fd36 	bl	800609c <HAL_RCC_GetPCLK1Freq>
 8009630:	61b8      	str	r0, [r7, #24]
        break;
 8009632:	e013      	b.n	800965c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009634:	f7fc fd46 	bl	80060c4 <HAL_RCC_GetPCLK2Freq>
 8009638:	61b8      	str	r0, [r7, #24]
        break;
 800963a:	e00f      	b.n	800965c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800963c:	4b1d      	ldr	r3, [pc, #116]	@ (80096b4 <UART_SetConfig+0x4c4>)
 800963e:	61bb      	str	r3, [r7, #24]
        break;
 8009640:	e00c      	b.n	800965c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009642:	f7fc fc19 	bl	8005e78 <HAL_RCC_GetSysClockFreq>
 8009646:	61b8      	str	r0, [r7, #24]
        break;
 8009648:	e008      	b.n	800965c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800964a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800964e:	61bb      	str	r3, [r7, #24]
        break;
 8009650:	e004      	b.n	800965c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009652:	2300      	movs	r3, #0
 8009654:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	77bb      	strb	r3, [r7, #30]
        break;
 800965a:	bf00      	nop
    }

    if (pclk != 0U)
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d018      	beq.n	8009694 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	085a      	lsrs	r2, r3, #1
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	441a      	add	r2, r3
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	fbb2 f3f3 	udiv	r3, r2, r3
 8009674:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	2b0f      	cmp	r3, #15
 800967a:	d909      	bls.n	8009690 <UART_SetConfig+0x4a0>
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009682:	d205      	bcs.n	8009690 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	b29a      	uxth	r2, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	60da      	str	r2, [r3, #12]
 800968e:	e001      	b.n	8009694 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80096a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3720      	adds	r7, #32
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	40007c00 	.word	0x40007c00
 80096b0:	40023800 	.word	0x40023800
 80096b4:	00f42400 	.word	0x00f42400

080096b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b083      	sub	sp, #12
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c4:	f003 0308 	and.w	r3, r3, #8
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d00a      	beq.n	80096e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	430a      	orrs	r2, r1
 80096e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e6:	f003 0301 	and.w	r3, r3, #1
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d00a      	beq.n	8009704 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	430a      	orrs	r2, r1
 8009702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009708:	f003 0302 	and.w	r3, r3, #2
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00a      	beq.n	8009726 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	430a      	orrs	r2, r1
 8009724:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800972a:	f003 0304 	and.w	r3, r3, #4
 800972e:	2b00      	cmp	r3, #0
 8009730:	d00a      	beq.n	8009748 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	430a      	orrs	r2, r1
 8009746:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974c:	f003 0310 	and.w	r3, r3, #16
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00a      	beq.n	800976a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976e:	f003 0320 	and.w	r3, r3, #32
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00a      	beq.n	800978c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	430a      	orrs	r2, r1
 800978a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009794:	2b00      	cmp	r3, #0
 8009796:	d01a      	beq.n	80097ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097b6:	d10a      	bne.n	80097ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	430a      	orrs	r2, r1
 80097cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00a      	beq.n	80097f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	430a      	orrs	r2, r1
 80097ee:	605a      	str	r2, [r3, #4]
  }
}
 80097f0:	bf00      	nop
 80097f2:	370c      	adds	r7, #12
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b098      	sub	sp, #96	@ 0x60
 8009800:	af02      	add	r7, sp, #8
 8009802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800980c:	f7f9 fc98 	bl	8003140 <HAL_GetTick>
 8009810:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 0308 	and.w	r3, r3, #8
 800981c:	2b08      	cmp	r3, #8
 800981e:	d12e      	bne.n	800987e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009820:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009828:	2200      	movs	r2, #0
 800982a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 f88c 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 8009834:	4603      	mov	r3, r0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d021      	beq.n	800987e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009842:	e853 3f00 	ldrex	r3, [r3]
 8009846:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800984a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800984e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	461a      	mov	r2, r3
 8009856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009858:	647b      	str	r3, [r7, #68]	@ 0x44
 800985a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800985e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009860:	e841 2300 	strex	r3, r2, [r1]
 8009864:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009868:	2b00      	cmp	r3, #0
 800986a:	d1e6      	bne.n	800983a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2220      	movs	r2, #32
 8009870:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800987a:	2303      	movs	r3, #3
 800987c:	e062      	b.n	8009944 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f003 0304 	and.w	r3, r3, #4
 8009888:	2b04      	cmp	r3, #4
 800988a:	d149      	bne.n	8009920 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800988c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009894:	2200      	movs	r2, #0
 8009896:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 f856 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d03c      	beq.n	8009920 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ae:	e853 3f00 	ldrex	r3, [r3]
 80098b2:	623b      	str	r3, [r7, #32]
   return(result);
 80098b4:	6a3b      	ldr	r3, [r7, #32]
 80098b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	461a      	mov	r2, r3
 80098c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80098c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098cc:	e841 2300 	strex	r3, r2, [r1]
 80098d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1e6      	bne.n	80098a6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	3308      	adds	r3, #8
 80098de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	e853 3f00 	ldrex	r3, [r3]
 80098e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f023 0301 	bic.w	r3, r3, #1
 80098ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	3308      	adds	r3, #8
 80098f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098f8:	61fa      	str	r2, [r7, #28]
 80098fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fc:	69b9      	ldr	r1, [r7, #24]
 80098fe:	69fa      	ldr	r2, [r7, #28]
 8009900:	e841 2300 	strex	r3, r2, [r1]
 8009904:	617b      	str	r3, [r7, #20]
   return(result);
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1e5      	bne.n	80098d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2220      	movs	r2, #32
 8009910:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800991c:	2303      	movs	r3, #3
 800991e:	e011      	b.n	8009944 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2220      	movs	r2, #32
 8009924:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2220      	movs	r2, #32
 800992a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2200      	movs	r2, #0
 8009932:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3758      	adds	r7, #88	@ 0x58
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b084      	sub	sp, #16
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	603b      	str	r3, [r7, #0]
 8009958:	4613      	mov	r3, r2
 800995a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800995c:	e04f      	b.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009964:	d04b      	beq.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009966:	f7f9 fbeb 	bl	8003140 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	69ba      	ldr	r2, [r7, #24]
 8009972:	429a      	cmp	r2, r3
 8009974:	d302      	bcc.n	800997c <UART_WaitOnFlagUntilTimeout+0x30>
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d101      	bne.n	8009980 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800997c:	2303      	movs	r3, #3
 800997e:	e04e      	b.n	8009a1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0304 	and.w	r3, r3, #4
 800998a:	2b00      	cmp	r3, #0
 800998c:	d037      	beq.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	2b80      	cmp	r3, #128	@ 0x80
 8009992:	d034      	beq.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2b40      	cmp	r3, #64	@ 0x40
 8009998:	d031      	beq.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	69db      	ldr	r3, [r3, #28]
 80099a0:	f003 0308 	and.w	r3, r3, #8
 80099a4:	2b08      	cmp	r3, #8
 80099a6:	d110      	bne.n	80099ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2208      	movs	r2, #8
 80099ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 f8ff 	bl	8009bb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2208      	movs	r2, #8
 80099ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e029      	b.n	8009a1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	69db      	ldr	r3, [r3, #28]
 80099d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099d8:	d111      	bne.n	80099fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 f8e5 	bl	8009bb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2220      	movs	r2, #32
 80099ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2200      	movs	r2, #0
 80099f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80099fa:	2303      	movs	r3, #3
 80099fc:	e00f      	b.n	8009a1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69da      	ldr	r2, [r3, #28]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	4013      	ands	r3, r2
 8009a08:	68ba      	ldr	r2, [r7, #8]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	bf0c      	ite	eq
 8009a0e:	2301      	moveq	r3, #1
 8009a10:	2300      	movne	r3, #0
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	461a      	mov	r2, r3
 8009a16:	79fb      	ldrb	r3, [r7, #7]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d0a0      	beq.n	800995e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a1c:	2300      	movs	r3, #0
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3710      	adds	r7, #16
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}
	...

08009a28 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b097      	sub	sp, #92	@ 0x5c
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	4613      	mov	r3, r2
 8009a34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	88fa      	ldrh	r2, [r7, #6]
 8009a40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	88fa      	ldrh	r2, [r7, #6]
 8009a48:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a5a:	d10e      	bne.n	8009a7a <UART_Start_Receive_IT+0x52>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	691b      	ldr	r3, [r3, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d105      	bne.n	8009a70 <UART_Start_Receive_IT+0x48>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a6e:	e02d      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	22ff      	movs	r2, #255	@ 0xff
 8009a74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a78:	e028      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d10d      	bne.n	8009a9e <UART_Start_Receive_IT+0x76>
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d104      	bne.n	8009a94 <UART_Start_Receive_IT+0x6c>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	22ff      	movs	r2, #255	@ 0xff
 8009a8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a92:	e01b      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	227f      	movs	r2, #127	@ 0x7f
 8009a98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a9c:	e016      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009aa6:	d10d      	bne.n	8009ac4 <UART_Start_Receive_IT+0x9c>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	691b      	ldr	r3, [r3, #16]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d104      	bne.n	8009aba <UART_Start_Receive_IT+0x92>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	227f      	movs	r2, #127	@ 0x7f
 8009ab4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009ab8:	e008      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	223f      	movs	r2, #63	@ 0x3f
 8009abe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009ac2:	e003      	b.n	8009acc <UART_Start_Receive_IT+0xa4>
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2222      	movs	r2, #34	@ 0x22
 8009ad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ae6:	e853 3f00 	ldrex	r3, [r3]
 8009aea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aee:	f043 0301 	orr.w	r3, r3, #1
 8009af2:	657b      	str	r3, [r7, #84]	@ 0x54
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	3308      	adds	r3, #8
 8009afa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009afc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009afe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b00:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b04:	e841 2300 	strex	r3, r2, [r1]
 8009b08:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1e5      	bne.n	8009adc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b18:	d107      	bne.n	8009b2a <UART_Start_Receive_IT+0x102>
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d103      	bne.n	8009b2a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	4a21      	ldr	r2, [pc, #132]	@ (8009bac <UART_Start_Receive_IT+0x184>)
 8009b26:	669a      	str	r2, [r3, #104]	@ 0x68
 8009b28:	e002      	b.n	8009b30 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	4a20      	ldr	r2, [pc, #128]	@ (8009bb0 <UART_Start_Receive_IT+0x188>)
 8009b2e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d019      	beq.n	8009b6c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	e853 3f00 	ldrex	r3, [r3]
 8009b44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b48:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	461a      	mov	r2, r3
 8009b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b58:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b5e:	e841 2300 	strex	r3, r2, [r1]
 8009b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d1e6      	bne.n	8009b38 <UART_Start_Receive_IT+0x110>
 8009b6a:	e018      	b.n	8009b9e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	e853 3f00 	ldrex	r3, [r3]
 8009b78:	613b      	str	r3, [r7, #16]
   return(result);
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	f043 0320 	orr.w	r3, r3, #32
 8009b80:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	461a      	mov	r2, r3
 8009b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b8a:	623b      	str	r3, [r7, #32]
 8009b8c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8e:	69f9      	ldr	r1, [r7, #28]
 8009b90:	6a3a      	ldr	r2, [r7, #32]
 8009b92:	e841 2300 	strex	r3, r2, [r1]
 8009b96:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b98:	69bb      	ldr	r3, [r7, #24]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1e6      	bne.n	8009b6c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	375c      	adds	r7, #92	@ 0x5c
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr
 8009bac:	08009e9d 	.word	0x08009e9d
 8009bb0:	08009cf5 	.word	0x08009cf5

08009bb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b095      	sub	sp, #84	@ 0x54
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc4:	e853 3f00 	ldrex	r3, [r3]
 8009bc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bda:	643b      	str	r3, [r7, #64]	@ 0x40
 8009bdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009be0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009be2:	e841 2300 	strex	r3, r2, [r1]
 8009be6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d1e6      	bne.n	8009bbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	3308      	adds	r3, #8
 8009bf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	e853 3f00 	ldrex	r3, [r3]
 8009bfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	f023 0301 	bic.w	r3, r3, #1
 8009c04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3308      	adds	r3, #8
 8009c0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c16:	e841 2300 	strex	r3, r2, [r1]
 8009c1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1e5      	bne.n	8009bee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d118      	bne.n	8009c5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	e853 3f00 	ldrex	r3, [r3]
 8009c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	f023 0310 	bic.w	r3, r3, #16
 8009c3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	461a      	mov	r2, r3
 8009c46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c48:	61bb      	str	r3, [r7, #24]
 8009c4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4c:	6979      	ldr	r1, [r7, #20]
 8009c4e:	69ba      	ldr	r2, [r7, #24]
 8009c50:	e841 2300 	strex	r3, r2, [r1]
 8009c54:	613b      	str	r3, [r7, #16]
   return(result);
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1e6      	bne.n	8009c2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2220      	movs	r2, #32
 8009c60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009c70:	bf00      	nop
 8009c72:	3754      	adds	r7, #84	@ 0x54
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr

08009c7c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	f7ff fa8c 	bl	80091b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c98:	bf00      	nop
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b088      	sub	sp, #32
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	e853 3f00 	ldrex	r3, [r3]
 8009cb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cbc:	61fb      	str	r3, [r7, #28]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	69fb      	ldr	r3, [r7, #28]
 8009cc6:	61bb      	str	r3, [r7, #24]
 8009cc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cca:	6979      	ldr	r1, [r7, #20]
 8009ccc:	69ba      	ldr	r2, [r7, #24]
 8009cce:	e841 2300 	strex	r3, r2, [r1]
 8009cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d1e6      	bne.n	8009ca8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2220      	movs	r2, #32
 8009cde:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff fa58 	bl	800919c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cec:	bf00      	nop
 8009cee:	3720      	adds	r7, #32
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b09c      	sub	sp, #112	@ 0x70
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d02:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d0c:	2b22      	cmp	r3, #34	@ 0x22
 8009d0e:	f040 80b9 	bne.w	8009e84 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d18:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009d1c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009d20:	b2d9      	uxtb	r1, r3
 8009d22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d26:	b2da      	uxtb	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d2c:	400a      	ands	r2, r1
 8009d2e:	b2d2      	uxtb	r2, r2
 8009d30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d36:	1c5a      	adds	r2, r3, #1
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	3b01      	subs	r3, #1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009d54:	b29b      	uxth	r3, r3
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	f040 809c 	bne.w	8009e94 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d64:	e853 3f00 	ldrex	r3, [r3]
 8009d68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	461a      	mov	r2, r3
 8009d78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d82:	e841 2300 	strex	r3, r2, [r1]
 8009d86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d1e6      	bne.n	8009d5c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3308      	adds	r3, #8
 8009d94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d98:	e853 3f00 	ldrex	r3, [r3]
 8009d9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da0:	f023 0301 	bic.w	r3, r3, #1
 8009da4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	3308      	adds	r3, #8
 8009dac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009dae:	647a      	str	r2, [r7, #68]	@ 0x44
 8009db0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009db4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009db6:	e841 2300 	strex	r3, r2, [r1]
 8009dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1e5      	bne.n	8009d8e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d018      	beq.n	8009e16 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dec:	e853 3f00 	ldrex	r3, [r3]
 8009df0:	623b      	str	r3, [r7, #32]
   return(result);
 8009df2:	6a3b      	ldr	r3, [r7, #32]
 8009df4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009df8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	461a      	mov	r2, r3
 8009e00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e02:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e0a:	e841 2300 	strex	r3, r2, [r1]
 8009e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1e6      	bne.n	8009de4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d12e      	bne.n	8009e7c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2200      	movs	r2, #0
 8009e22:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	e853 3f00 	ldrex	r3, [r3]
 8009e30:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f023 0310 	bic.w	r3, r3, #16
 8009e38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e42:	61fb      	str	r3, [r7, #28]
 8009e44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e46:	69b9      	ldr	r1, [r7, #24]
 8009e48:	69fa      	ldr	r2, [r7, #28]
 8009e4a:	e841 2300 	strex	r3, r2, [r1]
 8009e4e:	617b      	str	r3, [r7, #20]
   return(result);
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1e6      	bne.n	8009e24 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	69db      	ldr	r3, [r3, #28]
 8009e5c:	f003 0310 	and.w	r3, r3, #16
 8009e60:	2b10      	cmp	r3, #16
 8009e62:	d103      	bne.n	8009e6c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2210      	movs	r2, #16
 8009e6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009e72:	4619      	mov	r1, r3
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f7ff f9a5 	bl	80091c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e7a:	e00b      	b.n	8009e94 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f7f6 fe19 	bl	8000ab4 <HAL_UART_RxCpltCallback>
}
 8009e82:	e007      	b.n	8009e94 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	699a      	ldr	r2, [r3, #24]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f042 0208 	orr.w	r2, r2, #8
 8009e92:	619a      	str	r2, [r3, #24]
}
 8009e94:	bf00      	nop
 8009e96:	3770      	adds	r7, #112	@ 0x70
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b09c      	sub	sp, #112	@ 0x70
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009eaa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eb4:	2b22      	cmp	r3, #34	@ 0x22
 8009eb6:	f040 80b9 	bne.w	800a02c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ec0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ec8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009eca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009ece:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	b29a      	uxth	r2, r3
 8009ed6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ed8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ede:	1c9a      	adds	r2, r3, #2
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	3b01      	subs	r3, #1
 8009eee:	b29a      	uxth	r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f040 809c 	bne.w	800a03c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f0c:	e853 3f00 	ldrex	r3, [r3]
 8009f10:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f18:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	461a      	mov	r2, r3
 8009f20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f22:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f24:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f2a:	e841 2300 	strex	r3, r2, [r1]
 8009f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d1e6      	bne.n	8009f04 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	3308      	adds	r3, #8
 8009f3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f40:	e853 3f00 	ldrex	r3, [r3]
 8009f44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f48:	f023 0301 	bic.w	r3, r3, #1
 8009f4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	3308      	adds	r3, #8
 8009f54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009f56:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f5e:	e841 2300 	strex	r3, r2, [r1]
 8009f62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e5      	bne.n	8009f36 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2220      	movs	r2, #32
 8009f6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d018      	beq.n	8009fbe <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	6a3b      	ldr	r3, [r7, #32]
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f9a:	69fb      	ldr	r3, [r7, #28]
 8009f9c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e6      	bne.n	8009f8c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d12e      	bne.n	800a024 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	e853 3f00 	ldrex	r3, [r3]
 8009fd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	f023 0310 	bic.w	r3, r3, #16
 8009fe0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fea:	61bb      	str	r3, [r7, #24]
 8009fec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fee:	6979      	ldr	r1, [r7, #20]
 8009ff0:	69ba      	ldr	r2, [r7, #24]
 8009ff2:	e841 2300 	strex	r3, r2, [r1]
 8009ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d1e6      	bne.n	8009fcc <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	69db      	ldr	r3, [r3, #28]
 800a004:	f003 0310 	and.w	r3, r3, #16
 800a008:	2b10      	cmp	r3, #16
 800a00a:	d103      	bne.n	800a014 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2210      	movs	r2, #16
 800a012:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a01a:	4619      	mov	r1, r3
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f7ff f8d1 	bl	80091c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a022:	e00b      	b.n	800a03c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7f6 fd45 	bl	8000ab4 <HAL_UART_RxCpltCallback>
}
 800a02a:	e007      	b.n	800a03c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	699a      	ldr	r2, [r3, #24]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f042 0208 	orr.w	r2, r2, #8
 800a03a:	619a      	str	r2, [r3, #24]
}
 800a03c:	bf00      	nop
 800a03e:	3770      	adds	r7, #112	@ 0x70
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a044:	b084      	sub	sp, #16
 800a046:	b580      	push	{r7, lr}
 800a048:	b084      	sub	sp, #16
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	f107 001c 	add.w	r0, r7, #28
 800a052:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a056:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d121      	bne.n	800a0a2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a062:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	68da      	ldr	r2, [r3, #12]
 800a06e:	4b21      	ldr	r3, [pc, #132]	@ (800a0f4 <USB_CoreInit+0xb0>)
 800a070:	4013      	ands	r3, r2
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	68db      	ldr	r3, [r3, #12]
 800a07a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a082:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a086:	2b01      	cmp	r3, #1
 800a088:	d105      	bne.n	800a096 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	68db      	ldr	r3, [r3, #12]
 800a08e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fa92 	bl	800a5c0 <USB_CoreReset>
 800a09c:	4603      	mov	r3, r0
 800a09e:	73fb      	strb	r3, [r7, #15]
 800a0a0:	e010      	b.n	800a0c4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fa86 	bl	800a5c0 <USB_CoreReset>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a0c4:	7fbb      	ldrb	r3, [r7, #30]
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d10b      	bne.n	800a0e2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f043 0206 	orr.w	r2, r3, #6
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	f043 0220 	orr.w	r2, r3, #32
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3710      	adds	r7, #16
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0ee:	b004      	add	sp, #16
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	ffbdffbf 	.word	0xffbdffbf

0800a0f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	f023 0201 	bic.w	r2, r3, #1
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	370c      	adds	r7, #12
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b084      	sub	sp, #16
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	460b      	mov	r3, r1
 800a124:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a126:	2300      	movs	r3, #0
 800a128:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a136:	78fb      	ldrb	r3, [r7, #3]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d115      	bne.n	800a168 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a148:	200a      	movs	r0, #10
 800a14a:	f7f9 f805 	bl	8003158 <HAL_Delay>
      ms += 10U;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	330a      	adds	r3, #10
 800a152:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 fa25 	bl	800a5a4 <USB_GetMode>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d01e      	beq.n	800a19e <USB_SetCurrentMode+0x84>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2bc7      	cmp	r3, #199	@ 0xc7
 800a164:	d9f0      	bls.n	800a148 <USB_SetCurrentMode+0x2e>
 800a166:	e01a      	b.n	800a19e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a168:	78fb      	ldrb	r3, [r7, #3]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d115      	bne.n	800a19a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a17a:	200a      	movs	r0, #10
 800a17c:	f7f8 ffec 	bl	8003158 <HAL_Delay>
      ms += 10U;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	330a      	adds	r3, #10
 800a184:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 fa0c 	bl	800a5a4 <USB_GetMode>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d005      	beq.n	800a19e <USB_SetCurrentMode+0x84>
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2bc7      	cmp	r3, #199	@ 0xc7
 800a196:	d9f0      	bls.n	800a17a <USB_SetCurrentMode+0x60>
 800a198:	e001      	b.n	800a19e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a19a:	2301      	movs	r3, #1
 800a19c:	e005      	b.n	800a1aa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2bc8      	cmp	r3, #200	@ 0xc8
 800a1a2:	d101      	bne.n	800a1a8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e000      	b.n	800a1aa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1a8:	2300      	movs	r3, #0
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
	...

0800a1b4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1b4:	b084      	sub	sp, #16
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b086      	sub	sp, #24
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a1c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	613b      	str	r3, [r7, #16]
 800a1d2:	e009      	b.n	800a1e8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	3340      	adds	r3, #64	@ 0x40
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	4413      	add	r3, r2
 800a1de:	2200      	movs	r2, #0
 800a1e0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	613b      	str	r3, [r7, #16]
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	2b0e      	cmp	r3, #14
 800a1ec:	d9f2      	bls.n	800a1d4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a1ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d11c      	bne.n	800a230 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	68fa      	ldr	r2, [r7, #12]
 800a200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a204:	f043 0302 	orr.w	r3, r3, #2
 800a208:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a20e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	601a      	str	r2, [r3, #0]
 800a22e:	e005      	b.n	800a23c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a234:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a242:	461a      	mov	r2, r3
 800a244:	2300      	movs	r3, #0
 800a246:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a248:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d10d      	bne.n	800a26c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a254:	2b00      	cmp	r3, #0
 800a256:	d104      	bne.n	800a262 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a258:	2100      	movs	r1, #0
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 f968 	bl	800a530 <USB_SetDevSpeed>
 800a260:	e008      	b.n	800a274 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a262:	2101      	movs	r1, #1
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f963 	bl	800a530 <USB_SetDevSpeed>
 800a26a:	e003      	b.n	800a274 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a26c:	2103      	movs	r1, #3
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 f95e 	bl	800a530 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a274:	2110      	movs	r1, #16
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 f8fa 	bl	800a470 <USB_FlushTxFifo>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d001      	beq.n	800a286 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f924 	bl	800a4d4 <USB_FlushRxFifo>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a29c:	461a      	mov	r2, r3
 800a29e:	2300      	movs	r3, #0
 800a2a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	613b      	str	r3, [r7, #16]
 800a2be:	e043      	b.n	800a348 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	015a      	lsls	r2, r3, #5
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2d6:	d118      	bne.n	800a30a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d10a      	bne.n	800a2f4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	015a      	lsls	r2, r3, #5
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a2f0:	6013      	str	r3, [r2, #0]
 800a2f2:	e013      	b.n	800a31c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	015a      	lsls	r2, r3, #5
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a300:	461a      	mov	r2, r3
 800a302:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a306:	6013      	str	r3, [r2, #0]
 800a308:	e008      	b.n	800a31c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	015a      	lsls	r2, r3, #5
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	4413      	add	r3, r2
 800a312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a316:	461a      	mov	r2, r3
 800a318:	2300      	movs	r3, #0
 800a31a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	015a      	lsls	r2, r3, #5
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	4413      	add	r3, r2
 800a324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a328:	461a      	mov	r2, r3
 800a32a:	2300      	movs	r3, #0
 800a32c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	015a      	lsls	r2, r3, #5
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	4413      	add	r3, r2
 800a336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33a:	461a      	mov	r2, r3
 800a33c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a340:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	3301      	adds	r3, #1
 800a346:	613b      	str	r3, [r7, #16]
 800a348:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a34c:	461a      	mov	r2, r3
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	4293      	cmp	r3, r2
 800a352:	d3b5      	bcc.n	800a2c0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a354:	2300      	movs	r3, #0
 800a356:	613b      	str	r3, [r7, #16]
 800a358:	e043      	b.n	800a3e2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	015a      	lsls	r2, r3, #5
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	4413      	add	r3, r2
 800a362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a36c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a370:	d118      	bne.n	800a3a4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10a      	bne.n	800a38e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	015a      	lsls	r2, r3, #5
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	4413      	add	r3, r2
 800a380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a384:	461a      	mov	r2, r3
 800a386:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a38a:	6013      	str	r3, [r2, #0]
 800a38c:	e013      	b.n	800a3b6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	015a      	lsls	r2, r3, #5
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	4413      	add	r3, r2
 800a396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a39a:	461a      	mov	r2, r3
 800a39c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	e008      	b.n	800a3b6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	015a      	lsls	r2, r3, #5
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	015a      	lsls	r2, r3, #5
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	4413      	add	r3, r2
 800a3be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	015a      	lsls	r2, r3, #5
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a3da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	613b      	str	r3, [r7, #16]
 800a3e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d3b5      	bcc.n	800a35a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	68fa      	ldr	r2, [r7, #12]
 800a3f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a400:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a40e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a410:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a414:	2b00      	cmp	r3, #0
 800a416:	d105      	bne.n	800a424 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	699b      	ldr	r3, [r3, #24]
 800a41c:	f043 0210 	orr.w	r2, r3, #16
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	699a      	ldr	r2, [r3, #24]
 800a428:	4b0f      	ldr	r3, [pc, #60]	@ (800a468 <USB_DevInit+0x2b4>)
 800a42a:	4313      	orrs	r3, r2
 800a42c:	687a      	ldr	r2, [r7, #4]
 800a42e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a430:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a434:	2b00      	cmp	r3, #0
 800a436:	d005      	beq.n	800a444 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	699b      	ldr	r3, [r3, #24]
 800a43c:	f043 0208 	orr.w	r2, r3, #8
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a444:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d105      	bne.n	800a458 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	699a      	ldr	r2, [r3, #24]
 800a450:	4b06      	ldr	r3, [pc, #24]	@ (800a46c <USB_DevInit+0x2b8>)
 800a452:	4313      	orrs	r3, r2
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a458:	7dfb      	ldrb	r3, [r7, #23]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3718      	adds	r7, #24
 800a45e:	46bd      	mov	sp, r7
 800a460:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a464:	b004      	add	sp, #16
 800a466:	4770      	bx	lr
 800a468:	803c3800 	.word	0x803c3800
 800a46c:	40000004 	.word	0x40000004

0800a470 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a470:	b480      	push	{r7}
 800a472:	b085      	sub	sp, #20
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a47a:	2300      	movs	r3, #0
 800a47c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	3301      	adds	r3, #1
 800a482:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a48a:	d901      	bls.n	800a490 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a48c:	2303      	movs	r3, #3
 800a48e:	e01b      	b.n	800a4c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	2b00      	cmp	r3, #0
 800a496:	daf2      	bge.n	800a47e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a498:	2300      	movs	r3, #0
 800a49a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	019b      	lsls	r3, r3, #6
 800a4a0:	f043 0220 	orr.w	r2, r3, #32
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4b4:	d901      	bls.n	800a4ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	e006      	b.n	800a4c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	f003 0320 	and.w	r3, r3, #32
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	d0f0      	beq.n	800a4a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a4c6:	2300      	movs	r3, #0
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3714      	adds	r7, #20
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4ec:	d901      	bls.n	800a4f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e018      	b.n	800a524 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	691b      	ldr	r3, [r3, #16]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	daf2      	bge.n	800a4e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2210      	movs	r2, #16
 800a502:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	3301      	adds	r3, #1
 800a508:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a510:	d901      	bls.n	800a516 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a512:	2303      	movs	r3, #3
 800a514:	e006      	b.n	800a524 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	691b      	ldr	r3, [r3, #16]
 800a51a:	f003 0310 	and.w	r3, r3, #16
 800a51e:	2b10      	cmp	r3, #16
 800a520:	d0f0      	beq.n	800a504 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a522:	2300      	movs	r3, #0
}
 800a524:	4618      	mov	r0, r3
 800a526:	3714      	adds	r7, #20
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr

0800a530 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a530:	b480      	push	{r7}
 800a532:	b085      	sub	sp, #20
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	460b      	mov	r3, r1
 800a53a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	78fb      	ldrb	r3, [r7, #3]
 800a54a:	68f9      	ldr	r1, [r7, #12]
 800a54c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a550:	4313      	orrs	r3, r2
 800a552:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	3714      	adds	r7, #20
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr

0800a562 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a562:	b480      	push	{r7}
 800a564:	b085      	sub	sp, #20
 800a566:	af00      	add	r7, sp, #0
 800a568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a57c:	f023 0303 	bic.w	r3, r3, #3
 800a580:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	68fa      	ldr	r2, [r7, #12]
 800a58c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a590:	f043 0302 	orr.w	r3, r3, #2
 800a594:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a596:	2300      	movs	r3, #0
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3714      	adds	r7, #20
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b083      	sub	sp, #12
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	695b      	ldr	r3, [r3, #20]
 800a5b0:	f003 0301 	and.w	r3, r3, #1
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	3301      	adds	r3, #1
 800a5d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5d8:	d901      	bls.n	800a5de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e022      	b.n	800a624 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	daf2      	bge.n	800a5cc <USB_CoreReset+0xc>

  count = 10U;
 800a5e6:	230a      	movs	r3, #10
 800a5e8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a5ea:	e002      	b.n	800a5f2 <USB_CoreReset+0x32>
  {
    count--;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d1f9      	bne.n	800a5ec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	f043 0201 	orr.w	r2, r3, #1
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	3301      	adds	r3, #1
 800a608:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a610:	d901      	bls.n	800a616 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a612:	2303      	movs	r3, #3
 800a614:	e006      	b.n	800a624 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	691b      	ldr	r3, [r3, #16]
 800a61a:	f003 0301 	and.w	r3, r3, #1
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d0f0      	beq.n	800a604 <USB_CoreReset+0x44>

  return HAL_OK;
 800a622:	2300      	movs	r3, #0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <atof>:
 800a630:	2100      	movs	r1, #0
 800a632:	f000 bdb7 	b.w	800b1a4 <strtod>

0800a636 <sulp>:
 800a636:	b570      	push	{r4, r5, r6, lr}
 800a638:	4604      	mov	r4, r0
 800a63a:	460d      	mov	r5, r1
 800a63c:	4616      	mov	r6, r2
 800a63e:	ec45 4b10 	vmov	d0, r4, r5
 800a642:	f003 f95f 	bl	800d904 <__ulp>
 800a646:	b17e      	cbz	r6, 800a668 <sulp+0x32>
 800a648:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a64c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a650:	2b00      	cmp	r3, #0
 800a652:	dd09      	ble.n	800a668 <sulp+0x32>
 800a654:	051b      	lsls	r3, r3, #20
 800a656:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a65a:	2000      	movs	r0, #0
 800a65c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a660:	ec41 0b17 	vmov	d7, r0, r1
 800a664:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a668:	bd70      	pop	{r4, r5, r6, pc}
 800a66a:	0000      	movs	r0, r0
 800a66c:	0000      	movs	r0, r0
	...

0800a670 <_strtod_l>:
 800a670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a674:	ed2d 8b0a 	vpush	{d8-d12}
 800a678:	b097      	sub	sp, #92	@ 0x5c
 800a67a:	4688      	mov	r8, r1
 800a67c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a67e:	2200      	movs	r2, #0
 800a680:	9212      	str	r2, [sp, #72]	@ 0x48
 800a682:	9005      	str	r0, [sp, #20]
 800a684:	f04f 0a00 	mov.w	sl, #0
 800a688:	f04f 0b00 	mov.w	fp, #0
 800a68c:	460a      	mov	r2, r1
 800a68e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a690:	7811      	ldrb	r1, [r2, #0]
 800a692:	292b      	cmp	r1, #43	@ 0x2b
 800a694:	d04c      	beq.n	800a730 <_strtod_l+0xc0>
 800a696:	d839      	bhi.n	800a70c <_strtod_l+0x9c>
 800a698:	290d      	cmp	r1, #13
 800a69a:	d833      	bhi.n	800a704 <_strtod_l+0x94>
 800a69c:	2908      	cmp	r1, #8
 800a69e:	d833      	bhi.n	800a708 <_strtod_l+0x98>
 800a6a0:	2900      	cmp	r1, #0
 800a6a2:	d03c      	beq.n	800a71e <_strtod_l+0xae>
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	9208      	str	r2, [sp, #32]
 800a6a8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a6aa:	782a      	ldrb	r2, [r5, #0]
 800a6ac:	2a30      	cmp	r2, #48	@ 0x30
 800a6ae:	f040 80b7 	bne.w	800a820 <_strtod_l+0x1b0>
 800a6b2:	786a      	ldrb	r2, [r5, #1]
 800a6b4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a6b8:	2a58      	cmp	r2, #88	@ 0x58
 800a6ba:	d170      	bne.n	800a79e <_strtod_l+0x12e>
 800a6bc:	9302      	str	r3, [sp, #8]
 800a6be:	9b08      	ldr	r3, [sp, #32]
 800a6c0:	9301      	str	r3, [sp, #4]
 800a6c2:	ab12      	add	r3, sp, #72	@ 0x48
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	4a90      	ldr	r2, [pc, #576]	@ (800a908 <_strtod_l+0x298>)
 800a6c8:	9805      	ldr	r0, [sp, #20]
 800a6ca:	ab13      	add	r3, sp, #76	@ 0x4c
 800a6cc:	a911      	add	r1, sp, #68	@ 0x44
 800a6ce:	f002 fa13 	bl	800caf8 <__gethex>
 800a6d2:	f010 060f 	ands.w	r6, r0, #15
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	d005      	beq.n	800a6e6 <_strtod_l+0x76>
 800a6da:	2e06      	cmp	r6, #6
 800a6dc:	d12a      	bne.n	800a734 <_strtod_l+0xc4>
 800a6de:	3501      	adds	r5, #1
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	9511      	str	r5, [sp, #68]	@ 0x44
 800a6e4:	9308      	str	r3, [sp, #32]
 800a6e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f040 8537 	bne.w	800b15c <_strtod_l+0xaec>
 800a6ee:	9b08      	ldr	r3, [sp, #32]
 800a6f0:	ec4b ab10 	vmov	d0, sl, fp
 800a6f4:	b1cb      	cbz	r3, 800a72a <_strtod_l+0xba>
 800a6f6:	eeb1 0b40 	vneg.f64	d0, d0
 800a6fa:	b017      	add	sp, #92	@ 0x5c
 800a6fc:	ecbd 8b0a 	vpop	{d8-d12}
 800a700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a704:	2920      	cmp	r1, #32
 800a706:	d1cd      	bne.n	800a6a4 <_strtod_l+0x34>
 800a708:	3201      	adds	r2, #1
 800a70a:	e7c0      	b.n	800a68e <_strtod_l+0x1e>
 800a70c:	292d      	cmp	r1, #45	@ 0x2d
 800a70e:	d1c9      	bne.n	800a6a4 <_strtod_l+0x34>
 800a710:	2101      	movs	r1, #1
 800a712:	9108      	str	r1, [sp, #32]
 800a714:	1c51      	adds	r1, r2, #1
 800a716:	9111      	str	r1, [sp, #68]	@ 0x44
 800a718:	7852      	ldrb	r2, [r2, #1]
 800a71a:	2a00      	cmp	r2, #0
 800a71c:	d1c4      	bne.n	800a6a8 <_strtod_l+0x38>
 800a71e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a720:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a724:	2b00      	cmp	r3, #0
 800a726:	f040 8517 	bne.w	800b158 <_strtod_l+0xae8>
 800a72a:	ec4b ab10 	vmov	d0, sl, fp
 800a72e:	e7e4      	b.n	800a6fa <_strtod_l+0x8a>
 800a730:	2100      	movs	r1, #0
 800a732:	e7ee      	b.n	800a712 <_strtod_l+0xa2>
 800a734:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a736:	b13a      	cbz	r2, 800a748 <_strtod_l+0xd8>
 800a738:	2135      	movs	r1, #53	@ 0x35
 800a73a:	a814      	add	r0, sp, #80	@ 0x50
 800a73c:	f003 f9d9 	bl	800daf2 <__copybits>
 800a740:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a742:	9805      	ldr	r0, [sp, #20]
 800a744:	f002 fdb2 	bl	800d2ac <_Bfree>
 800a748:	1e73      	subs	r3, r6, #1
 800a74a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a74c:	2b04      	cmp	r3, #4
 800a74e:	d806      	bhi.n	800a75e <_strtod_l+0xee>
 800a750:	e8df f003 	tbb	[pc, r3]
 800a754:	201d0314 	.word	0x201d0314
 800a758:	14          	.byte	0x14
 800a759:	00          	.byte	0x00
 800a75a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a75e:	05e3      	lsls	r3, r4, #23
 800a760:	bf48      	it	mi
 800a762:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a766:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a76a:	0d1b      	lsrs	r3, r3, #20
 800a76c:	051b      	lsls	r3, r3, #20
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d1b9      	bne.n	800a6e6 <_strtod_l+0x76>
 800a772:	f001 fae3 	bl	800bd3c <__errno>
 800a776:	2322      	movs	r3, #34	@ 0x22
 800a778:	6003      	str	r3, [r0, #0]
 800a77a:	e7b4      	b.n	800a6e6 <_strtod_l+0x76>
 800a77c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a780:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a784:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a788:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a78c:	e7e7      	b.n	800a75e <_strtod_l+0xee>
 800a78e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a910 <_strtod_l+0x2a0>
 800a792:	e7e4      	b.n	800a75e <_strtod_l+0xee>
 800a794:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a798:	f04f 3aff 	mov.w	sl, #4294967295
 800a79c:	e7df      	b.n	800a75e <_strtod_l+0xee>
 800a79e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7a0:	1c5a      	adds	r2, r3, #1
 800a7a2:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7a4:	785b      	ldrb	r3, [r3, #1]
 800a7a6:	2b30      	cmp	r3, #48	@ 0x30
 800a7a8:	d0f9      	beq.n	800a79e <_strtod_l+0x12e>
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d09b      	beq.n	800a6e6 <_strtod_l+0x76>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	9307      	str	r3, [sp, #28]
 800a7b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7b4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	9306      	str	r3, [sp, #24]
 800a7ba:	4699      	mov	r9, r3
 800a7bc:	461d      	mov	r5, r3
 800a7be:	220a      	movs	r2, #10
 800a7c0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a7c2:	7804      	ldrb	r4, [r0, #0]
 800a7c4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a7c8:	b2d9      	uxtb	r1, r3
 800a7ca:	2909      	cmp	r1, #9
 800a7cc:	d92a      	bls.n	800a824 <_strtod_l+0x1b4>
 800a7ce:	494f      	ldr	r1, [pc, #316]	@ (800a90c <_strtod_l+0x29c>)
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	f001 fa56 	bl	800bc82 <strncmp>
 800a7d6:	b398      	cbz	r0, 800a840 <_strtod_l+0x1d0>
 800a7d8:	2000      	movs	r0, #0
 800a7da:	4622      	mov	r2, r4
 800a7dc:	462b      	mov	r3, r5
 800a7de:	4607      	mov	r7, r0
 800a7e0:	4601      	mov	r1, r0
 800a7e2:	2a65      	cmp	r2, #101	@ 0x65
 800a7e4:	d001      	beq.n	800a7ea <_strtod_l+0x17a>
 800a7e6:	2a45      	cmp	r2, #69	@ 0x45
 800a7e8:	d118      	bne.n	800a81c <_strtod_l+0x1ac>
 800a7ea:	b91b      	cbnz	r3, 800a7f4 <_strtod_l+0x184>
 800a7ec:	9b07      	ldr	r3, [sp, #28]
 800a7ee:	4303      	orrs	r3, r0
 800a7f0:	d095      	beq.n	800a71e <_strtod_l+0xae>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a7f8:	f108 0201 	add.w	r2, r8, #1
 800a7fc:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7fe:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a802:	2a2b      	cmp	r2, #43	@ 0x2b
 800a804:	d074      	beq.n	800a8f0 <_strtod_l+0x280>
 800a806:	2a2d      	cmp	r2, #45	@ 0x2d
 800a808:	d07a      	beq.n	800a900 <_strtod_l+0x290>
 800a80a:	f04f 0e00 	mov.w	lr, #0
 800a80e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a812:	2c09      	cmp	r4, #9
 800a814:	f240 8082 	bls.w	800a91c <_strtod_l+0x2ac>
 800a818:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a81c:	2400      	movs	r4, #0
 800a81e:	e09d      	b.n	800a95c <_strtod_l+0x2ec>
 800a820:	2300      	movs	r3, #0
 800a822:	e7c5      	b.n	800a7b0 <_strtod_l+0x140>
 800a824:	2d08      	cmp	r5, #8
 800a826:	bfc8      	it	gt
 800a828:	9906      	ldrgt	r1, [sp, #24]
 800a82a:	f100 0001 	add.w	r0, r0, #1
 800a82e:	bfca      	itet	gt
 800a830:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a834:	fb02 3909 	mlale	r9, r2, r9, r3
 800a838:	9306      	strgt	r3, [sp, #24]
 800a83a:	3501      	adds	r5, #1
 800a83c:	9011      	str	r0, [sp, #68]	@ 0x44
 800a83e:	e7bf      	b.n	800a7c0 <_strtod_l+0x150>
 800a840:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a842:	1c5a      	adds	r2, r3, #1
 800a844:	9211      	str	r2, [sp, #68]	@ 0x44
 800a846:	785a      	ldrb	r2, [r3, #1]
 800a848:	b3bd      	cbz	r5, 800a8ba <_strtod_l+0x24a>
 800a84a:	4607      	mov	r7, r0
 800a84c:	462b      	mov	r3, r5
 800a84e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a852:	2909      	cmp	r1, #9
 800a854:	d912      	bls.n	800a87c <_strtod_l+0x20c>
 800a856:	2101      	movs	r1, #1
 800a858:	e7c3      	b.n	800a7e2 <_strtod_l+0x172>
 800a85a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a85c:	1c5a      	adds	r2, r3, #1
 800a85e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a860:	785a      	ldrb	r2, [r3, #1]
 800a862:	3001      	adds	r0, #1
 800a864:	2a30      	cmp	r2, #48	@ 0x30
 800a866:	d0f8      	beq.n	800a85a <_strtod_l+0x1ea>
 800a868:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a86c:	2b08      	cmp	r3, #8
 800a86e:	f200 847a 	bhi.w	800b166 <_strtod_l+0xaf6>
 800a872:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a874:	930a      	str	r3, [sp, #40]	@ 0x28
 800a876:	4607      	mov	r7, r0
 800a878:	2000      	movs	r0, #0
 800a87a:	4603      	mov	r3, r0
 800a87c:	3a30      	subs	r2, #48	@ 0x30
 800a87e:	f100 0101 	add.w	r1, r0, #1
 800a882:	d014      	beq.n	800a8ae <_strtod_l+0x23e>
 800a884:	440f      	add	r7, r1
 800a886:	469c      	mov	ip, r3
 800a888:	f04f 0e0a 	mov.w	lr, #10
 800a88c:	f10c 0401 	add.w	r4, ip, #1
 800a890:	1ae6      	subs	r6, r4, r3
 800a892:	42b1      	cmp	r1, r6
 800a894:	dc13      	bgt.n	800a8be <_strtod_l+0x24e>
 800a896:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a89a:	1819      	adds	r1, r3, r0
 800a89c:	2908      	cmp	r1, #8
 800a89e:	f103 0301 	add.w	r3, r3, #1
 800a8a2:	4403      	add	r3, r0
 800a8a4:	dc19      	bgt.n	800a8da <_strtod_l+0x26a>
 800a8a6:	210a      	movs	r1, #10
 800a8a8:	fb01 2909 	mla	r9, r1, r9, r2
 800a8ac:	2100      	movs	r1, #0
 800a8ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8b0:	1c50      	adds	r0, r2, #1
 800a8b2:	9011      	str	r0, [sp, #68]	@ 0x44
 800a8b4:	7852      	ldrb	r2, [r2, #1]
 800a8b6:	4608      	mov	r0, r1
 800a8b8:	e7c9      	b.n	800a84e <_strtod_l+0x1de>
 800a8ba:	4628      	mov	r0, r5
 800a8bc:	e7d2      	b.n	800a864 <_strtod_l+0x1f4>
 800a8be:	f1bc 0f08 	cmp.w	ip, #8
 800a8c2:	dc03      	bgt.n	800a8cc <_strtod_l+0x25c>
 800a8c4:	fb0e f909 	mul.w	r9, lr, r9
 800a8c8:	46a4      	mov	ip, r4
 800a8ca:	e7df      	b.n	800a88c <_strtod_l+0x21c>
 800a8cc:	2c10      	cmp	r4, #16
 800a8ce:	bfde      	ittt	le
 800a8d0:	9e06      	ldrle	r6, [sp, #24]
 800a8d2:	fb0e f606 	mulle.w	r6, lr, r6
 800a8d6:	9606      	strle	r6, [sp, #24]
 800a8d8:	e7f6      	b.n	800a8c8 <_strtod_l+0x258>
 800a8da:	290f      	cmp	r1, #15
 800a8dc:	bfdf      	itttt	le
 800a8de:	9806      	ldrle	r0, [sp, #24]
 800a8e0:	210a      	movle	r1, #10
 800a8e2:	fb01 2200 	mlale	r2, r1, r0, r2
 800a8e6:	9206      	strle	r2, [sp, #24]
 800a8e8:	e7e0      	b.n	800a8ac <_strtod_l+0x23c>
 800a8ea:	2700      	movs	r7, #0
 800a8ec:	2101      	movs	r1, #1
 800a8ee:	e77d      	b.n	800a7ec <_strtod_l+0x17c>
 800a8f0:	f04f 0e00 	mov.w	lr, #0
 800a8f4:	f108 0202 	add.w	r2, r8, #2
 800a8f8:	9211      	str	r2, [sp, #68]	@ 0x44
 800a8fa:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a8fe:	e786      	b.n	800a80e <_strtod_l+0x19e>
 800a900:	f04f 0e01 	mov.w	lr, #1
 800a904:	e7f6      	b.n	800a8f4 <_strtod_l+0x284>
 800a906:	bf00      	nop
 800a908:	0800e8dc 	.word	0x0800e8dc
 800a90c:	0800e6f4 	.word	0x0800e6f4
 800a910:	7ff00000 	.word	0x7ff00000
 800a914:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a916:	1c54      	adds	r4, r2, #1
 800a918:	9411      	str	r4, [sp, #68]	@ 0x44
 800a91a:	7852      	ldrb	r2, [r2, #1]
 800a91c:	2a30      	cmp	r2, #48	@ 0x30
 800a91e:	d0f9      	beq.n	800a914 <_strtod_l+0x2a4>
 800a920:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a924:	2c08      	cmp	r4, #8
 800a926:	f63f af79 	bhi.w	800a81c <_strtod_l+0x1ac>
 800a92a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a92e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a930:	9209      	str	r2, [sp, #36]	@ 0x24
 800a932:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a934:	1c54      	adds	r4, r2, #1
 800a936:	9411      	str	r4, [sp, #68]	@ 0x44
 800a938:	7852      	ldrb	r2, [r2, #1]
 800a93a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a93e:	2e09      	cmp	r6, #9
 800a940:	d937      	bls.n	800a9b2 <_strtod_l+0x342>
 800a942:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a944:	1ba4      	subs	r4, r4, r6
 800a946:	2c08      	cmp	r4, #8
 800a948:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a94c:	dc02      	bgt.n	800a954 <_strtod_l+0x2e4>
 800a94e:	4564      	cmp	r4, ip
 800a950:	bfa8      	it	ge
 800a952:	4664      	movge	r4, ip
 800a954:	f1be 0f00 	cmp.w	lr, #0
 800a958:	d000      	beq.n	800a95c <_strtod_l+0x2ec>
 800a95a:	4264      	negs	r4, r4
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d14d      	bne.n	800a9fc <_strtod_l+0x38c>
 800a960:	9b07      	ldr	r3, [sp, #28]
 800a962:	4318      	orrs	r0, r3
 800a964:	f47f aebf 	bne.w	800a6e6 <_strtod_l+0x76>
 800a968:	2900      	cmp	r1, #0
 800a96a:	f47f aed8 	bne.w	800a71e <_strtod_l+0xae>
 800a96e:	2a69      	cmp	r2, #105	@ 0x69
 800a970:	d027      	beq.n	800a9c2 <_strtod_l+0x352>
 800a972:	dc24      	bgt.n	800a9be <_strtod_l+0x34e>
 800a974:	2a49      	cmp	r2, #73	@ 0x49
 800a976:	d024      	beq.n	800a9c2 <_strtod_l+0x352>
 800a978:	2a4e      	cmp	r2, #78	@ 0x4e
 800a97a:	f47f aed0 	bne.w	800a71e <_strtod_l+0xae>
 800a97e:	4997      	ldr	r1, [pc, #604]	@ (800abdc <_strtod_l+0x56c>)
 800a980:	a811      	add	r0, sp, #68	@ 0x44
 800a982:	f002 fadb 	bl	800cf3c <__match>
 800a986:	2800      	cmp	r0, #0
 800a988:	f43f aec9 	beq.w	800a71e <_strtod_l+0xae>
 800a98c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	2b28      	cmp	r3, #40	@ 0x28
 800a992:	d12d      	bne.n	800a9f0 <_strtod_l+0x380>
 800a994:	4992      	ldr	r1, [pc, #584]	@ (800abe0 <_strtod_l+0x570>)
 800a996:	aa14      	add	r2, sp, #80	@ 0x50
 800a998:	a811      	add	r0, sp, #68	@ 0x44
 800a99a:	f002 fae3 	bl	800cf64 <__hexnan>
 800a99e:	2805      	cmp	r0, #5
 800a9a0:	d126      	bne.n	800a9f0 <_strtod_l+0x380>
 800a9a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a9a4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a9a8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a9ac:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a9b0:	e699      	b.n	800a6e6 <_strtod_l+0x76>
 800a9b2:	240a      	movs	r4, #10
 800a9b4:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a9b8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a9bc:	e7b9      	b.n	800a932 <_strtod_l+0x2c2>
 800a9be:	2a6e      	cmp	r2, #110	@ 0x6e
 800a9c0:	e7db      	b.n	800a97a <_strtod_l+0x30a>
 800a9c2:	4988      	ldr	r1, [pc, #544]	@ (800abe4 <_strtod_l+0x574>)
 800a9c4:	a811      	add	r0, sp, #68	@ 0x44
 800a9c6:	f002 fab9 	bl	800cf3c <__match>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	f43f aea7 	beq.w	800a71e <_strtod_l+0xae>
 800a9d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9d2:	4985      	ldr	r1, [pc, #532]	@ (800abe8 <_strtod_l+0x578>)
 800a9d4:	3b01      	subs	r3, #1
 800a9d6:	a811      	add	r0, sp, #68	@ 0x44
 800a9d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9da:	f002 faaf 	bl	800cf3c <__match>
 800a9de:	b910      	cbnz	r0, 800a9e6 <_strtod_l+0x376>
 800a9e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9e6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800abfc <_strtod_l+0x58c>
 800a9ea:	f04f 0a00 	mov.w	sl, #0
 800a9ee:	e67a      	b.n	800a6e6 <_strtod_l+0x76>
 800a9f0:	487e      	ldr	r0, [pc, #504]	@ (800abec <_strtod_l+0x57c>)
 800a9f2:	f001 f9e1 	bl	800bdb8 <nan>
 800a9f6:	ec5b ab10 	vmov	sl, fp, d0
 800a9fa:	e674      	b.n	800a6e6 <_strtod_l+0x76>
 800a9fc:	ee07 9a90 	vmov	s15, r9
 800aa00:	1be2      	subs	r2, r4, r7
 800aa02:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800aa06:	2d00      	cmp	r5, #0
 800aa08:	bf08      	it	eq
 800aa0a:	461d      	moveq	r5, r3
 800aa0c:	2b10      	cmp	r3, #16
 800aa0e:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa10:	461a      	mov	r2, r3
 800aa12:	bfa8      	it	ge
 800aa14:	2210      	movge	r2, #16
 800aa16:	2b09      	cmp	r3, #9
 800aa18:	ec5b ab17 	vmov	sl, fp, d7
 800aa1c:	dc15      	bgt.n	800aa4a <_strtod_l+0x3da>
 800aa1e:	1be1      	subs	r1, r4, r7
 800aa20:	2900      	cmp	r1, #0
 800aa22:	f43f ae60 	beq.w	800a6e6 <_strtod_l+0x76>
 800aa26:	eba4 0107 	sub.w	r1, r4, r7
 800aa2a:	dd72      	ble.n	800ab12 <_strtod_l+0x4a2>
 800aa2c:	2916      	cmp	r1, #22
 800aa2e:	dc59      	bgt.n	800aae4 <_strtod_l+0x474>
 800aa30:	4b6f      	ldr	r3, [pc, #444]	@ (800abf0 <_strtod_l+0x580>)
 800aa32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa38:	ed93 7b00 	vldr	d7, [r3]
 800aa3c:	ec4b ab16 	vmov	d6, sl, fp
 800aa40:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa44:	ec5b ab17 	vmov	sl, fp, d7
 800aa48:	e64d      	b.n	800a6e6 <_strtod_l+0x76>
 800aa4a:	4969      	ldr	r1, [pc, #420]	@ (800abf0 <_strtod_l+0x580>)
 800aa4c:	eddd 6a06 	vldr	s13, [sp, #24]
 800aa50:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800aa54:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800aa58:	2b0f      	cmp	r3, #15
 800aa5a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800aa5e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800aa62:	ec5b ab16 	vmov	sl, fp, d6
 800aa66:	ddda      	ble.n	800aa1e <_strtod_l+0x3ae>
 800aa68:	1a9a      	subs	r2, r3, r2
 800aa6a:	1be1      	subs	r1, r4, r7
 800aa6c:	440a      	add	r2, r1
 800aa6e:	2a00      	cmp	r2, #0
 800aa70:	f340 8094 	ble.w	800ab9c <_strtod_l+0x52c>
 800aa74:	f012 000f 	ands.w	r0, r2, #15
 800aa78:	d00a      	beq.n	800aa90 <_strtod_l+0x420>
 800aa7a:	495d      	ldr	r1, [pc, #372]	@ (800abf0 <_strtod_l+0x580>)
 800aa7c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800aa80:	ed91 7b00 	vldr	d7, [r1]
 800aa84:	ec4b ab16 	vmov	d6, sl, fp
 800aa88:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa8c:	ec5b ab17 	vmov	sl, fp, d7
 800aa90:	f032 020f 	bics.w	r2, r2, #15
 800aa94:	d073      	beq.n	800ab7e <_strtod_l+0x50e>
 800aa96:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800aa9a:	dd47      	ble.n	800ab2c <_strtod_l+0x4bc>
 800aa9c:	2400      	movs	r4, #0
 800aa9e:	4625      	mov	r5, r4
 800aaa0:	9407      	str	r4, [sp, #28]
 800aaa2:	4626      	mov	r6, r4
 800aaa4:	9a05      	ldr	r2, [sp, #20]
 800aaa6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800abfc <_strtod_l+0x58c>
 800aaaa:	2322      	movs	r3, #34	@ 0x22
 800aaac:	6013      	str	r3, [r2, #0]
 800aaae:	f04f 0a00 	mov.w	sl, #0
 800aab2:	9b07      	ldr	r3, [sp, #28]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f43f ae16 	beq.w	800a6e6 <_strtod_l+0x76>
 800aaba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aabc:	9805      	ldr	r0, [sp, #20]
 800aabe:	f002 fbf5 	bl	800d2ac <_Bfree>
 800aac2:	9805      	ldr	r0, [sp, #20]
 800aac4:	4631      	mov	r1, r6
 800aac6:	f002 fbf1 	bl	800d2ac <_Bfree>
 800aaca:	9805      	ldr	r0, [sp, #20]
 800aacc:	4629      	mov	r1, r5
 800aace:	f002 fbed 	bl	800d2ac <_Bfree>
 800aad2:	9907      	ldr	r1, [sp, #28]
 800aad4:	9805      	ldr	r0, [sp, #20]
 800aad6:	f002 fbe9 	bl	800d2ac <_Bfree>
 800aada:	9805      	ldr	r0, [sp, #20]
 800aadc:	4621      	mov	r1, r4
 800aade:	f002 fbe5 	bl	800d2ac <_Bfree>
 800aae2:	e600      	b.n	800a6e6 <_strtod_l+0x76>
 800aae4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800aae8:	1be0      	subs	r0, r4, r7
 800aaea:	4281      	cmp	r1, r0
 800aaec:	dbbc      	blt.n	800aa68 <_strtod_l+0x3f8>
 800aaee:	4a40      	ldr	r2, [pc, #256]	@ (800abf0 <_strtod_l+0x580>)
 800aaf0:	f1c3 030f 	rsb	r3, r3, #15
 800aaf4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800aaf8:	ed91 7b00 	vldr	d7, [r1]
 800aafc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aafe:	ec4b ab16 	vmov	d6, sl, fp
 800ab02:	1acb      	subs	r3, r1, r3
 800ab04:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ab08:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab0c:	ed92 6b00 	vldr	d6, [r2]
 800ab10:	e796      	b.n	800aa40 <_strtod_l+0x3d0>
 800ab12:	3116      	adds	r1, #22
 800ab14:	dba8      	blt.n	800aa68 <_strtod_l+0x3f8>
 800ab16:	4b36      	ldr	r3, [pc, #216]	@ (800abf0 <_strtod_l+0x580>)
 800ab18:	1b3c      	subs	r4, r7, r4
 800ab1a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ab1e:	ed94 7b00 	vldr	d7, [r4]
 800ab22:	ec4b ab16 	vmov	d6, sl, fp
 800ab26:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ab2a:	e78b      	b.n	800aa44 <_strtod_l+0x3d4>
 800ab2c:	2000      	movs	r0, #0
 800ab2e:	ec4b ab17 	vmov	d7, sl, fp
 800ab32:	4e30      	ldr	r6, [pc, #192]	@ (800abf4 <_strtod_l+0x584>)
 800ab34:	1112      	asrs	r2, r2, #4
 800ab36:	4601      	mov	r1, r0
 800ab38:	2a01      	cmp	r2, #1
 800ab3a:	dc23      	bgt.n	800ab84 <_strtod_l+0x514>
 800ab3c:	b108      	cbz	r0, 800ab42 <_strtod_l+0x4d2>
 800ab3e:	ec5b ab17 	vmov	sl, fp, d7
 800ab42:	4a2c      	ldr	r2, [pc, #176]	@ (800abf4 <_strtod_l+0x584>)
 800ab44:	482c      	ldr	r0, [pc, #176]	@ (800abf8 <_strtod_l+0x588>)
 800ab46:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ab4a:	ed92 7b00 	vldr	d7, [r2]
 800ab4e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ab52:	ec4b ab16 	vmov	d6, sl, fp
 800ab56:	4a29      	ldr	r2, [pc, #164]	@ (800abfc <_strtod_l+0x58c>)
 800ab58:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab5c:	ee17 1a90 	vmov	r1, s15
 800ab60:	400a      	ands	r2, r1
 800ab62:	4282      	cmp	r2, r0
 800ab64:	ec5b ab17 	vmov	sl, fp, d7
 800ab68:	d898      	bhi.n	800aa9c <_strtod_l+0x42c>
 800ab6a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800ab6e:	4282      	cmp	r2, r0
 800ab70:	bf86      	itte	hi
 800ab72:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ac00 <_strtod_l+0x590>
 800ab76:	f04f 3aff 	movhi.w	sl, #4294967295
 800ab7a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800ab7e:	2200      	movs	r2, #0
 800ab80:	9206      	str	r2, [sp, #24]
 800ab82:	e076      	b.n	800ac72 <_strtod_l+0x602>
 800ab84:	f012 0f01 	tst.w	r2, #1
 800ab88:	d004      	beq.n	800ab94 <_strtod_l+0x524>
 800ab8a:	ed96 6b00 	vldr	d6, [r6]
 800ab8e:	2001      	movs	r0, #1
 800ab90:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab94:	3101      	adds	r1, #1
 800ab96:	1052      	asrs	r2, r2, #1
 800ab98:	3608      	adds	r6, #8
 800ab9a:	e7cd      	b.n	800ab38 <_strtod_l+0x4c8>
 800ab9c:	d0ef      	beq.n	800ab7e <_strtod_l+0x50e>
 800ab9e:	4252      	negs	r2, r2
 800aba0:	f012 000f 	ands.w	r0, r2, #15
 800aba4:	d00a      	beq.n	800abbc <_strtod_l+0x54c>
 800aba6:	4912      	ldr	r1, [pc, #72]	@ (800abf0 <_strtod_l+0x580>)
 800aba8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800abac:	ed91 7b00 	vldr	d7, [r1]
 800abb0:	ec4b ab16 	vmov	d6, sl, fp
 800abb4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800abb8:	ec5b ab17 	vmov	sl, fp, d7
 800abbc:	1112      	asrs	r2, r2, #4
 800abbe:	d0de      	beq.n	800ab7e <_strtod_l+0x50e>
 800abc0:	2a1f      	cmp	r2, #31
 800abc2:	dd1f      	ble.n	800ac04 <_strtod_l+0x594>
 800abc4:	2400      	movs	r4, #0
 800abc6:	4625      	mov	r5, r4
 800abc8:	9407      	str	r4, [sp, #28]
 800abca:	4626      	mov	r6, r4
 800abcc:	9a05      	ldr	r2, [sp, #20]
 800abce:	2322      	movs	r3, #34	@ 0x22
 800abd0:	f04f 0a00 	mov.w	sl, #0
 800abd4:	f04f 0b00 	mov.w	fp, #0
 800abd8:	6013      	str	r3, [r2, #0]
 800abda:	e76a      	b.n	800aab2 <_strtod_l+0x442>
 800abdc:	0800e703 	.word	0x0800e703
 800abe0:	0800e8c8 	.word	0x0800e8c8
 800abe4:	0800e6fb 	.word	0x0800e6fb
 800abe8:	0800e735 	.word	0x0800e735
 800abec:	0800e8c4 	.word	0x0800e8c4
 800abf0:	0800e950 	.word	0x0800e950
 800abf4:	0800e928 	.word	0x0800e928
 800abf8:	7ca00000 	.word	0x7ca00000
 800abfc:	7ff00000 	.word	0x7ff00000
 800ac00:	7fefffff 	.word	0x7fefffff
 800ac04:	f012 0110 	ands.w	r1, r2, #16
 800ac08:	bf18      	it	ne
 800ac0a:	216a      	movne	r1, #106	@ 0x6a
 800ac0c:	9106      	str	r1, [sp, #24]
 800ac0e:	ec4b ab17 	vmov	d7, sl, fp
 800ac12:	49af      	ldr	r1, [pc, #700]	@ (800aed0 <_strtod_l+0x860>)
 800ac14:	2000      	movs	r0, #0
 800ac16:	07d6      	lsls	r6, r2, #31
 800ac18:	d504      	bpl.n	800ac24 <_strtod_l+0x5b4>
 800ac1a:	ed91 6b00 	vldr	d6, [r1]
 800ac1e:	2001      	movs	r0, #1
 800ac20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac24:	1052      	asrs	r2, r2, #1
 800ac26:	f101 0108 	add.w	r1, r1, #8
 800ac2a:	d1f4      	bne.n	800ac16 <_strtod_l+0x5a6>
 800ac2c:	b108      	cbz	r0, 800ac32 <_strtod_l+0x5c2>
 800ac2e:	ec5b ab17 	vmov	sl, fp, d7
 800ac32:	9a06      	ldr	r2, [sp, #24]
 800ac34:	b1b2      	cbz	r2, 800ac64 <_strtod_l+0x5f4>
 800ac36:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ac3a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ac3e:	2a00      	cmp	r2, #0
 800ac40:	4658      	mov	r0, fp
 800ac42:	dd0f      	ble.n	800ac64 <_strtod_l+0x5f4>
 800ac44:	2a1f      	cmp	r2, #31
 800ac46:	dd55      	ble.n	800acf4 <_strtod_l+0x684>
 800ac48:	2a34      	cmp	r2, #52	@ 0x34
 800ac4a:	bfde      	ittt	le
 800ac4c:	f04f 32ff 	movle.w	r2, #4294967295
 800ac50:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800ac54:	408a      	lslle	r2, r1
 800ac56:	f04f 0a00 	mov.w	sl, #0
 800ac5a:	bfcc      	ite	gt
 800ac5c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ac60:	ea02 0b00 	andle.w	fp, r2, r0
 800ac64:	ec4b ab17 	vmov	d7, sl, fp
 800ac68:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ac6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac70:	d0a8      	beq.n	800abc4 <_strtod_l+0x554>
 800ac72:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac74:	9805      	ldr	r0, [sp, #20]
 800ac76:	f8cd 9000 	str.w	r9, [sp]
 800ac7a:	462a      	mov	r2, r5
 800ac7c:	f002 fb7e 	bl	800d37c <__s2b>
 800ac80:	9007      	str	r0, [sp, #28]
 800ac82:	2800      	cmp	r0, #0
 800ac84:	f43f af0a 	beq.w	800aa9c <_strtod_l+0x42c>
 800ac88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac8a:	1b3f      	subs	r7, r7, r4
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	bfb4      	ite	lt
 800ac90:	463b      	movlt	r3, r7
 800ac92:	2300      	movge	r3, #0
 800ac94:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac98:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800aec0 <_strtod_l+0x850>
 800ac9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aca0:	2400      	movs	r4, #0
 800aca2:	930d      	str	r3, [sp, #52]	@ 0x34
 800aca4:	4625      	mov	r5, r4
 800aca6:	9b07      	ldr	r3, [sp, #28]
 800aca8:	9805      	ldr	r0, [sp, #20]
 800acaa:	6859      	ldr	r1, [r3, #4]
 800acac:	f002 fabe 	bl	800d22c <_Balloc>
 800acb0:	4606      	mov	r6, r0
 800acb2:	2800      	cmp	r0, #0
 800acb4:	f43f aef6 	beq.w	800aaa4 <_strtod_l+0x434>
 800acb8:	9b07      	ldr	r3, [sp, #28]
 800acba:	691a      	ldr	r2, [r3, #16]
 800acbc:	ec4b ab19 	vmov	d9, sl, fp
 800acc0:	3202      	adds	r2, #2
 800acc2:	f103 010c 	add.w	r1, r3, #12
 800acc6:	0092      	lsls	r2, r2, #2
 800acc8:	300c      	adds	r0, #12
 800acca:	f001 f864 	bl	800bd96 <memcpy>
 800acce:	eeb0 0b49 	vmov.f64	d0, d9
 800acd2:	9805      	ldr	r0, [sp, #20]
 800acd4:	aa14      	add	r2, sp, #80	@ 0x50
 800acd6:	a913      	add	r1, sp, #76	@ 0x4c
 800acd8:	f002 fe84 	bl	800d9e4 <__d2b>
 800acdc:	9012      	str	r0, [sp, #72]	@ 0x48
 800acde:	2800      	cmp	r0, #0
 800ace0:	f43f aee0 	beq.w	800aaa4 <_strtod_l+0x434>
 800ace4:	9805      	ldr	r0, [sp, #20]
 800ace6:	2101      	movs	r1, #1
 800ace8:	f002 fbde 	bl	800d4a8 <__i2b>
 800acec:	4605      	mov	r5, r0
 800acee:	b940      	cbnz	r0, 800ad02 <_strtod_l+0x692>
 800acf0:	2500      	movs	r5, #0
 800acf2:	e6d7      	b.n	800aaa4 <_strtod_l+0x434>
 800acf4:	f04f 31ff 	mov.w	r1, #4294967295
 800acf8:	fa01 f202 	lsl.w	r2, r1, r2
 800acfc:	ea02 0a0a 	and.w	sl, r2, sl
 800ad00:	e7b0      	b.n	800ac64 <_strtod_l+0x5f4>
 800ad02:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ad04:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ad06:	2f00      	cmp	r7, #0
 800ad08:	bfab      	itete	ge
 800ad0a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ad0c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ad0e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ad12:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ad16:	bfac      	ite	ge
 800ad18:	eb07 0903 	addge.w	r9, r7, r3
 800ad1c:	eba3 0807 	sublt.w	r8, r3, r7
 800ad20:	9b06      	ldr	r3, [sp, #24]
 800ad22:	1aff      	subs	r7, r7, r3
 800ad24:	4417      	add	r7, r2
 800ad26:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ad2a:	4a6a      	ldr	r2, [pc, #424]	@ (800aed4 <_strtod_l+0x864>)
 800ad2c:	3f01      	subs	r7, #1
 800ad2e:	4297      	cmp	r7, r2
 800ad30:	da51      	bge.n	800add6 <_strtod_l+0x766>
 800ad32:	1bd1      	subs	r1, r2, r7
 800ad34:	291f      	cmp	r1, #31
 800ad36:	eba3 0301 	sub.w	r3, r3, r1
 800ad3a:	f04f 0201 	mov.w	r2, #1
 800ad3e:	dc3e      	bgt.n	800adbe <_strtod_l+0x74e>
 800ad40:	408a      	lsls	r2, r1
 800ad42:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad44:	2200      	movs	r2, #0
 800ad46:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad48:	eb09 0703 	add.w	r7, r9, r3
 800ad4c:	4498      	add	r8, r3
 800ad4e:	9b06      	ldr	r3, [sp, #24]
 800ad50:	45b9      	cmp	r9, r7
 800ad52:	4498      	add	r8, r3
 800ad54:	464b      	mov	r3, r9
 800ad56:	bfa8      	it	ge
 800ad58:	463b      	movge	r3, r7
 800ad5a:	4543      	cmp	r3, r8
 800ad5c:	bfa8      	it	ge
 800ad5e:	4643      	movge	r3, r8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	bfc2      	ittt	gt
 800ad64:	1aff      	subgt	r7, r7, r3
 800ad66:	eba8 0803 	subgt.w	r8, r8, r3
 800ad6a:	eba9 0903 	subgt.w	r9, r9, r3
 800ad6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	dd16      	ble.n	800ada2 <_strtod_l+0x732>
 800ad74:	4629      	mov	r1, r5
 800ad76:	9805      	ldr	r0, [sp, #20]
 800ad78:	461a      	mov	r2, r3
 800ad7a:	f002 fc4d 	bl	800d618 <__pow5mult>
 800ad7e:	4605      	mov	r5, r0
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d0b5      	beq.n	800acf0 <_strtod_l+0x680>
 800ad84:	4601      	mov	r1, r0
 800ad86:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad88:	9805      	ldr	r0, [sp, #20]
 800ad8a:	f002 fba3 	bl	800d4d4 <__multiply>
 800ad8e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ad90:	2800      	cmp	r0, #0
 800ad92:	f43f ae87 	beq.w	800aaa4 <_strtod_l+0x434>
 800ad96:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ad98:	9805      	ldr	r0, [sp, #20]
 800ad9a:	f002 fa87 	bl	800d2ac <_Bfree>
 800ad9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ada0:	9312      	str	r3, [sp, #72]	@ 0x48
 800ada2:	2f00      	cmp	r7, #0
 800ada4:	dc1b      	bgt.n	800adde <_strtod_l+0x76e>
 800ada6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	dd21      	ble.n	800adf0 <_strtod_l+0x780>
 800adac:	4631      	mov	r1, r6
 800adae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800adb0:	9805      	ldr	r0, [sp, #20]
 800adb2:	f002 fc31 	bl	800d618 <__pow5mult>
 800adb6:	4606      	mov	r6, r0
 800adb8:	b9d0      	cbnz	r0, 800adf0 <_strtod_l+0x780>
 800adba:	2600      	movs	r6, #0
 800adbc:	e672      	b.n	800aaa4 <_strtod_l+0x434>
 800adbe:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800adc2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800adc6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800adca:	37e2      	adds	r7, #226	@ 0xe2
 800adcc:	fa02 f107 	lsl.w	r1, r2, r7
 800add0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800add2:	920c      	str	r2, [sp, #48]	@ 0x30
 800add4:	e7b8      	b.n	800ad48 <_strtod_l+0x6d8>
 800add6:	2200      	movs	r2, #0
 800add8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800adda:	2201      	movs	r2, #1
 800addc:	e7f9      	b.n	800add2 <_strtod_l+0x762>
 800adde:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ade0:	9805      	ldr	r0, [sp, #20]
 800ade2:	463a      	mov	r2, r7
 800ade4:	f002 fc72 	bl	800d6cc <__lshift>
 800ade8:	9012      	str	r0, [sp, #72]	@ 0x48
 800adea:	2800      	cmp	r0, #0
 800adec:	d1db      	bne.n	800ada6 <_strtod_l+0x736>
 800adee:	e659      	b.n	800aaa4 <_strtod_l+0x434>
 800adf0:	f1b8 0f00 	cmp.w	r8, #0
 800adf4:	dd07      	ble.n	800ae06 <_strtod_l+0x796>
 800adf6:	4631      	mov	r1, r6
 800adf8:	9805      	ldr	r0, [sp, #20]
 800adfa:	4642      	mov	r2, r8
 800adfc:	f002 fc66 	bl	800d6cc <__lshift>
 800ae00:	4606      	mov	r6, r0
 800ae02:	2800      	cmp	r0, #0
 800ae04:	d0d9      	beq.n	800adba <_strtod_l+0x74a>
 800ae06:	f1b9 0f00 	cmp.w	r9, #0
 800ae0a:	dd08      	ble.n	800ae1e <_strtod_l+0x7ae>
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	9805      	ldr	r0, [sp, #20]
 800ae10:	464a      	mov	r2, r9
 800ae12:	f002 fc5b 	bl	800d6cc <__lshift>
 800ae16:	4605      	mov	r5, r0
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	f43f ae43 	beq.w	800aaa4 <_strtod_l+0x434>
 800ae1e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ae20:	9805      	ldr	r0, [sp, #20]
 800ae22:	4632      	mov	r2, r6
 800ae24:	f002 fcda 	bl	800d7dc <__mdiff>
 800ae28:	4604      	mov	r4, r0
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	f43f ae3a 	beq.w	800aaa4 <_strtod_l+0x434>
 800ae30:	2300      	movs	r3, #0
 800ae32:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ae36:	60c3      	str	r3, [r0, #12]
 800ae38:	4629      	mov	r1, r5
 800ae3a:	f002 fcb3 	bl	800d7a4 <__mcmp>
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	da4c      	bge.n	800aedc <_strtod_l+0x86c>
 800ae42:	ea58 080a 	orrs.w	r8, r8, sl
 800ae46:	d172      	bne.n	800af2e <_strtod_l+0x8be>
 800ae48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d16e      	bne.n	800af2e <_strtod_l+0x8be>
 800ae50:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae54:	0d1b      	lsrs	r3, r3, #20
 800ae56:	051b      	lsls	r3, r3, #20
 800ae58:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae5c:	d967      	bls.n	800af2e <_strtod_l+0x8be>
 800ae5e:	6963      	ldr	r3, [r4, #20]
 800ae60:	b913      	cbnz	r3, 800ae68 <_strtod_l+0x7f8>
 800ae62:	6923      	ldr	r3, [r4, #16]
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	dd62      	ble.n	800af2e <_strtod_l+0x8be>
 800ae68:	4621      	mov	r1, r4
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	9805      	ldr	r0, [sp, #20]
 800ae6e:	f002 fc2d 	bl	800d6cc <__lshift>
 800ae72:	4629      	mov	r1, r5
 800ae74:	4604      	mov	r4, r0
 800ae76:	f002 fc95 	bl	800d7a4 <__mcmp>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	dd57      	ble.n	800af2e <_strtod_l+0x8be>
 800ae7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae82:	9a06      	ldr	r2, [sp, #24]
 800ae84:	0d1b      	lsrs	r3, r3, #20
 800ae86:	051b      	lsls	r3, r3, #20
 800ae88:	2a00      	cmp	r2, #0
 800ae8a:	d06e      	beq.n	800af6a <_strtod_l+0x8fa>
 800ae8c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae90:	d86b      	bhi.n	800af6a <_strtod_l+0x8fa>
 800ae92:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ae96:	f67f ae99 	bls.w	800abcc <_strtod_l+0x55c>
 800ae9a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800aec8 <_strtod_l+0x858>
 800ae9e:	ec4b ab16 	vmov	d6, sl, fp
 800aea2:	4b0d      	ldr	r3, [pc, #52]	@ (800aed8 <_strtod_l+0x868>)
 800aea4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aea8:	ee17 2a90 	vmov	r2, s15
 800aeac:	4013      	ands	r3, r2
 800aeae:	ec5b ab17 	vmov	sl, fp, d7
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	f47f ae01 	bne.w	800aaba <_strtod_l+0x44a>
 800aeb8:	9a05      	ldr	r2, [sp, #20]
 800aeba:	2322      	movs	r3, #34	@ 0x22
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	e5fc      	b.n	800aaba <_strtod_l+0x44a>
 800aec0:	ffc00000 	.word	0xffc00000
 800aec4:	41dfffff 	.word	0x41dfffff
 800aec8:	00000000 	.word	0x00000000
 800aecc:	39500000 	.word	0x39500000
 800aed0:	0800e8f0 	.word	0x0800e8f0
 800aed4:	fffffc02 	.word	0xfffffc02
 800aed8:	7ff00000 	.word	0x7ff00000
 800aedc:	46d9      	mov	r9, fp
 800aede:	d15d      	bne.n	800af9c <_strtod_l+0x92c>
 800aee0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aee4:	f1b8 0f00 	cmp.w	r8, #0
 800aee8:	d02a      	beq.n	800af40 <_strtod_l+0x8d0>
 800aeea:	4aa9      	ldr	r2, [pc, #676]	@ (800b190 <_strtod_l+0xb20>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d12a      	bne.n	800af46 <_strtod_l+0x8d6>
 800aef0:	9b06      	ldr	r3, [sp, #24]
 800aef2:	4652      	mov	r2, sl
 800aef4:	b1fb      	cbz	r3, 800af36 <_strtod_l+0x8c6>
 800aef6:	4ba7      	ldr	r3, [pc, #668]	@ (800b194 <_strtod_l+0xb24>)
 800aef8:	ea0b 0303 	and.w	r3, fp, r3
 800aefc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800af00:	f04f 31ff 	mov.w	r1, #4294967295
 800af04:	d81a      	bhi.n	800af3c <_strtod_l+0x8cc>
 800af06:	0d1b      	lsrs	r3, r3, #20
 800af08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800af0c:	fa01 f303 	lsl.w	r3, r1, r3
 800af10:	429a      	cmp	r2, r3
 800af12:	d118      	bne.n	800af46 <_strtod_l+0x8d6>
 800af14:	4ba0      	ldr	r3, [pc, #640]	@ (800b198 <_strtod_l+0xb28>)
 800af16:	4599      	cmp	r9, r3
 800af18:	d102      	bne.n	800af20 <_strtod_l+0x8b0>
 800af1a:	3201      	adds	r2, #1
 800af1c:	f43f adc2 	beq.w	800aaa4 <_strtod_l+0x434>
 800af20:	4b9c      	ldr	r3, [pc, #624]	@ (800b194 <_strtod_l+0xb24>)
 800af22:	ea09 0303 	and.w	r3, r9, r3
 800af26:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800af2a:	f04f 0a00 	mov.w	sl, #0
 800af2e:	9b06      	ldr	r3, [sp, #24]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1b2      	bne.n	800ae9a <_strtod_l+0x82a>
 800af34:	e5c1      	b.n	800aaba <_strtod_l+0x44a>
 800af36:	f04f 33ff 	mov.w	r3, #4294967295
 800af3a:	e7e9      	b.n	800af10 <_strtod_l+0x8a0>
 800af3c:	460b      	mov	r3, r1
 800af3e:	e7e7      	b.n	800af10 <_strtod_l+0x8a0>
 800af40:	ea53 030a 	orrs.w	r3, r3, sl
 800af44:	d09b      	beq.n	800ae7e <_strtod_l+0x80e>
 800af46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af48:	b1c3      	cbz	r3, 800af7c <_strtod_l+0x90c>
 800af4a:	ea13 0f09 	tst.w	r3, r9
 800af4e:	d0ee      	beq.n	800af2e <_strtod_l+0x8be>
 800af50:	9a06      	ldr	r2, [sp, #24]
 800af52:	4650      	mov	r0, sl
 800af54:	4659      	mov	r1, fp
 800af56:	f1b8 0f00 	cmp.w	r8, #0
 800af5a:	d013      	beq.n	800af84 <_strtod_l+0x914>
 800af5c:	f7ff fb6b 	bl	800a636 <sulp>
 800af60:	ee39 7b00 	vadd.f64	d7, d9, d0
 800af64:	ec5b ab17 	vmov	sl, fp, d7
 800af68:	e7e1      	b.n	800af2e <_strtod_l+0x8be>
 800af6a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800af6e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800af72:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800af76:	f04f 3aff 	mov.w	sl, #4294967295
 800af7a:	e7d8      	b.n	800af2e <_strtod_l+0x8be>
 800af7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af7e:	ea13 0f0a 	tst.w	r3, sl
 800af82:	e7e4      	b.n	800af4e <_strtod_l+0x8de>
 800af84:	f7ff fb57 	bl	800a636 <sulp>
 800af88:	ee39 0b40 	vsub.f64	d0, d9, d0
 800af8c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800af90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af94:	ec5b ab10 	vmov	sl, fp, d0
 800af98:	d1c9      	bne.n	800af2e <_strtod_l+0x8be>
 800af9a:	e617      	b.n	800abcc <_strtod_l+0x55c>
 800af9c:	4629      	mov	r1, r5
 800af9e:	4620      	mov	r0, r4
 800afa0:	f002 fd78 	bl	800da94 <__ratio>
 800afa4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800afa8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800afac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afb0:	d85d      	bhi.n	800b06e <_strtod_l+0x9fe>
 800afb2:	f1b8 0f00 	cmp.w	r8, #0
 800afb6:	d164      	bne.n	800b082 <_strtod_l+0xa12>
 800afb8:	f1ba 0f00 	cmp.w	sl, #0
 800afbc:	d14b      	bne.n	800b056 <_strtod_l+0x9e6>
 800afbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afc2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d160      	bne.n	800b08c <_strtod_l+0xa1c>
 800afca:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800afce:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800afd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd6:	d401      	bmi.n	800afdc <_strtod_l+0x96c>
 800afd8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800afdc:	eeb1 ab48 	vneg.f64	d10, d8
 800afe0:	486c      	ldr	r0, [pc, #432]	@ (800b194 <_strtod_l+0xb24>)
 800afe2:	496e      	ldr	r1, [pc, #440]	@ (800b19c <_strtod_l+0xb2c>)
 800afe4:	ea09 0700 	and.w	r7, r9, r0
 800afe8:	428f      	cmp	r7, r1
 800afea:	ec53 2b1a 	vmov	r2, r3, d10
 800afee:	d17d      	bne.n	800b0ec <_strtod_l+0xa7c>
 800aff0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800aff4:	ec4b ab1c 	vmov	d12, sl, fp
 800aff8:	eeb0 0b4c 	vmov.f64	d0, d12
 800affc:	f002 fc82 	bl	800d904 <__ulp>
 800b000:	4864      	ldr	r0, [pc, #400]	@ (800b194 <_strtod_l+0xb24>)
 800b002:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800b006:	ee1c 3a90 	vmov	r3, s25
 800b00a:	4a65      	ldr	r2, [pc, #404]	@ (800b1a0 <_strtod_l+0xb30>)
 800b00c:	ea03 0100 	and.w	r1, r3, r0
 800b010:	4291      	cmp	r1, r2
 800b012:	ec5b ab1c 	vmov	sl, fp, d12
 800b016:	d93c      	bls.n	800b092 <_strtod_l+0xa22>
 800b018:	ee19 2a90 	vmov	r2, s19
 800b01c:	4b5e      	ldr	r3, [pc, #376]	@ (800b198 <_strtod_l+0xb28>)
 800b01e:	429a      	cmp	r2, r3
 800b020:	d104      	bne.n	800b02c <_strtod_l+0x9bc>
 800b022:	ee19 3a10 	vmov	r3, s18
 800b026:	3301      	adds	r3, #1
 800b028:	f43f ad3c 	beq.w	800aaa4 <_strtod_l+0x434>
 800b02c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800b198 <_strtod_l+0xb28>
 800b030:	f04f 3aff 	mov.w	sl, #4294967295
 800b034:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b036:	9805      	ldr	r0, [sp, #20]
 800b038:	f002 f938 	bl	800d2ac <_Bfree>
 800b03c:	9805      	ldr	r0, [sp, #20]
 800b03e:	4631      	mov	r1, r6
 800b040:	f002 f934 	bl	800d2ac <_Bfree>
 800b044:	9805      	ldr	r0, [sp, #20]
 800b046:	4629      	mov	r1, r5
 800b048:	f002 f930 	bl	800d2ac <_Bfree>
 800b04c:	9805      	ldr	r0, [sp, #20]
 800b04e:	4621      	mov	r1, r4
 800b050:	f002 f92c 	bl	800d2ac <_Bfree>
 800b054:	e627      	b.n	800aca6 <_strtod_l+0x636>
 800b056:	f1ba 0f01 	cmp.w	sl, #1
 800b05a:	d103      	bne.n	800b064 <_strtod_l+0x9f4>
 800b05c:	f1bb 0f00 	cmp.w	fp, #0
 800b060:	f43f adb4 	beq.w	800abcc <_strtod_l+0x55c>
 800b064:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b068:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b06c:	e7b8      	b.n	800afe0 <_strtod_l+0x970>
 800b06e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b072:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b076:	f1b8 0f00 	cmp.w	r8, #0
 800b07a:	d0af      	beq.n	800afdc <_strtod_l+0x96c>
 800b07c:	eeb0 ab48 	vmov.f64	d10, d8
 800b080:	e7ae      	b.n	800afe0 <_strtod_l+0x970>
 800b082:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800b086:	eeb0 8b4a 	vmov.f64	d8, d10
 800b08a:	e7a9      	b.n	800afe0 <_strtod_l+0x970>
 800b08c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b090:	e7a6      	b.n	800afe0 <_strtod_l+0x970>
 800b092:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b096:	9b06      	ldr	r3, [sp, #24]
 800b098:	46d9      	mov	r9, fp
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1ca      	bne.n	800b034 <_strtod_l+0x9c4>
 800b09e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0a2:	0d1b      	lsrs	r3, r3, #20
 800b0a4:	051b      	lsls	r3, r3, #20
 800b0a6:	429f      	cmp	r7, r3
 800b0a8:	d1c4      	bne.n	800b034 <_strtod_l+0x9c4>
 800b0aa:	ec51 0b18 	vmov	r0, r1, d8
 800b0ae:	f7f5 faf3 	bl	8000698 <__aeabi_d2lz>
 800b0b2:	f7f5 faab 	bl	800060c <__aeabi_l2d>
 800b0b6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800b0ba:	ec41 0b17 	vmov	d7, r0, r1
 800b0be:	ea49 090a 	orr.w	r9, r9, sl
 800b0c2:	ea59 0908 	orrs.w	r9, r9, r8
 800b0c6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800b0ca:	d03c      	beq.n	800b146 <_strtod_l+0xad6>
 800b0cc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b178 <_strtod_l+0xb08>
 800b0d0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b0d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0d8:	f53f acef 	bmi.w	800aaba <_strtod_l+0x44a>
 800b0dc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800b180 <_strtod_l+0xb10>
 800b0e0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0e8:	dda4      	ble.n	800b034 <_strtod_l+0x9c4>
 800b0ea:	e4e6      	b.n	800aaba <_strtod_l+0x44a>
 800b0ec:	9906      	ldr	r1, [sp, #24]
 800b0ee:	b1e1      	cbz	r1, 800b12a <_strtod_l+0xaba>
 800b0f0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800b0f4:	d819      	bhi.n	800b12a <_strtod_l+0xaba>
 800b0f6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800b0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0fe:	d811      	bhi.n	800b124 <_strtod_l+0xab4>
 800b100:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800b104:	ee18 3a10 	vmov	r3, s16
 800b108:	2b01      	cmp	r3, #1
 800b10a:	bf38      	it	cc
 800b10c:	2301      	movcc	r3, #1
 800b10e:	ee08 3a10 	vmov	s16, r3
 800b112:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800b116:	f1b8 0f00 	cmp.w	r8, #0
 800b11a:	d111      	bne.n	800b140 <_strtod_l+0xad0>
 800b11c:	eeb1 7b48 	vneg.f64	d7, d8
 800b120:	ec53 2b17 	vmov	r2, r3, d7
 800b124:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800b128:	1bcb      	subs	r3, r1, r7
 800b12a:	eeb0 0b49 	vmov.f64	d0, d9
 800b12e:	ec43 2b1a 	vmov	d10, r2, r3
 800b132:	f002 fbe7 	bl	800d904 <__ulp>
 800b136:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800b13a:	ec5b ab19 	vmov	sl, fp, d9
 800b13e:	e7aa      	b.n	800b096 <_strtod_l+0xa26>
 800b140:	eeb0 7b48 	vmov.f64	d7, d8
 800b144:	e7ec      	b.n	800b120 <_strtod_l+0xab0>
 800b146:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b188 <_strtod_l+0xb18>
 800b14a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b14e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b152:	f57f af6f 	bpl.w	800b034 <_strtod_l+0x9c4>
 800b156:	e4b0      	b.n	800aaba <_strtod_l+0x44a>
 800b158:	2300      	movs	r3, #0
 800b15a:	9308      	str	r3, [sp, #32]
 800b15c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b15e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b160:	6013      	str	r3, [r2, #0]
 800b162:	f7ff bac4 	b.w	800a6ee <_strtod_l+0x7e>
 800b166:	2a65      	cmp	r2, #101	@ 0x65
 800b168:	f43f abbf 	beq.w	800a8ea <_strtod_l+0x27a>
 800b16c:	2a45      	cmp	r2, #69	@ 0x45
 800b16e:	f43f abbc 	beq.w	800a8ea <_strtod_l+0x27a>
 800b172:	2101      	movs	r1, #1
 800b174:	f7ff bbf4 	b.w	800a960 <_strtod_l+0x2f0>
 800b178:	94a03595 	.word	0x94a03595
 800b17c:	3fdfffff 	.word	0x3fdfffff
 800b180:	35afe535 	.word	0x35afe535
 800b184:	3fe00000 	.word	0x3fe00000
 800b188:	94a03595 	.word	0x94a03595
 800b18c:	3fcfffff 	.word	0x3fcfffff
 800b190:	000fffff 	.word	0x000fffff
 800b194:	7ff00000 	.word	0x7ff00000
 800b198:	7fefffff 	.word	0x7fefffff
 800b19c:	7fe00000 	.word	0x7fe00000
 800b1a0:	7c9fffff 	.word	0x7c9fffff

0800b1a4 <strtod>:
 800b1a4:	460a      	mov	r2, r1
 800b1a6:	4601      	mov	r1, r0
 800b1a8:	4802      	ldr	r0, [pc, #8]	@ (800b1b4 <strtod+0x10>)
 800b1aa:	4b03      	ldr	r3, [pc, #12]	@ (800b1b8 <strtod+0x14>)
 800b1ac:	6800      	ldr	r0, [r0, #0]
 800b1ae:	f7ff ba5f 	b.w	800a670 <_strtod_l>
 800b1b2:	bf00      	nop
 800b1b4:	200001e0 	.word	0x200001e0
 800b1b8:	20000074 	.word	0x20000074

0800b1bc <__cvt>:
 800b1bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1be:	ed2d 8b02 	vpush	{d8}
 800b1c2:	eeb0 8b40 	vmov.f64	d8, d0
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	4617      	mov	r7, r2
 800b1ca:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b1cc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1ce:	ee18 2a90 	vmov	r2, s17
 800b1d2:	f025 0520 	bic.w	r5, r5, #32
 800b1d6:	2a00      	cmp	r2, #0
 800b1d8:	bfb6      	itet	lt
 800b1da:	222d      	movlt	r2, #45	@ 0x2d
 800b1dc:	2200      	movge	r2, #0
 800b1de:	eeb1 8b40 	vneglt.f64	d8, d0
 800b1e2:	2d46      	cmp	r5, #70	@ 0x46
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	701a      	strb	r2, [r3, #0]
 800b1e8:	d004      	beq.n	800b1f4 <__cvt+0x38>
 800b1ea:	2d45      	cmp	r5, #69	@ 0x45
 800b1ec:	d100      	bne.n	800b1f0 <__cvt+0x34>
 800b1ee:	3401      	adds	r4, #1
 800b1f0:	2102      	movs	r1, #2
 800b1f2:	e000      	b.n	800b1f6 <__cvt+0x3a>
 800b1f4:	2103      	movs	r1, #3
 800b1f6:	ab03      	add	r3, sp, #12
 800b1f8:	9301      	str	r3, [sp, #4]
 800b1fa:	ab02      	add	r3, sp, #8
 800b1fc:	9300      	str	r3, [sp, #0]
 800b1fe:	4622      	mov	r2, r4
 800b200:	4633      	mov	r3, r6
 800b202:	eeb0 0b48 	vmov.f64	d0, d8
 800b206:	f000 fe67 	bl	800bed8 <_dtoa_r>
 800b20a:	2d47      	cmp	r5, #71	@ 0x47
 800b20c:	d114      	bne.n	800b238 <__cvt+0x7c>
 800b20e:	07fb      	lsls	r3, r7, #31
 800b210:	d50a      	bpl.n	800b228 <__cvt+0x6c>
 800b212:	1902      	adds	r2, r0, r4
 800b214:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b21c:	bf08      	it	eq
 800b21e:	9203      	streq	r2, [sp, #12]
 800b220:	2130      	movs	r1, #48	@ 0x30
 800b222:	9b03      	ldr	r3, [sp, #12]
 800b224:	4293      	cmp	r3, r2
 800b226:	d319      	bcc.n	800b25c <__cvt+0xa0>
 800b228:	9b03      	ldr	r3, [sp, #12]
 800b22a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b22c:	1a1b      	subs	r3, r3, r0
 800b22e:	6013      	str	r3, [r2, #0]
 800b230:	b005      	add	sp, #20
 800b232:	ecbd 8b02 	vpop	{d8}
 800b236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b238:	2d46      	cmp	r5, #70	@ 0x46
 800b23a:	eb00 0204 	add.w	r2, r0, r4
 800b23e:	d1e9      	bne.n	800b214 <__cvt+0x58>
 800b240:	7803      	ldrb	r3, [r0, #0]
 800b242:	2b30      	cmp	r3, #48	@ 0x30
 800b244:	d107      	bne.n	800b256 <__cvt+0x9a>
 800b246:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b24e:	bf1c      	itt	ne
 800b250:	f1c4 0401 	rsbne	r4, r4, #1
 800b254:	6034      	strne	r4, [r6, #0]
 800b256:	6833      	ldr	r3, [r6, #0]
 800b258:	441a      	add	r2, r3
 800b25a:	e7db      	b.n	800b214 <__cvt+0x58>
 800b25c:	1c5c      	adds	r4, r3, #1
 800b25e:	9403      	str	r4, [sp, #12]
 800b260:	7019      	strb	r1, [r3, #0]
 800b262:	e7de      	b.n	800b222 <__cvt+0x66>

0800b264 <__exponent>:
 800b264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b266:	2900      	cmp	r1, #0
 800b268:	bfba      	itte	lt
 800b26a:	4249      	neglt	r1, r1
 800b26c:	232d      	movlt	r3, #45	@ 0x2d
 800b26e:	232b      	movge	r3, #43	@ 0x2b
 800b270:	2909      	cmp	r1, #9
 800b272:	7002      	strb	r2, [r0, #0]
 800b274:	7043      	strb	r3, [r0, #1]
 800b276:	dd29      	ble.n	800b2cc <__exponent+0x68>
 800b278:	f10d 0307 	add.w	r3, sp, #7
 800b27c:	461d      	mov	r5, r3
 800b27e:	270a      	movs	r7, #10
 800b280:	461a      	mov	r2, r3
 800b282:	fbb1 f6f7 	udiv	r6, r1, r7
 800b286:	fb07 1416 	mls	r4, r7, r6, r1
 800b28a:	3430      	adds	r4, #48	@ 0x30
 800b28c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b290:	460c      	mov	r4, r1
 800b292:	2c63      	cmp	r4, #99	@ 0x63
 800b294:	f103 33ff 	add.w	r3, r3, #4294967295
 800b298:	4631      	mov	r1, r6
 800b29a:	dcf1      	bgt.n	800b280 <__exponent+0x1c>
 800b29c:	3130      	adds	r1, #48	@ 0x30
 800b29e:	1e94      	subs	r4, r2, #2
 800b2a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b2a4:	1c41      	adds	r1, r0, #1
 800b2a6:	4623      	mov	r3, r4
 800b2a8:	42ab      	cmp	r3, r5
 800b2aa:	d30a      	bcc.n	800b2c2 <__exponent+0x5e>
 800b2ac:	f10d 0309 	add.w	r3, sp, #9
 800b2b0:	1a9b      	subs	r3, r3, r2
 800b2b2:	42ac      	cmp	r4, r5
 800b2b4:	bf88      	it	hi
 800b2b6:	2300      	movhi	r3, #0
 800b2b8:	3302      	adds	r3, #2
 800b2ba:	4403      	add	r3, r0
 800b2bc:	1a18      	subs	r0, r3, r0
 800b2be:	b003      	add	sp, #12
 800b2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b2c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b2ca:	e7ed      	b.n	800b2a8 <__exponent+0x44>
 800b2cc:	2330      	movs	r3, #48	@ 0x30
 800b2ce:	3130      	adds	r1, #48	@ 0x30
 800b2d0:	7083      	strb	r3, [r0, #2]
 800b2d2:	70c1      	strb	r1, [r0, #3]
 800b2d4:	1d03      	adds	r3, r0, #4
 800b2d6:	e7f1      	b.n	800b2bc <__exponent+0x58>

0800b2d8 <_printf_float>:
 800b2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2dc:	b08d      	sub	sp, #52	@ 0x34
 800b2de:	460c      	mov	r4, r1
 800b2e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b2e4:	4616      	mov	r6, r2
 800b2e6:	461f      	mov	r7, r3
 800b2e8:	4605      	mov	r5, r0
 800b2ea:	f000 fcdd 	bl	800bca8 <_localeconv_r>
 800b2ee:	f8d0 b000 	ldr.w	fp, [r0]
 800b2f2:	4658      	mov	r0, fp
 800b2f4:	f7f4 fff4 	bl	80002e0 <strlen>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2fc:	f8d8 3000 	ldr.w	r3, [r8]
 800b300:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b304:	6822      	ldr	r2, [r4, #0]
 800b306:	9005      	str	r0, [sp, #20]
 800b308:	3307      	adds	r3, #7
 800b30a:	f023 0307 	bic.w	r3, r3, #7
 800b30e:	f103 0108 	add.w	r1, r3, #8
 800b312:	f8c8 1000 	str.w	r1, [r8]
 800b316:	ed93 0b00 	vldr	d0, [r3]
 800b31a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b578 <_printf_float+0x2a0>
 800b31e:	eeb0 7bc0 	vabs.f64	d7, d0
 800b322:	eeb4 7b46 	vcmp.f64	d7, d6
 800b326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b32a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b32e:	dd24      	ble.n	800b37a <_printf_float+0xa2>
 800b330:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b338:	d502      	bpl.n	800b340 <_printf_float+0x68>
 800b33a:	232d      	movs	r3, #45	@ 0x2d
 800b33c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b340:	498f      	ldr	r1, [pc, #572]	@ (800b580 <_printf_float+0x2a8>)
 800b342:	4b90      	ldr	r3, [pc, #576]	@ (800b584 <_printf_float+0x2ac>)
 800b344:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b348:	bf8c      	ite	hi
 800b34a:	4688      	movhi	r8, r1
 800b34c:	4698      	movls	r8, r3
 800b34e:	f022 0204 	bic.w	r2, r2, #4
 800b352:	2303      	movs	r3, #3
 800b354:	6123      	str	r3, [r4, #16]
 800b356:	6022      	str	r2, [r4, #0]
 800b358:	f04f 0a00 	mov.w	sl, #0
 800b35c:	9700      	str	r7, [sp, #0]
 800b35e:	4633      	mov	r3, r6
 800b360:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b362:	4621      	mov	r1, r4
 800b364:	4628      	mov	r0, r5
 800b366:	f000 f9d1 	bl	800b70c <_printf_common>
 800b36a:	3001      	adds	r0, #1
 800b36c:	f040 8089 	bne.w	800b482 <_printf_float+0x1aa>
 800b370:	f04f 30ff 	mov.w	r0, #4294967295
 800b374:	b00d      	add	sp, #52	@ 0x34
 800b376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b37a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b382:	d709      	bvc.n	800b398 <_printf_float+0xc0>
 800b384:	ee10 3a90 	vmov	r3, s1
 800b388:	2b00      	cmp	r3, #0
 800b38a:	bfbc      	itt	lt
 800b38c:	232d      	movlt	r3, #45	@ 0x2d
 800b38e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b392:	497d      	ldr	r1, [pc, #500]	@ (800b588 <_printf_float+0x2b0>)
 800b394:	4b7d      	ldr	r3, [pc, #500]	@ (800b58c <_printf_float+0x2b4>)
 800b396:	e7d5      	b.n	800b344 <_printf_float+0x6c>
 800b398:	6863      	ldr	r3, [r4, #4]
 800b39a:	1c59      	adds	r1, r3, #1
 800b39c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b3a0:	d139      	bne.n	800b416 <_printf_float+0x13e>
 800b3a2:	2306      	movs	r3, #6
 800b3a4:	6063      	str	r3, [r4, #4]
 800b3a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	6022      	str	r2, [r4, #0]
 800b3ae:	9303      	str	r3, [sp, #12]
 800b3b0:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3b2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b3b6:	ab09      	add	r3, sp, #36	@ 0x24
 800b3b8:	9300      	str	r3, [sp, #0]
 800b3ba:	6861      	ldr	r1, [r4, #4]
 800b3bc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f7ff fefb 	bl	800b1bc <__cvt>
 800b3c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b3ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3cc:	4680      	mov	r8, r0
 800b3ce:	d129      	bne.n	800b424 <_printf_float+0x14c>
 800b3d0:	1cc8      	adds	r0, r1, #3
 800b3d2:	db02      	blt.n	800b3da <_printf_float+0x102>
 800b3d4:	6863      	ldr	r3, [r4, #4]
 800b3d6:	4299      	cmp	r1, r3
 800b3d8:	dd41      	ble.n	800b45e <_printf_float+0x186>
 800b3da:	f1a9 0902 	sub.w	r9, r9, #2
 800b3de:	fa5f f989 	uxtb.w	r9, r9
 800b3e2:	3901      	subs	r1, #1
 800b3e4:	464a      	mov	r2, r9
 800b3e6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800b3ec:	f7ff ff3a 	bl	800b264 <__exponent>
 800b3f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3f2:	1813      	adds	r3, r2, r0
 800b3f4:	2a01      	cmp	r2, #1
 800b3f6:	4682      	mov	sl, r0
 800b3f8:	6123      	str	r3, [r4, #16]
 800b3fa:	dc02      	bgt.n	800b402 <_printf_float+0x12a>
 800b3fc:	6822      	ldr	r2, [r4, #0]
 800b3fe:	07d2      	lsls	r2, r2, #31
 800b400:	d501      	bpl.n	800b406 <_printf_float+0x12e>
 800b402:	3301      	adds	r3, #1
 800b404:	6123      	str	r3, [r4, #16]
 800b406:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d0a6      	beq.n	800b35c <_printf_float+0x84>
 800b40e:	232d      	movs	r3, #45	@ 0x2d
 800b410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b414:	e7a2      	b.n	800b35c <_printf_float+0x84>
 800b416:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b41a:	d1c4      	bne.n	800b3a6 <_printf_float+0xce>
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d1c2      	bne.n	800b3a6 <_printf_float+0xce>
 800b420:	2301      	movs	r3, #1
 800b422:	e7bf      	b.n	800b3a4 <_printf_float+0xcc>
 800b424:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b428:	d9db      	bls.n	800b3e2 <_printf_float+0x10a>
 800b42a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b42e:	d118      	bne.n	800b462 <_printf_float+0x18a>
 800b430:	2900      	cmp	r1, #0
 800b432:	6863      	ldr	r3, [r4, #4]
 800b434:	dd0b      	ble.n	800b44e <_printf_float+0x176>
 800b436:	6121      	str	r1, [r4, #16]
 800b438:	b913      	cbnz	r3, 800b440 <_printf_float+0x168>
 800b43a:	6822      	ldr	r2, [r4, #0]
 800b43c:	07d0      	lsls	r0, r2, #31
 800b43e:	d502      	bpl.n	800b446 <_printf_float+0x16e>
 800b440:	3301      	adds	r3, #1
 800b442:	440b      	add	r3, r1
 800b444:	6123      	str	r3, [r4, #16]
 800b446:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b448:	f04f 0a00 	mov.w	sl, #0
 800b44c:	e7db      	b.n	800b406 <_printf_float+0x12e>
 800b44e:	b913      	cbnz	r3, 800b456 <_printf_float+0x17e>
 800b450:	6822      	ldr	r2, [r4, #0]
 800b452:	07d2      	lsls	r2, r2, #31
 800b454:	d501      	bpl.n	800b45a <_printf_float+0x182>
 800b456:	3302      	adds	r3, #2
 800b458:	e7f4      	b.n	800b444 <_printf_float+0x16c>
 800b45a:	2301      	movs	r3, #1
 800b45c:	e7f2      	b.n	800b444 <_printf_float+0x16c>
 800b45e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b462:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b464:	4299      	cmp	r1, r3
 800b466:	db05      	blt.n	800b474 <_printf_float+0x19c>
 800b468:	6823      	ldr	r3, [r4, #0]
 800b46a:	6121      	str	r1, [r4, #16]
 800b46c:	07d8      	lsls	r0, r3, #31
 800b46e:	d5ea      	bpl.n	800b446 <_printf_float+0x16e>
 800b470:	1c4b      	adds	r3, r1, #1
 800b472:	e7e7      	b.n	800b444 <_printf_float+0x16c>
 800b474:	2900      	cmp	r1, #0
 800b476:	bfd4      	ite	le
 800b478:	f1c1 0202 	rsble	r2, r1, #2
 800b47c:	2201      	movgt	r2, #1
 800b47e:	4413      	add	r3, r2
 800b480:	e7e0      	b.n	800b444 <_printf_float+0x16c>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	055a      	lsls	r2, r3, #21
 800b486:	d407      	bmi.n	800b498 <_printf_float+0x1c0>
 800b488:	6923      	ldr	r3, [r4, #16]
 800b48a:	4642      	mov	r2, r8
 800b48c:	4631      	mov	r1, r6
 800b48e:	4628      	mov	r0, r5
 800b490:	47b8      	blx	r7
 800b492:	3001      	adds	r0, #1
 800b494:	d12a      	bne.n	800b4ec <_printf_float+0x214>
 800b496:	e76b      	b.n	800b370 <_printf_float+0x98>
 800b498:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b49c:	f240 80e0 	bls.w	800b660 <_printf_float+0x388>
 800b4a0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b4a4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b4a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ac:	d133      	bne.n	800b516 <_printf_float+0x23e>
 800b4ae:	4a38      	ldr	r2, [pc, #224]	@ (800b590 <_printf_float+0x2b8>)
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	4631      	mov	r1, r6
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	47b8      	blx	r7
 800b4b8:	3001      	adds	r0, #1
 800b4ba:	f43f af59 	beq.w	800b370 <_printf_float+0x98>
 800b4be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b4c2:	4543      	cmp	r3, r8
 800b4c4:	db02      	blt.n	800b4cc <_printf_float+0x1f4>
 800b4c6:	6823      	ldr	r3, [r4, #0]
 800b4c8:	07d8      	lsls	r0, r3, #31
 800b4ca:	d50f      	bpl.n	800b4ec <_printf_float+0x214>
 800b4cc:	9b05      	ldr	r3, [sp, #20]
 800b4ce:	465a      	mov	r2, fp
 800b4d0:	4631      	mov	r1, r6
 800b4d2:	4628      	mov	r0, r5
 800b4d4:	47b8      	blx	r7
 800b4d6:	3001      	adds	r0, #1
 800b4d8:	f43f af4a 	beq.w	800b370 <_printf_float+0x98>
 800b4dc:	f04f 0900 	mov.w	r9, #0
 800b4e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4e4:	f104 0a1a 	add.w	sl, r4, #26
 800b4e8:	45c8      	cmp	r8, r9
 800b4ea:	dc09      	bgt.n	800b500 <_printf_float+0x228>
 800b4ec:	6823      	ldr	r3, [r4, #0]
 800b4ee:	079b      	lsls	r3, r3, #30
 800b4f0:	f100 8107 	bmi.w	800b702 <_printf_float+0x42a>
 800b4f4:	68e0      	ldr	r0, [r4, #12]
 800b4f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4f8:	4298      	cmp	r0, r3
 800b4fa:	bfb8      	it	lt
 800b4fc:	4618      	movlt	r0, r3
 800b4fe:	e739      	b.n	800b374 <_printf_float+0x9c>
 800b500:	2301      	movs	r3, #1
 800b502:	4652      	mov	r2, sl
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	47b8      	blx	r7
 800b50a:	3001      	adds	r0, #1
 800b50c:	f43f af30 	beq.w	800b370 <_printf_float+0x98>
 800b510:	f109 0901 	add.w	r9, r9, #1
 800b514:	e7e8      	b.n	800b4e8 <_printf_float+0x210>
 800b516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b518:	2b00      	cmp	r3, #0
 800b51a:	dc3b      	bgt.n	800b594 <_printf_float+0x2bc>
 800b51c:	4a1c      	ldr	r2, [pc, #112]	@ (800b590 <_printf_float+0x2b8>)
 800b51e:	2301      	movs	r3, #1
 800b520:	4631      	mov	r1, r6
 800b522:	4628      	mov	r0, r5
 800b524:	47b8      	blx	r7
 800b526:	3001      	adds	r0, #1
 800b528:	f43f af22 	beq.w	800b370 <_printf_float+0x98>
 800b52c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b530:	ea59 0303 	orrs.w	r3, r9, r3
 800b534:	d102      	bne.n	800b53c <_printf_float+0x264>
 800b536:	6823      	ldr	r3, [r4, #0]
 800b538:	07d9      	lsls	r1, r3, #31
 800b53a:	d5d7      	bpl.n	800b4ec <_printf_float+0x214>
 800b53c:	9b05      	ldr	r3, [sp, #20]
 800b53e:	465a      	mov	r2, fp
 800b540:	4631      	mov	r1, r6
 800b542:	4628      	mov	r0, r5
 800b544:	47b8      	blx	r7
 800b546:	3001      	adds	r0, #1
 800b548:	f43f af12 	beq.w	800b370 <_printf_float+0x98>
 800b54c:	f04f 0a00 	mov.w	sl, #0
 800b550:	f104 0b1a 	add.w	fp, r4, #26
 800b554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b556:	425b      	negs	r3, r3
 800b558:	4553      	cmp	r3, sl
 800b55a:	dc01      	bgt.n	800b560 <_printf_float+0x288>
 800b55c:	464b      	mov	r3, r9
 800b55e:	e794      	b.n	800b48a <_printf_float+0x1b2>
 800b560:	2301      	movs	r3, #1
 800b562:	465a      	mov	r2, fp
 800b564:	4631      	mov	r1, r6
 800b566:	4628      	mov	r0, r5
 800b568:	47b8      	blx	r7
 800b56a:	3001      	adds	r0, #1
 800b56c:	f43f af00 	beq.w	800b370 <_printf_float+0x98>
 800b570:	f10a 0a01 	add.w	sl, sl, #1
 800b574:	e7ee      	b.n	800b554 <_printf_float+0x27c>
 800b576:	bf00      	nop
 800b578:	ffffffff 	.word	0xffffffff
 800b57c:	7fefffff 	.word	0x7fefffff
 800b580:	0800e6fa 	.word	0x0800e6fa
 800b584:	0800e6f6 	.word	0x0800e6f6
 800b588:	0800e702 	.word	0x0800e702
 800b58c:	0800e6fe 	.word	0x0800e6fe
 800b590:	0800e706 	.word	0x0800e706
 800b594:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b596:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b59a:	4553      	cmp	r3, sl
 800b59c:	bfa8      	it	ge
 800b59e:	4653      	movge	r3, sl
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	4699      	mov	r9, r3
 800b5a4:	dc37      	bgt.n	800b616 <_printf_float+0x33e>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	9307      	str	r3, [sp, #28]
 800b5aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5ae:	f104 021a 	add.w	r2, r4, #26
 800b5b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b5b4:	9907      	ldr	r1, [sp, #28]
 800b5b6:	9306      	str	r3, [sp, #24]
 800b5b8:	eba3 0309 	sub.w	r3, r3, r9
 800b5bc:	428b      	cmp	r3, r1
 800b5be:	dc31      	bgt.n	800b624 <_printf_float+0x34c>
 800b5c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5c2:	459a      	cmp	sl, r3
 800b5c4:	dc3b      	bgt.n	800b63e <_printf_float+0x366>
 800b5c6:	6823      	ldr	r3, [r4, #0]
 800b5c8:	07da      	lsls	r2, r3, #31
 800b5ca:	d438      	bmi.n	800b63e <_printf_float+0x366>
 800b5cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5ce:	ebaa 0903 	sub.w	r9, sl, r3
 800b5d2:	9b06      	ldr	r3, [sp, #24]
 800b5d4:	ebaa 0303 	sub.w	r3, sl, r3
 800b5d8:	4599      	cmp	r9, r3
 800b5da:	bfa8      	it	ge
 800b5dc:	4699      	movge	r9, r3
 800b5de:	f1b9 0f00 	cmp.w	r9, #0
 800b5e2:	dc34      	bgt.n	800b64e <_printf_float+0x376>
 800b5e4:	f04f 0800 	mov.w	r8, #0
 800b5e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5ec:	f104 0b1a 	add.w	fp, r4, #26
 800b5f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f2:	ebaa 0303 	sub.w	r3, sl, r3
 800b5f6:	eba3 0309 	sub.w	r3, r3, r9
 800b5fa:	4543      	cmp	r3, r8
 800b5fc:	f77f af76 	ble.w	800b4ec <_printf_float+0x214>
 800b600:	2301      	movs	r3, #1
 800b602:	465a      	mov	r2, fp
 800b604:	4631      	mov	r1, r6
 800b606:	4628      	mov	r0, r5
 800b608:	47b8      	blx	r7
 800b60a:	3001      	adds	r0, #1
 800b60c:	f43f aeb0 	beq.w	800b370 <_printf_float+0x98>
 800b610:	f108 0801 	add.w	r8, r8, #1
 800b614:	e7ec      	b.n	800b5f0 <_printf_float+0x318>
 800b616:	4642      	mov	r2, r8
 800b618:	4631      	mov	r1, r6
 800b61a:	4628      	mov	r0, r5
 800b61c:	47b8      	blx	r7
 800b61e:	3001      	adds	r0, #1
 800b620:	d1c1      	bne.n	800b5a6 <_printf_float+0x2ce>
 800b622:	e6a5      	b.n	800b370 <_printf_float+0x98>
 800b624:	2301      	movs	r3, #1
 800b626:	4631      	mov	r1, r6
 800b628:	4628      	mov	r0, r5
 800b62a:	9206      	str	r2, [sp, #24]
 800b62c:	47b8      	blx	r7
 800b62e:	3001      	adds	r0, #1
 800b630:	f43f ae9e 	beq.w	800b370 <_printf_float+0x98>
 800b634:	9b07      	ldr	r3, [sp, #28]
 800b636:	9a06      	ldr	r2, [sp, #24]
 800b638:	3301      	adds	r3, #1
 800b63a:	9307      	str	r3, [sp, #28]
 800b63c:	e7b9      	b.n	800b5b2 <_printf_float+0x2da>
 800b63e:	9b05      	ldr	r3, [sp, #20]
 800b640:	465a      	mov	r2, fp
 800b642:	4631      	mov	r1, r6
 800b644:	4628      	mov	r0, r5
 800b646:	47b8      	blx	r7
 800b648:	3001      	adds	r0, #1
 800b64a:	d1bf      	bne.n	800b5cc <_printf_float+0x2f4>
 800b64c:	e690      	b.n	800b370 <_printf_float+0x98>
 800b64e:	9a06      	ldr	r2, [sp, #24]
 800b650:	464b      	mov	r3, r9
 800b652:	4442      	add	r2, r8
 800b654:	4631      	mov	r1, r6
 800b656:	4628      	mov	r0, r5
 800b658:	47b8      	blx	r7
 800b65a:	3001      	adds	r0, #1
 800b65c:	d1c2      	bne.n	800b5e4 <_printf_float+0x30c>
 800b65e:	e687      	b.n	800b370 <_printf_float+0x98>
 800b660:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b664:	f1b9 0f01 	cmp.w	r9, #1
 800b668:	dc01      	bgt.n	800b66e <_printf_float+0x396>
 800b66a:	07db      	lsls	r3, r3, #31
 800b66c:	d536      	bpl.n	800b6dc <_printf_float+0x404>
 800b66e:	2301      	movs	r3, #1
 800b670:	4642      	mov	r2, r8
 800b672:	4631      	mov	r1, r6
 800b674:	4628      	mov	r0, r5
 800b676:	47b8      	blx	r7
 800b678:	3001      	adds	r0, #1
 800b67a:	f43f ae79 	beq.w	800b370 <_printf_float+0x98>
 800b67e:	9b05      	ldr	r3, [sp, #20]
 800b680:	465a      	mov	r2, fp
 800b682:	4631      	mov	r1, r6
 800b684:	4628      	mov	r0, r5
 800b686:	47b8      	blx	r7
 800b688:	3001      	adds	r0, #1
 800b68a:	f43f ae71 	beq.w	800b370 <_printf_float+0x98>
 800b68e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b692:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b69a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b69e:	d018      	beq.n	800b6d2 <_printf_float+0x3fa>
 800b6a0:	464b      	mov	r3, r9
 800b6a2:	f108 0201 	add.w	r2, r8, #1
 800b6a6:	4631      	mov	r1, r6
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	47b8      	blx	r7
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	d10c      	bne.n	800b6ca <_printf_float+0x3f2>
 800b6b0:	e65e      	b.n	800b370 <_printf_float+0x98>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	465a      	mov	r2, fp
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	47b8      	blx	r7
 800b6bc:	3001      	adds	r0, #1
 800b6be:	f43f ae57 	beq.w	800b370 <_printf_float+0x98>
 800b6c2:	f108 0801 	add.w	r8, r8, #1
 800b6c6:	45c8      	cmp	r8, r9
 800b6c8:	dbf3      	blt.n	800b6b2 <_printf_float+0x3da>
 800b6ca:	4653      	mov	r3, sl
 800b6cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b6d0:	e6dc      	b.n	800b48c <_printf_float+0x1b4>
 800b6d2:	f04f 0800 	mov.w	r8, #0
 800b6d6:	f104 0b1a 	add.w	fp, r4, #26
 800b6da:	e7f4      	b.n	800b6c6 <_printf_float+0x3ee>
 800b6dc:	2301      	movs	r3, #1
 800b6de:	4642      	mov	r2, r8
 800b6e0:	e7e1      	b.n	800b6a6 <_printf_float+0x3ce>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	464a      	mov	r2, r9
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	47b8      	blx	r7
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	f43f ae3f 	beq.w	800b370 <_printf_float+0x98>
 800b6f2:	f108 0801 	add.w	r8, r8, #1
 800b6f6:	68e3      	ldr	r3, [r4, #12]
 800b6f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b6fa:	1a5b      	subs	r3, r3, r1
 800b6fc:	4543      	cmp	r3, r8
 800b6fe:	dcf0      	bgt.n	800b6e2 <_printf_float+0x40a>
 800b700:	e6f8      	b.n	800b4f4 <_printf_float+0x21c>
 800b702:	f04f 0800 	mov.w	r8, #0
 800b706:	f104 0919 	add.w	r9, r4, #25
 800b70a:	e7f4      	b.n	800b6f6 <_printf_float+0x41e>

0800b70c <_printf_common>:
 800b70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b710:	4616      	mov	r6, r2
 800b712:	4698      	mov	r8, r3
 800b714:	688a      	ldr	r2, [r1, #8]
 800b716:	690b      	ldr	r3, [r1, #16]
 800b718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b71c:	4293      	cmp	r3, r2
 800b71e:	bfb8      	it	lt
 800b720:	4613      	movlt	r3, r2
 800b722:	6033      	str	r3, [r6, #0]
 800b724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b728:	4607      	mov	r7, r0
 800b72a:	460c      	mov	r4, r1
 800b72c:	b10a      	cbz	r2, 800b732 <_printf_common+0x26>
 800b72e:	3301      	adds	r3, #1
 800b730:	6033      	str	r3, [r6, #0]
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	0699      	lsls	r1, r3, #26
 800b736:	bf42      	ittt	mi
 800b738:	6833      	ldrmi	r3, [r6, #0]
 800b73a:	3302      	addmi	r3, #2
 800b73c:	6033      	strmi	r3, [r6, #0]
 800b73e:	6825      	ldr	r5, [r4, #0]
 800b740:	f015 0506 	ands.w	r5, r5, #6
 800b744:	d106      	bne.n	800b754 <_printf_common+0x48>
 800b746:	f104 0a19 	add.w	sl, r4, #25
 800b74a:	68e3      	ldr	r3, [r4, #12]
 800b74c:	6832      	ldr	r2, [r6, #0]
 800b74e:	1a9b      	subs	r3, r3, r2
 800b750:	42ab      	cmp	r3, r5
 800b752:	dc26      	bgt.n	800b7a2 <_printf_common+0x96>
 800b754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b758:	6822      	ldr	r2, [r4, #0]
 800b75a:	3b00      	subs	r3, #0
 800b75c:	bf18      	it	ne
 800b75e:	2301      	movne	r3, #1
 800b760:	0692      	lsls	r2, r2, #26
 800b762:	d42b      	bmi.n	800b7bc <_printf_common+0xb0>
 800b764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b768:	4641      	mov	r1, r8
 800b76a:	4638      	mov	r0, r7
 800b76c:	47c8      	blx	r9
 800b76e:	3001      	adds	r0, #1
 800b770:	d01e      	beq.n	800b7b0 <_printf_common+0xa4>
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	6922      	ldr	r2, [r4, #16]
 800b776:	f003 0306 	and.w	r3, r3, #6
 800b77a:	2b04      	cmp	r3, #4
 800b77c:	bf02      	ittt	eq
 800b77e:	68e5      	ldreq	r5, [r4, #12]
 800b780:	6833      	ldreq	r3, [r6, #0]
 800b782:	1aed      	subeq	r5, r5, r3
 800b784:	68a3      	ldr	r3, [r4, #8]
 800b786:	bf0c      	ite	eq
 800b788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b78c:	2500      	movne	r5, #0
 800b78e:	4293      	cmp	r3, r2
 800b790:	bfc4      	itt	gt
 800b792:	1a9b      	subgt	r3, r3, r2
 800b794:	18ed      	addgt	r5, r5, r3
 800b796:	2600      	movs	r6, #0
 800b798:	341a      	adds	r4, #26
 800b79a:	42b5      	cmp	r5, r6
 800b79c:	d11a      	bne.n	800b7d4 <_printf_common+0xc8>
 800b79e:	2000      	movs	r0, #0
 800b7a0:	e008      	b.n	800b7b4 <_printf_common+0xa8>
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	4652      	mov	r2, sl
 800b7a6:	4641      	mov	r1, r8
 800b7a8:	4638      	mov	r0, r7
 800b7aa:	47c8      	blx	r9
 800b7ac:	3001      	adds	r0, #1
 800b7ae:	d103      	bne.n	800b7b8 <_printf_common+0xac>
 800b7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7b8:	3501      	adds	r5, #1
 800b7ba:	e7c6      	b.n	800b74a <_printf_common+0x3e>
 800b7bc:	18e1      	adds	r1, r4, r3
 800b7be:	1c5a      	adds	r2, r3, #1
 800b7c0:	2030      	movs	r0, #48	@ 0x30
 800b7c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7c6:	4422      	add	r2, r4
 800b7c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7d0:	3302      	adds	r3, #2
 800b7d2:	e7c7      	b.n	800b764 <_printf_common+0x58>
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	4622      	mov	r2, r4
 800b7d8:	4641      	mov	r1, r8
 800b7da:	4638      	mov	r0, r7
 800b7dc:	47c8      	blx	r9
 800b7de:	3001      	adds	r0, #1
 800b7e0:	d0e6      	beq.n	800b7b0 <_printf_common+0xa4>
 800b7e2:	3601      	adds	r6, #1
 800b7e4:	e7d9      	b.n	800b79a <_printf_common+0x8e>
	...

0800b7e8 <_printf_i>:
 800b7e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ec:	7e0f      	ldrb	r7, [r1, #24]
 800b7ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7f0:	2f78      	cmp	r7, #120	@ 0x78
 800b7f2:	4691      	mov	r9, r2
 800b7f4:	4680      	mov	r8, r0
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	469a      	mov	sl, r3
 800b7fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7fe:	d807      	bhi.n	800b810 <_printf_i+0x28>
 800b800:	2f62      	cmp	r7, #98	@ 0x62
 800b802:	d80a      	bhi.n	800b81a <_printf_i+0x32>
 800b804:	2f00      	cmp	r7, #0
 800b806:	f000 80d1 	beq.w	800b9ac <_printf_i+0x1c4>
 800b80a:	2f58      	cmp	r7, #88	@ 0x58
 800b80c:	f000 80b8 	beq.w	800b980 <_printf_i+0x198>
 800b810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b818:	e03a      	b.n	800b890 <_printf_i+0xa8>
 800b81a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b81e:	2b15      	cmp	r3, #21
 800b820:	d8f6      	bhi.n	800b810 <_printf_i+0x28>
 800b822:	a101      	add	r1, pc, #4	@ (adr r1, 800b828 <_printf_i+0x40>)
 800b824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b828:	0800b881 	.word	0x0800b881
 800b82c:	0800b895 	.word	0x0800b895
 800b830:	0800b811 	.word	0x0800b811
 800b834:	0800b811 	.word	0x0800b811
 800b838:	0800b811 	.word	0x0800b811
 800b83c:	0800b811 	.word	0x0800b811
 800b840:	0800b895 	.word	0x0800b895
 800b844:	0800b811 	.word	0x0800b811
 800b848:	0800b811 	.word	0x0800b811
 800b84c:	0800b811 	.word	0x0800b811
 800b850:	0800b811 	.word	0x0800b811
 800b854:	0800b993 	.word	0x0800b993
 800b858:	0800b8bf 	.word	0x0800b8bf
 800b85c:	0800b94d 	.word	0x0800b94d
 800b860:	0800b811 	.word	0x0800b811
 800b864:	0800b811 	.word	0x0800b811
 800b868:	0800b9b5 	.word	0x0800b9b5
 800b86c:	0800b811 	.word	0x0800b811
 800b870:	0800b8bf 	.word	0x0800b8bf
 800b874:	0800b811 	.word	0x0800b811
 800b878:	0800b811 	.word	0x0800b811
 800b87c:	0800b955 	.word	0x0800b955
 800b880:	6833      	ldr	r3, [r6, #0]
 800b882:	1d1a      	adds	r2, r3, #4
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6032      	str	r2, [r6, #0]
 800b888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b88c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b890:	2301      	movs	r3, #1
 800b892:	e09c      	b.n	800b9ce <_printf_i+0x1e6>
 800b894:	6833      	ldr	r3, [r6, #0]
 800b896:	6820      	ldr	r0, [r4, #0]
 800b898:	1d19      	adds	r1, r3, #4
 800b89a:	6031      	str	r1, [r6, #0]
 800b89c:	0606      	lsls	r6, r0, #24
 800b89e:	d501      	bpl.n	800b8a4 <_printf_i+0xbc>
 800b8a0:	681d      	ldr	r5, [r3, #0]
 800b8a2:	e003      	b.n	800b8ac <_printf_i+0xc4>
 800b8a4:	0645      	lsls	r5, r0, #25
 800b8a6:	d5fb      	bpl.n	800b8a0 <_printf_i+0xb8>
 800b8a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b8ac:	2d00      	cmp	r5, #0
 800b8ae:	da03      	bge.n	800b8b8 <_printf_i+0xd0>
 800b8b0:	232d      	movs	r3, #45	@ 0x2d
 800b8b2:	426d      	negs	r5, r5
 800b8b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8b8:	4858      	ldr	r0, [pc, #352]	@ (800ba1c <_printf_i+0x234>)
 800b8ba:	230a      	movs	r3, #10
 800b8bc:	e011      	b.n	800b8e2 <_printf_i+0xfa>
 800b8be:	6821      	ldr	r1, [r4, #0]
 800b8c0:	6833      	ldr	r3, [r6, #0]
 800b8c2:	0608      	lsls	r0, r1, #24
 800b8c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8c8:	d402      	bmi.n	800b8d0 <_printf_i+0xe8>
 800b8ca:	0649      	lsls	r1, r1, #25
 800b8cc:	bf48      	it	mi
 800b8ce:	b2ad      	uxthmi	r5, r5
 800b8d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8d2:	4852      	ldr	r0, [pc, #328]	@ (800ba1c <_printf_i+0x234>)
 800b8d4:	6033      	str	r3, [r6, #0]
 800b8d6:	bf14      	ite	ne
 800b8d8:	230a      	movne	r3, #10
 800b8da:	2308      	moveq	r3, #8
 800b8dc:	2100      	movs	r1, #0
 800b8de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8e2:	6866      	ldr	r6, [r4, #4]
 800b8e4:	60a6      	str	r6, [r4, #8]
 800b8e6:	2e00      	cmp	r6, #0
 800b8e8:	db05      	blt.n	800b8f6 <_printf_i+0x10e>
 800b8ea:	6821      	ldr	r1, [r4, #0]
 800b8ec:	432e      	orrs	r6, r5
 800b8ee:	f021 0104 	bic.w	r1, r1, #4
 800b8f2:	6021      	str	r1, [r4, #0]
 800b8f4:	d04b      	beq.n	800b98e <_printf_i+0x1a6>
 800b8f6:	4616      	mov	r6, r2
 800b8f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8fc:	fb03 5711 	mls	r7, r3, r1, r5
 800b900:	5dc7      	ldrb	r7, [r0, r7]
 800b902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b906:	462f      	mov	r7, r5
 800b908:	42bb      	cmp	r3, r7
 800b90a:	460d      	mov	r5, r1
 800b90c:	d9f4      	bls.n	800b8f8 <_printf_i+0x110>
 800b90e:	2b08      	cmp	r3, #8
 800b910:	d10b      	bne.n	800b92a <_printf_i+0x142>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	07df      	lsls	r7, r3, #31
 800b916:	d508      	bpl.n	800b92a <_printf_i+0x142>
 800b918:	6923      	ldr	r3, [r4, #16]
 800b91a:	6861      	ldr	r1, [r4, #4]
 800b91c:	4299      	cmp	r1, r3
 800b91e:	bfde      	ittt	le
 800b920:	2330      	movle	r3, #48	@ 0x30
 800b922:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b92a:	1b92      	subs	r2, r2, r6
 800b92c:	6122      	str	r2, [r4, #16]
 800b92e:	f8cd a000 	str.w	sl, [sp]
 800b932:	464b      	mov	r3, r9
 800b934:	aa03      	add	r2, sp, #12
 800b936:	4621      	mov	r1, r4
 800b938:	4640      	mov	r0, r8
 800b93a:	f7ff fee7 	bl	800b70c <_printf_common>
 800b93e:	3001      	adds	r0, #1
 800b940:	d14a      	bne.n	800b9d8 <_printf_i+0x1f0>
 800b942:	f04f 30ff 	mov.w	r0, #4294967295
 800b946:	b004      	add	sp, #16
 800b948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b94c:	6823      	ldr	r3, [r4, #0]
 800b94e:	f043 0320 	orr.w	r3, r3, #32
 800b952:	6023      	str	r3, [r4, #0]
 800b954:	4832      	ldr	r0, [pc, #200]	@ (800ba20 <_printf_i+0x238>)
 800b956:	2778      	movs	r7, #120	@ 0x78
 800b958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b95c:	6823      	ldr	r3, [r4, #0]
 800b95e:	6831      	ldr	r1, [r6, #0]
 800b960:	061f      	lsls	r7, r3, #24
 800b962:	f851 5b04 	ldr.w	r5, [r1], #4
 800b966:	d402      	bmi.n	800b96e <_printf_i+0x186>
 800b968:	065f      	lsls	r7, r3, #25
 800b96a:	bf48      	it	mi
 800b96c:	b2ad      	uxthmi	r5, r5
 800b96e:	6031      	str	r1, [r6, #0]
 800b970:	07d9      	lsls	r1, r3, #31
 800b972:	bf44      	itt	mi
 800b974:	f043 0320 	orrmi.w	r3, r3, #32
 800b978:	6023      	strmi	r3, [r4, #0]
 800b97a:	b11d      	cbz	r5, 800b984 <_printf_i+0x19c>
 800b97c:	2310      	movs	r3, #16
 800b97e:	e7ad      	b.n	800b8dc <_printf_i+0xf4>
 800b980:	4826      	ldr	r0, [pc, #152]	@ (800ba1c <_printf_i+0x234>)
 800b982:	e7e9      	b.n	800b958 <_printf_i+0x170>
 800b984:	6823      	ldr	r3, [r4, #0]
 800b986:	f023 0320 	bic.w	r3, r3, #32
 800b98a:	6023      	str	r3, [r4, #0]
 800b98c:	e7f6      	b.n	800b97c <_printf_i+0x194>
 800b98e:	4616      	mov	r6, r2
 800b990:	e7bd      	b.n	800b90e <_printf_i+0x126>
 800b992:	6833      	ldr	r3, [r6, #0]
 800b994:	6825      	ldr	r5, [r4, #0]
 800b996:	6961      	ldr	r1, [r4, #20]
 800b998:	1d18      	adds	r0, r3, #4
 800b99a:	6030      	str	r0, [r6, #0]
 800b99c:	062e      	lsls	r6, r5, #24
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	d501      	bpl.n	800b9a6 <_printf_i+0x1be>
 800b9a2:	6019      	str	r1, [r3, #0]
 800b9a4:	e002      	b.n	800b9ac <_printf_i+0x1c4>
 800b9a6:	0668      	lsls	r0, r5, #25
 800b9a8:	d5fb      	bpl.n	800b9a2 <_printf_i+0x1ba>
 800b9aa:	8019      	strh	r1, [r3, #0]
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	6123      	str	r3, [r4, #16]
 800b9b0:	4616      	mov	r6, r2
 800b9b2:	e7bc      	b.n	800b92e <_printf_i+0x146>
 800b9b4:	6833      	ldr	r3, [r6, #0]
 800b9b6:	1d1a      	adds	r2, r3, #4
 800b9b8:	6032      	str	r2, [r6, #0]
 800b9ba:	681e      	ldr	r6, [r3, #0]
 800b9bc:	6862      	ldr	r2, [r4, #4]
 800b9be:	2100      	movs	r1, #0
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	f7f4 fc3d 	bl	8000240 <memchr>
 800b9c6:	b108      	cbz	r0, 800b9cc <_printf_i+0x1e4>
 800b9c8:	1b80      	subs	r0, r0, r6
 800b9ca:	6060      	str	r0, [r4, #4]
 800b9cc:	6863      	ldr	r3, [r4, #4]
 800b9ce:	6123      	str	r3, [r4, #16]
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9d6:	e7aa      	b.n	800b92e <_printf_i+0x146>
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	4632      	mov	r2, r6
 800b9dc:	4649      	mov	r1, r9
 800b9de:	4640      	mov	r0, r8
 800b9e0:	47d0      	blx	sl
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	d0ad      	beq.n	800b942 <_printf_i+0x15a>
 800b9e6:	6823      	ldr	r3, [r4, #0]
 800b9e8:	079b      	lsls	r3, r3, #30
 800b9ea:	d413      	bmi.n	800ba14 <_printf_i+0x22c>
 800b9ec:	68e0      	ldr	r0, [r4, #12]
 800b9ee:	9b03      	ldr	r3, [sp, #12]
 800b9f0:	4298      	cmp	r0, r3
 800b9f2:	bfb8      	it	lt
 800b9f4:	4618      	movlt	r0, r3
 800b9f6:	e7a6      	b.n	800b946 <_printf_i+0x15e>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4632      	mov	r2, r6
 800b9fc:	4649      	mov	r1, r9
 800b9fe:	4640      	mov	r0, r8
 800ba00:	47d0      	blx	sl
 800ba02:	3001      	adds	r0, #1
 800ba04:	d09d      	beq.n	800b942 <_printf_i+0x15a>
 800ba06:	3501      	adds	r5, #1
 800ba08:	68e3      	ldr	r3, [r4, #12]
 800ba0a:	9903      	ldr	r1, [sp, #12]
 800ba0c:	1a5b      	subs	r3, r3, r1
 800ba0e:	42ab      	cmp	r3, r5
 800ba10:	dcf2      	bgt.n	800b9f8 <_printf_i+0x210>
 800ba12:	e7eb      	b.n	800b9ec <_printf_i+0x204>
 800ba14:	2500      	movs	r5, #0
 800ba16:	f104 0619 	add.w	r6, r4, #25
 800ba1a:	e7f5      	b.n	800ba08 <_printf_i+0x220>
 800ba1c:	0800e708 	.word	0x0800e708
 800ba20:	0800e719 	.word	0x0800e719

0800ba24 <std>:
 800ba24:	2300      	movs	r3, #0
 800ba26:	b510      	push	{r4, lr}
 800ba28:	4604      	mov	r4, r0
 800ba2a:	e9c0 3300 	strd	r3, r3, [r0]
 800ba2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba32:	6083      	str	r3, [r0, #8]
 800ba34:	8181      	strh	r1, [r0, #12]
 800ba36:	6643      	str	r3, [r0, #100]	@ 0x64
 800ba38:	81c2      	strh	r2, [r0, #14]
 800ba3a:	6183      	str	r3, [r0, #24]
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	2208      	movs	r2, #8
 800ba40:	305c      	adds	r0, #92	@ 0x5c
 800ba42:	f000 f916 	bl	800bc72 <memset>
 800ba46:	4b0d      	ldr	r3, [pc, #52]	@ (800ba7c <std+0x58>)
 800ba48:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba80 <std+0x5c>)
 800ba4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba84 <std+0x60>)
 800ba50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba52:	4b0d      	ldr	r3, [pc, #52]	@ (800ba88 <std+0x64>)
 800ba54:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba56:	4b0d      	ldr	r3, [pc, #52]	@ (800ba8c <std+0x68>)
 800ba58:	6224      	str	r4, [r4, #32]
 800ba5a:	429c      	cmp	r4, r3
 800ba5c:	d006      	beq.n	800ba6c <std+0x48>
 800ba5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba62:	4294      	cmp	r4, r2
 800ba64:	d002      	beq.n	800ba6c <std+0x48>
 800ba66:	33d0      	adds	r3, #208	@ 0xd0
 800ba68:	429c      	cmp	r4, r3
 800ba6a:	d105      	bne.n	800ba78 <std+0x54>
 800ba6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba74:	f000 b98c 	b.w	800bd90 <__retarget_lock_init_recursive>
 800ba78:	bd10      	pop	{r4, pc}
 800ba7a:	bf00      	nop
 800ba7c:	0800bbed 	.word	0x0800bbed
 800ba80:	0800bc0f 	.word	0x0800bc0f
 800ba84:	0800bc47 	.word	0x0800bc47
 800ba88:	0800bc6b 	.word	0x0800bc6b
 800ba8c:	20000b7c 	.word	0x20000b7c

0800ba90 <stdio_exit_handler>:
 800ba90:	4a02      	ldr	r2, [pc, #8]	@ (800ba9c <stdio_exit_handler+0xc>)
 800ba92:	4903      	ldr	r1, [pc, #12]	@ (800baa0 <stdio_exit_handler+0x10>)
 800ba94:	4803      	ldr	r0, [pc, #12]	@ (800baa4 <stdio_exit_handler+0x14>)
 800ba96:	f000 b869 	b.w	800bb6c <_fwalk_sglue>
 800ba9a:	bf00      	nop
 800ba9c:	20000068 	.word	0x20000068
 800baa0:	0800df4d 	.word	0x0800df4d
 800baa4:	200001e4 	.word	0x200001e4

0800baa8 <cleanup_stdio>:
 800baa8:	6841      	ldr	r1, [r0, #4]
 800baaa:	4b0c      	ldr	r3, [pc, #48]	@ (800badc <cleanup_stdio+0x34>)
 800baac:	4299      	cmp	r1, r3
 800baae:	b510      	push	{r4, lr}
 800bab0:	4604      	mov	r4, r0
 800bab2:	d001      	beq.n	800bab8 <cleanup_stdio+0x10>
 800bab4:	f002 fa4a 	bl	800df4c <_fflush_r>
 800bab8:	68a1      	ldr	r1, [r4, #8]
 800baba:	4b09      	ldr	r3, [pc, #36]	@ (800bae0 <cleanup_stdio+0x38>)
 800babc:	4299      	cmp	r1, r3
 800babe:	d002      	beq.n	800bac6 <cleanup_stdio+0x1e>
 800bac0:	4620      	mov	r0, r4
 800bac2:	f002 fa43 	bl	800df4c <_fflush_r>
 800bac6:	68e1      	ldr	r1, [r4, #12]
 800bac8:	4b06      	ldr	r3, [pc, #24]	@ (800bae4 <cleanup_stdio+0x3c>)
 800baca:	4299      	cmp	r1, r3
 800bacc:	d004      	beq.n	800bad8 <cleanup_stdio+0x30>
 800bace:	4620      	mov	r0, r4
 800bad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bad4:	f002 ba3a 	b.w	800df4c <_fflush_r>
 800bad8:	bd10      	pop	{r4, pc}
 800bada:	bf00      	nop
 800badc:	20000b7c 	.word	0x20000b7c
 800bae0:	20000be4 	.word	0x20000be4
 800bae4:	20000c4c 	.word	0x20000c4c

0800bae8 <global_stdio_init.part.0>:
 800bae8:	b510      	push	{r4, lr}
 800baea:	4b0b      	ldr	r3, [pc, #44]	@ (800bb18 <global_stdio_init.part.0+0x30>)
 800baec:	4c0b      	ldr	r4, [pc, #44]	@ (800bb1c <global_stdio_init.part.0+0x34>)
 800baee:	4a0c      	ldr	r2, [pc, #48]	@ (800bb20 <global_stdio_init.part.0+0x38>)
 800baf0:	601a      	str	r2, [r3, #0]
 800baf2:	4620      	mov	r0, r4
 800baf4:	2200      	movs	r2, #0
 800baf6:	2104      	movs	r1, #4
 800baf8:	f7ff ff94 	bl	800ba24 <std>
 800bafc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb00:	2201      	movs	r2, #1
 800bb02:	2109      	movs	r1, #9
 800bb04:	f7ff ff8e 	bl	800ba24 <std>
 800bb08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb0c:	2202      	movs	r2, #2
 800bb0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb12:	2112      	movs	r1, #18
 800bb14:	f7ff bf86 	b.w	800ba24 <std>
 800bb18:	20000cb4 	.word	0x20000cb4
 800bb1c:	20000b7c 	.word	0x20000b7c
 800bb20:	0800ba91 	.word	0x0800ba91

0800bb24 <__sfp_lock_acquire>:
 800bb24:	4801      	ldr	r0, [pc, #4]	@ (800bb2c <__sfp_lock_acquire+0x8>)
 800bb26:	f000 b934 	b.w	800bd92 <__retarget_lock_acquire_recursive>
 800bb2a:	bf00      	nop
 800bb2c:	20000cbd 	.word	0x20000cbd

0800bb30 <__sfp_lock_release>:
 800bb30:	4801      	ldr	r0, [pc, #4]	@ (800bb38 <__sfp_lock_release+0x8>)
 800bb32:	f000 b92f 	b.w	800bd94 <__retarget_lock_release_recursive>
 800bb36:	bf00      	nop
 800bb38:	20000cbd 	.word	0x20000cbd

0800bb3c <__sinit>:
 800bb3c:	b510      	push	{r4, lr}
 800bb3e:	4604      	mov	r4, r0
 800bb40:	f7ff fff0 	bl	800bb24 <__sfp_lock_acquire>
 800bb44:	6a23      	ldr	r3, [r4, #32]
 800bb46:	b11b      	cbz	r3, 800bb50 <__sinit+0x14>
 800bb48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb4c:	f7ff bff0 	b.w	800bb30 <__sfp_lock_release>
 800bb50:	4b04      	ldr	r3, [pc, #16]	@ (800bb64 <__sinit+0x28>)
 800bb52:	6223      	str	r3, [r4, #32]
 800bb54:	4b04      	ldr	r3, [pc, #16]	@ (800bb68 <__sinit+0x2c>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d1f5      	bne.n	800bb48 <__sinit+0xc>
 800bb5c:	f7ff ffc4 	bl	800bae8 <global_stdio_init.part.0>
 800bb60:	e7f2      	b.n	800bb48 <__sinit+0xc>
 800bb62:	bf00      	nop
 800bb64:	0800baa9 	.word	0x0800baa9
 800bb68:	20000cb4 	.word	0x20000cb4

0800bb6c <_fwalk_sglue>:
 800bb6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb70:	4607      	mov	r7, r0
 800bb72:	4688      	mov	r8, r1
 800bb74:	4614      	mov	r4, r2
 800bb76:	2600      	movs	r6, #0
 800bb78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb7c:	f1b9 0901 	subs.w	r9, r9, #1
 800bb80:	d505      	bpl.n	800bb8e <_fwalk_sglue+0x22>
 800bb82:	6824      	ldr	r4, [r4, #0]
 800bb84:	2c00      	cmp	r4, #0
 800bb86:	d1f7      	bne.n	800bb78 <_fwalk_sglue+0xc>
 800bb88:	4630      	mov	r0, r6
 800bb8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb8e:	89ab      	ldrh	r3, [r5, #12]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d907      	bls.n	800bba4 <_fwalk_sglue+0x38>
 800bb94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb98:	3301      	adds	r3, #1
 800bb9a:	d003      	beq.n	800bba4 <_fwalk_sglue+0x38>
 800bb9c:	4629      	mov	r1, r5
 800bb9e:	4638      	mov	r0, r7
 800bba0:	47c0      	blx	r8
 800bba2:	4306      	orrs	r6, r0
 800bba4:	3568      	adds	r5, #104	@ 0x68
 800bba6:	e7e9      	b.n	800bb7c <_fwalk_sglue+0x10>

0800bba8 <siprintf>:
 800bba8:	b40e      	push	{r1, r2, r3}
 800bbaa:	b510      	push	{r4, lr}
 800bbac:	b09d      	sub	sp, #116	@ 0x74
 800bbae:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bbb0:	9002      	str	r0, [sp, #8]
 800bbb2:	9006      	str	r0, [sp, #24]
 800bbb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bbb8:	480a      	ldr	r0, [pc, #40]	@ (800bbe4 <siprintf+0x3c>)
 800bbba:	9107      	str	r1, [sp, #28]
 800bbbc:	9104      	str	r1, [sp, #16]
 800bbbe:	490a      	ldr	r1, [pc, #40]	@ (800bbe8 <siprintf+0x40>)
 800bbc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbc4:	9105      	str	r1, [sp, #20]
 800bbc6:	2400      	movs	r4, #0
 800bbc8:	a902      	add	r1, sp, #8
 800bbca:	6800      	ldr	r0, [r0, #0]
 800bbcc:	9301      	str	r3, [sp, #4]
 800bbce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bbd0:	f002 f83c 	bl	800dc4c <_svfiprintf_r>
 800bbd4:	9b02      	ldr	r3, [sp, #8]
 800bbd6:	701c      	strb	r4, [r3, #0]
 800bbd8:	b01d      	add	sp, #116	@ 0x74
 800bbda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbde:	b003      	add	sp, #12
 800bbe0:	4770      	bx	lr
 800bbe2:	bf00      	nop
 800bbe4:	200001e0 	.word	0x200001e0
 800bbe8:	ffff0208 	.word	0xffff0208

0800bbec <__sread>:
 800bbec:	b510      	push	{r4, lr}
 800bbee:	460c      	mov	r4, r1
 800bbf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbf4:	f000 f87e 	bl	800bcf4 <_read_r>
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	bfab      	itete	ge
 800bbfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bbfe:	89a3      	ldrhlt	r3, [r4, #12]
 800bc00:	181b      	addge	r3, r3, r0
 800bc02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc06:	bfac      	ite	ge
 800bc08:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc0a:	81a3      	strhlt	r3, [r4, #12]
 800bc0c:	bd10      	pop	{r4, pc}

0800bc0e <__swrite>:
 800bc0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc12:	461f      	mov	r7, r3
 800bc14:	898b      	ldrh	r3, [r1, #12]
 800bc16:	05db      	lsls	r3, r3, #23
 800bc18:	4605      	mov	r5, r0
 800bc1a:	460c      	mov	r4, r1
 800bc1c:	4616      	mov	r6, r2
 800bc1e:	d505      	bpl.n	800bc2c <__swrite+0x1e>
 800bc20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc24:	2302      	movs	r3, #2
 800bc26:	2200      	movs	r2, #0
 800bc28:	f000 f852 	bl	800bcd0 <_lseek_r>
 800bc2c:	89a3      	ldrh	r3, [r4, #12]
 800bc2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc36:	81a3      	strh	r3, [r4, #12]
 800bc38:	4632      	mov	r2, r6
 800bc3a:	463b      	mov	r3, r7
 800bc3c:	4628      	mov	r0, r5
 800bc3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc42:	f000 b869 	b.w	800bd18 <_write_r>

0800bc46 <__sseek>:
 800bc46:	b510      	push	{r4, lr}
 800bc48:	460c      	mov	r4, r1
 800bc4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc4e:	f000 f83f 	bl	800bcd0 <_lseek_r>
 800bc52:	1c43      	adds	r3, r0, #1
 800bc54:	89a3      	ldrh	r3, [r4, #12]
 800bc56:	bf15      	itete	ne
 800bc58:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc62:	81a3      	strheq	r3, [r4, #12]
 800bc64:	bf18      	it	ne
 800bc66:	81a3      	strhne	r3, [r4, #12]
 800bc68:	bd10      	pop	{r4, pc}

0800bc6a <__sclose>:
 800bc6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc6e:	f000 b81f 	b.w	800bcb0 <_close_r>

0800bc72 <memset>:
 800bc72:	4402      	add	r2, r0
 800bc74:	4603      	mov	r3, r0
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d100      	bne.n	800bc7c <memset+0xa>
 800bc7a:	4770      	bx	lr
 800bc7c:	f803 1b01 	strb.w	r1, [r3], #1
 800bc80:	e7f9      	b.n	800bc76 <memset+0x4>

0800bc82 <strncmp>:
 800bc82:	b510      	push	{r4, lr}
 800bc84:	b16a      	cbz	r2, 800bca2 <strncmp+0x20>
 800bc86:	3901      	subs	r1, #1
 800bc88:	1884      	adds	r4, r0, r2
 800bc8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc8e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d103      	bne.n	800bc9e <strncmp+0x1c>
 800bc96:	42a0      	cmp	r0, r4
 800bc98:	d001      	beq.n	800bc9e <strncmp+0x1c>
 800bc9a:	2a00      	cmp	r2, #0
 800bc9c:	d1f5      	bne.n	800bc8a <strncmp+0x8>
 800bc9e:	1ad0      	subs	r0, r2, r3
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	4610      	mov	r0, r2
 800bca4:	e7fc      	b.n	800bca0 <strncmp+0x1e>
	...

0800bca8 <_localeconv_r>:
 800bca8:	4800      	ldr	r0, [pc, #0]	@ (800bcac <_localeconv_r+0x4>)
 800bcaa:	4770      	bx	lr
 800bcac:	20000164 	.word	0x20000164

0800bcb0 <_close_r>:
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	4d06      	ldr	r5, [pc, #24]	@ (800bccc <_close_r+0x1c>)
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	4604      	mov	r4, r0
 800bcb8:	4608      	mov	r0, r1
 800bcba:	602b      	str	r3, [r5, #0]
 800bcbc:	f7f7 f94a 	bl	8002f54 <_close>
 800bcc0:	1c43      	adds	r3, r0, #1
 800bcc2:	d102      	bne.n	800bcca <_close_r+0x1a>
 800bcc4:	682b      	ldr	r3, [r5, #0]
 800bcc6:	b103      	cbz	r3, 800bcca <_close_r+0x1a>
 800bcc8:	6023      	str	r3, [r4, #0]
 800bcca:	bd38      	pop	{r3, r4, r5, pc}
 800bccc:	20000cb8 	.word	0x20000cb8

0800bcd0 <_lseek_r>:
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	4d07      	ldr	r5, [pc, #28]	@ (800bcf0 <_lseek_r+0x20>)
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	4608      	mov	r0, r1
 800bcd8:	4611      	mov	r1, r2
 800bcda:	2200      	movs	r2, #0
 800bcdc:	602a      	str	r2, [r5, #0]
 800bcde:	461a      	mov	r2, r3
 800bce0:	f7f7 f95f 	bl	8002fa2 <_lseek>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d102      	bne.n	800bcee <_lseek_r+0x1e>
 800bce8:	682b      	ldr	r3, [r5, #0]
 800bcea:	b103      	cbz	r3, 800bcee <_lseek_r+0x1e>
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	bd38      	pop	{r3, r4, r5, pc}
 800bcf0:	20000cb8 	.word	0x20000cb8

0800bcf4 <_read_r>:
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	4d07      	ldr	r5, [pc, #28]	@ (800bd14 <_read_r+0x20>)
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	4608      	mov	r0, r1
 800bcfc:	4611      	mov	r1, r2
 800bcfe:	2200      	movs	r2, #0
 800bd00:	602a      	str	r2, [r5, #0]
 800bd02:	461a      	mov	r2, r3
 800bd04:	f7f7 f8ed 	bl	8002ee2 <_read>
 800bd08:	1c43      	adds	r3, r0, #1
 800bd0a:	d102      	bne.n	800bd12 <_read_r+0x1e>
 800bd0c:	682b      	ldr	r3, [r5, #0]
 800bd0e:	b103      	cbz	r3, 800bd12 <_read_r+0x1e>
 800bd10:	6023      	str	r3, [r4, #0]
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	20000cb8 	.word	0x20000cb8

0800bd18 <_write_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	4d07      	ldr	r5, [pc, #28]	@ (800bd38 <_write_r+0x20>)
 800bd1c:	4604      	mov	r4, r0
 800bd1e:	4608      	mov	r0, r1
 800bd20:	4611      	mov	r1, r2
 800bd22:	2200      	movs	r2, #0
 800bd24:	602a      	str	r2, [r5, #0]
 800bd26:	461a      	mov	r2, r3
 800bd28:	f7f7 f8f8 	bl	8002f1c <_write>
 800bd2c:	1c43      	adds	r3, r0, #1
 800bd2e:	d102      	bne.n	800bd36 <_write_r+0x1e>
 800bd30:	682b      	ldr	r3, [r5, #0]
 800bd32:	b103      	cbz	r3, 800bd36 <_write_r+0x1e>
 800bd34:	6023      	str	r3, [r4, #0]
 800bd36:	bd38      	pop	{r3, r4, r5, pc}
 800bd38:	20000cb8 	.word	0x20000cb8

0800bd3c <__errno>:
 800bd3c:	4b01      	ldr	r3, [pc, #4]	@ (800bd44 <__errno+0x8>)
 800bd3e:	6818      	ldr	r0, [r3, #0]
 800bd40:	4770      	bx	lr
 800bd42:	bf00      	nop
 800bd44:	200001e0 	.word	0x200001e0

0800bd48 <__libc_init_array>:
 800bd48:	b570      	push	{r4, r5, r6, lr}
 800bd4a:	4d0d      	ldr	r5, [pc, #52]	@ (800bd80 <__libc_init_array+0x38>)
 800bd4c:	4c0d      	ldr	r4, [pc, #52]	@ (800bd84 <__libc_init_array+0x3c>)
 800bd4e:	1b64      	subs	r4, r4, r5
 800bd50:	10a4      	asrs	r4, r4, #2
 800bd52:	2600      	movs	r6, #0
 800bd54:	42a6      	cmp	r6, r4
 800bd56:	d109      	bne.n	800bd6c <__libc_init_array+0x24>
 800bd58:	4d0b      	ldr	r5, [pc, #44]	@ (800bd88 <__libc_init_array+0x40>)
 800bd5a:	4c0c      	ldr	r4, [pc, #48]	@ (800bd8c <__libc_init_array+0x44>)
 800bd5c:	f002 fc66 	bl	800e62c <_init>
 800bd60:	1b64      	subs	r4, r4, r5
 800bd62:	10a4      	asrs	r4, r4, #2
 800bd64:	2600      	movs	r6, #0
 800bd66:	42a6      	cmp	r6, r4
 800bd68:	d105      	bne.n	800bd76 <__libc_init_array+0x2e>
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}
 800bd6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd70:	4798      	blx	r3
 800bd72:	3601      	adds	r6, #1
 800bd74:	e7ee      	b.n	800bd54 <__libc_init_array+0xc>
 800bd76:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd7a:	4798      	blx	r3
 800bd7c:	3601      	adds	r6, #1
 800bd7e:	e7f2      	b.n	800bd66 <__libc_init_array+0x1e>
 800bd80:	0800eb24 	.word	0x0800eb24
 800bd84:	0800eb24 	.word	0x0800eb24
 800bd88:	0800eb24 	.word	0x0800eb24
 800bd8c:	0800eb28 	.word	0x0800eb28

0800bd90 <__retarget_lock_init_recursive>:
 800bd90:	4770      	bx	lr

0800bd92 <__retarget_lock_acquire_recursive>:
 800bd92:	4770      	bx	lr

0800bd94 <__retarget_lock_release_recursive>:
 800bd94:	4770      	bx	lr

0800bd96 <memcpy>:
 800bd96:	440a      	add	r2, r1
 800bd98:	4291      	cmp	r1, r2
 800bd9a:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd9e:	d100      	bne.n	800bda2 <memcpy+0xc>
 800bda0:	4770      	bx	lr
 800bda2:	b510      	push	{r4, lr}
 800bda4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bda8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdac:	4291      	cmp	r1, r2
 800bdae:	d1f9      	bne.n	800bda4 <memcpy+0xe>
 800bdb0:	bd10      	pop	{r4, pc}
 800bdb2:	0000      	movs	r0, r0
 800bdb4:	0000      	movs	r0, r0
	...

0800bdb8 <nan>:
 800bdb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bdc0 <nan+0x8>
 800bdbc:	4770      	bx	lr
 800bdbe:	bf00      	nop
 800bdc0:	00000000 	.word	0x00000000
 800bdc4:	7ff80000 	.word	0x7ff80000

0800bdc8 <quorem>:
 800bdc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	6903      	ldr	r3, [r0, #16]
 800bdce:	690c      	ldr	r4, [r1, #16]
 800bdd0:	42a3      	cmp	r3, r4
 800bdd2:	4607      	mov	r7, r0
 800bdd4:	db7e      	blt.n	800bed4 <quorem+0x10c>
 800bdd6:	3c01      	subs	r4, #1
 800bdd8:	f101 0814 	add.w	r8, r1, #20
 800bddc:	00a3      	lsls	r3, r4, #2
 800bdde:	f100 0514 	add.w	r5, r0, #20
 800bde2:	9300      	str	r3, [sp, #0]
 800bde4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bde8:	9301      	str	r3, [sp, #4]
 800bdea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bdee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bdfa:	fbb2 f6f3 	udiv	r6, r2, r3
 800bdfe:	d32e      	bcc.n	800be5e <quorem+0x96>
 800be00:	f04f 0a00 	mov.w	sl, #0
 800be04:	46c4      	mov	ip, r8
 800be06:	46ae      	mov	lr, r5
 800be08:	46d3      	mov	fp, sl
 800be0a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be0e:	b298      	uxth	r0, r3
 800be10:	fb06 a000 	mla	r0, r6, r0, sl
 800be14:	0c02      	lsrs	r2, r0, #16
 800be16:	0c1b      	lsrs	r3, r3, #16
 800be18:	fb06 2303 	mla	r3, r6, r3, r2
 800be1c:	f8de 2000 	ldr.w	r2, [lr]
 800be20:	b280      	uxth	r0, r0
 800be22:	b292      	uxth	r2, r2
 800be24:	1a12      	subs	r2, r2, r0
 800be26:	445a      	add	r2, fp
 800be28:	f8de 0000 	ldr.w	r0, [lr]
 800be2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be30:	b29b      	uxth	r3, r3
 800be32:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800be36:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800be3a:	b292      	uxth	r2, r2
 800be3c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be40:	45e1      	cmp	r9, ip
 800be42:	f84e 2b04 	str.w	r2, [lr], #4
 800be46:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be4a:	d2de      	bcs.n	800be0a <quorem+0x42>
 800be4c:	9b00      	ldr	r3, [sp, #0]
 800be4e:	58eb      	ldr	r3, [r5, r3]
 800be50:	b92b      	cbnz	r3, 800be5e <quorem+0x96>
 800be52:	9b01      	ldr	r3, [sp, #4]
 800be54:	3b04      	subs	r3, #4
 800be56:	429d      	cmp	r5, r3
 800be58:	461a      	mov	r2, r3
 800be5a:	d32f      	bcc.n	800bebc <quorem+0xf4>
 800be5c:	613c      	str	r4, [r7, #16]
 800be5e:	4638      	mov	r0, r7
 800be60:	f001 fca0 	bl	800d7a4 <__mcmp>
 800be64:	2800      	cmp	r0, #0
 800be66:	db25      	blt.n	800beb4 <quorem+0xec>
 800be68:	4629      	mov	r1, r5
 800be6a:	2000      	movs	r0, #0
 800be6c:	f858 2b04 	ldr.w	r2, [r8], #4
 800be70:	f8d1 c000 	ldr.w	ip, [r1]
 800be74:	fa1f fe82 	uxth.w	lr, r2
 800be78:	fa1f f38c 	uxth.w	r3, ip
 800be7c:	eba3 030e 	sub.w	r3, r3, lr
 800be80:	4403      	add	r3, r0
 800be82:	0c12      	lsrs	r2, r2, #16
 800be84:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be88:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be8c:	b29b      	uxth	r3, r3
 800be8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be92:	45c1      	cmp	r9, r8
 800be94:	f841 3b04 	str.w	r3, [r1], #4
 800be98:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be9c:	d2e6      	bcs.n	800be6c <quorem+0xa4>
 800be9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bea6:	b922      	cbnz	r2, 800beb2 <quorem+0xea>
 800bea8:	3b04      	subs	r3, #4
 800beaa:	429d      	cmp	r5, r3
 800beac:	461a      	mov	r2, r3
 800beae:	d30b      	bcc.n	800bec8 <quorem+0x100>
 800beb0:	613c      	str	r4, [r7, #16]
 800beb2:	3601      	adds	r6, #1
 800beb4:	4630      	mov	r0, r6
 800beb6:	b003      	add	sp, #12
 800beb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bebc:	6812      	ldr	r2, [r2, #0]
 800bebe:	3b04      	subs	r3, #4
 800bec0:	2a00      	cmp	r2, #0
 800bec2:	d1cb      	bne.n	800be5c <quorem+0x94>
 800bec4:	3c01      	subs	r4, #1
 800bec6:	e7c6      	b.n	800be56 <quorem+0x8e>
 800bec8:	6812      	ldr	r2, [r2, #0]
 800beca:	3b04      	subs	r3, #4
 800becc:	2a00      	cmp	r2, #0
 800bece:	d1ef      	bne.n	800beb0 <quorem+0xe8>
 800bed0:	3c01      	subs	r4, #1
 800bed2:	e7ea      	b.n	800beaa <quorem+0xe2>
 800bed4:	2000      	movs	r0, #0
 800bed6:	e7ee      	b.n	800beb6 <quorem+0xee>

0800bed8 <_dtoa_r>:
 800bed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bedc:	ed2d 8b02 	vpush	{d8}
 800bee0:	69c7      	ldr	r7, [r0, #28]
 800bee2:	b091      	sub	sp, #68	@ 0x44
 800bee4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bee8:	ec55 4b10 	vmov	r4, r5, d0
 800beec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800beee:	9107      	str	r1, [sp, #28]
 800bef0:	4681      	mov	r9, r0
 800bef2:	9209      	str	r2, [sp, #36]	@ 0x24
 800bef4:	930d      	str	r3, [sp, #52]	@ 0x34
 800bef6:	b97f      	cbnz	r7, 800bf18 <_dtoa_r+0x40>
 800bef8:	2010      	movs	r0, #16
 800befa:	f001 f8cf 	bl	800d09c <malloc>
 800befe:	4602      	mov	r2, r0
 800bf00:	f8c9 001c 	str.w	r0, [r9, #28]
 800bf04:	b920      	cbnz	r0, 800bf10 <_dtoa_r+0x38>
 800bf06:	4ba0      	ldr	r3, [pc, #640]	@ (800c188 <_dtoa_r+0x2b0>)
 800bf08:	21ef      	movs	r1, #239	@ 0xef
 800bf0a:	48a0      	ldr	r0, [pc, #640]	@ (800c18c <_dtoa_r+0x2b4>)
 800bf0c:	f002 f870 	bl	800dff0 <__assert_func>
 800bf10:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bf14:	6007      	str	r7, [r0, #0]
 800bf16:	60c7      	str	r7, [r0, #12]
 800bf18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf1c:	6819      	ldr	r1, [r3, #0]
 800bf1e:	b159      	cbz	r1, 800bf38 <_dtoa_r+0x60>
 800bf20:	685a      	ldr	r2, [r3, #4]
 800bf22:	604a      	str	r2, [r1, #4]
 800bf24:	2301      	movs	r3, #1
 800bf26:	4093      	lsls	r3, r2
 800bf28:	608b      	str	r3, [r1, #8]
 800bf2a:	4648      	mov	r0, r9
 800bf2c:	f001 f9be 	bl	800d2ac <_Bfree>
 800bf30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf34:	2200      	movs	r2, #0
 800bf36:	601a      	str	r2, [r3, #0]
 800bf38:	1e2b      	subs	r3, r5, #0
 800bf3a:	bfbb      	ittet	lt
 800bf3c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bf40:	9303      	strlt	r3, [sp, #12]
 800bf42:	2300      	movge	r3, #0
 800bf44:	2201      	movlt	r2, #1
 800bf46:	bfac      	ite	ge
 800bf48:	6033      	strge	r3, [r6, #0]
 800bf4a:	6032      	strlt	r2, [r6, #0]
 800bf4c:	4b90      	ldr	r3, [pc, #576]	@ (800c190 <_dtoa_r+0x2b8>)
 800bf4e:	9e03      	ldr	r6, [sp, #12]
 800bf50:	43b3      	bics	r3, r6
 800bf52:	d110      	bne.n	800bf76 <_dtoa_r+0x9e>
 800bf54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf56:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf5a:	6013      	str	r3, [r2, #0]
 800bf5c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800bf60:	4323      	orrs	r3, r4
 800bf62:	f000 84e6 	beq.w	800c932 <_dtoa_r+0xa5a>
 800bf66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bf68:	4f8a      	ldr	r7, [pc, #552]	@ (800c194 <_dtoa_r+0x2bc>)
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	f000 84e8 	beq.w	800c940 <_dtoa_r+0xa68>
 800bf70:	1cfb      	adds	r3, r7, #3
 800bf72:	f000 bce3 	b.w	800c93c <_dtoa_r+0xa64>
 800bf76:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bf7a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bf7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf82:	d10a      	bne.n	800bf9a <_dtoa_r+0xc2>
 800bf84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf86:	2301      	movs	r3, #1
 800bf88:	6013      	str	r3, [r2, #0]
 800bf8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bf8c:	b113      	cbz	r3, 800bf94 <_dtoa_r+0xbc>
 800bf8e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bf90:	4b81      	ldr	r3, [pc, #516]	@ (800c198 <_dtoa_r+0x2c0>)
 800bf92:	6013      	str	r3, [r2, #0]
 800bf94:	4f81      	ldr	r7, [pc, #516]	@ (800c19c <_dtoa_r+0x2c4>)
 800bf96:	f000 bcd3 	b.w	800c940 <_dtoa_r+0xa68>
 800bf9a:	aa0e      	add	r2, sp, #56	@ 0x38
 800bf9c:	a90f      	add	r1, sp, #60	@ 0x3c
 800bf9e:	4648      	mov	r0, r9
 800bfa0:	eeb0 0b48 	vmov.f64	d0, d8
 800bfa4:	f001 fd1e 	bl	800d9e4 <__d2b>
 800bfa8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800bfac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfae:	9001      	str	r0, [sp, #4]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d045      	beq.n	800c040 <_dtoa_r+0x168>
 800bfb4:	eeb0 7b48 	vmov.f64	d7, d8
 800bfb8:	ee18 1a90 	vmov	r1, s17
 800bfbc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bfc0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800bfc4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bfc8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800bfcc:	2500      	movs	r5, #0
 800bfce:	ee07 1a90 	vmov	s15, r1
 800bfd2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800bfd6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c170 <_dtoa_r+0x298>
 800bfda:	ee37 7b46 	vsub.f64	d7, d7, d6
 800bfde:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c178 <_dtoa_r+0x2a0>
 800bfe2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bfe6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c180 <_dtoa_r+0x2a8>
 800bfea:	ee07 3a90 	vmov	s15, r3
 800bfee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800bff2:	eeb0 7b46 	vmov.f64	d7, d6
 800bff6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800bffa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800bffe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c006:	ee16 8a90 	vmov	r8, s13
 800c00a:	d508      	bpl.n	800c01e <_dtoa_r+0x146>
 800c00c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c010:	eeb4 6b47 	vcmp.f64	d6, d7
 800c014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c018:	bf18      	it	ne
 800c01a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c01e:	f1b8 0f16 	cmp.w	r8, #22
 800c022:	d82b      	bhi.n	800c07c <_dtoa_r+0x1a4>
 800c024:	495e      	ldr	r1, [pc, #376]	@ (800c1a0 <_dtoa_r+0x2c8>)
 800c026:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c02a:	ed91 7b00 	vldr	d7, [r1]
 800c02e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c036:	d501      	bpl.n	800c03c <_dtoa_r+0x164>
 800c038:	f108 38ff 	add.w	r8, r8, #4294967295
 800c03c:	2100      	movs	r1, #0
 800c03e:	e01e      	b.n	800c07e <_dtoa_r+0x1a6>
 800c040:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c042:	4413      	add	r3, r2
 800c044:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c048:	2920      	cmp	r1, #32
 800c04a:	bfc1      	itttt	gt
 800c04c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c050:	408e      	lslgt	r6, r1
 800c052:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c056:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c05a:	bfd6      	itet	le
 800c05c:	f1c1 0120 	rsble	r1, r1, #32
 800c060:	4331      	orrgt	r1, r6
 800c062:	fa04 f101 	lslle.w	r1, r4, r1
 800c066:	ee07 1a90 	vmov	s15, r1
 800c06a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c06e:	3b01      	subs	r3, #1
 800c070:	ee17 1a90 	vmov	r1, s15
 800c074:	2501      	movs	r5, #1
 800c076:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c07a:	e7a8      	b.n	800bfce <_dtoa_r+0xf6>
 800c07c:	2101      	movs	r1, #1
 800c07e:	1ad2      	subs	r2, r2, r3
 800c080:	1e53      	subs	r3, r2, #1
 800c082:	9306      	str	r3, [sp, #24]
 800c084:	bf45      	ittet	mi
 800c086:	f1c2 0301 	rsbmi	r3, r2, #1
 800c08a:	9304      	strmi	r3, [sp, #16]
 800c08c:	2300      	movpl	r3, #0
 800c08e:	2300      	movmi	r3, #0
 800c090:	bf4c      	ite	mi
 800c092:	9306      	strmi	r3, [sp, #24]
 800c094:	9304      	strpl	r3, [sp, #16]
 800c096:	f1b8 0f00 	cmp.w	r8, #0
 800c09a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c09c:	db18      	blt.n	800c0d0 <_dtoa_r+0x1f8>
 800c09e:	9b06      	ldr	r3, [sp, #24]
 800c0a0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c0a4:	4443      	add	r3, r8
 800c0a6:	9306      	str	r3, [sp, #24]
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	9a07      	ldr	r2, [sp, #28]
 800c0ac:	2a09      	cmp	r2, #9
 800c0ae:	d845      	bhi.n	800c13c <_dtoa_r+0x264>
 800c0b0:	2a05      	cmp	r2, #5
 800c0b2:	bfc4      	itt	gt
 800c0b4:	3a04      	subgt	r2, #4
 800c0b6:	9207      	strgt	r2, [sp, #28]
 800c0b8:	9a07      	ldr	r2, [sp, #28]
 800c0ba:	f1a2 0202 	sub.w	r2, r2, #2
 800c0be:	bfcc      	ite	gt
 800c0c0:	2400      	movgt	r4, #0
 800c0c2:	2401      	movle	r4, #1
 800c0c4:	2a03      	cmp	r2, #3
 800c0c6:	d844      	bhi.n	800c152 <_dtoa_r+0x27a>
 800c0c8:	e8df f002 	tbb	[pc, r2]
 800c0cc:	0b173634 	.word	0x0b173634
 800c0d0:	9b04      	ldr	r3, [sp, #16]
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	eba3 0308 	sub.w	r3, r3, r8
 800c0d8:	9304      	str	r3, [sp, #16]
 800c0da:	920a      	str	r2, [sp, #40]	@ 0x28
 800c0dc:	f1c8 0300 	rsb	r3, r8, #0
 800c0e0:	e7e3      	b.n	800c0aa <_dtoa_r+0x1d2>
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	9208      	str	r2, [sp, #32]
 800c0e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0e8:	eb08 0b02 	add.w	fp, r8, r2
 800c0ec:	f10b 0a01 	add.w	sl, fp, #1
 800c0f0:	4652      	mov	r2, sl
 800c0f2:	2a01      	cmp	r2, #1
 800c0f4:	bfb8      	it	lt
 800c0f6:	2201      	movlt	r2, #1
 800c0f8:	e006      	b.n	800c108 <_dtoa_r+0x230>
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	9208      	str	r2, [sp, #32]
 800c0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c100:	2a00      	cmp	r2, #0
 800c102:	dd29      	ble.n	800c158 <_dtoa_r+0x280>
 800c104:	4693      	mov	fp, r2
 800c106:	4692      	mov	sl, r2
 800c108:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c10c:	2100      	movs	r1, #0
 800c10e:	2004      	movs	r0, #4
 800c110:	f100 0614 	add.w	r6, r0, #20
 800c114:	4296      	cmp	r6, r2
 800c116:	d926      	bls.n	800c166 <_dtoa_r+0x28e>
 800c118:	6079      	str	r1, [r7, #4]
 800c11a:	4648      	mov	r0, r9
 800c11c:	9305      	str	r3, [sp, #20]
 800c11e:	f001 f885 	bl	800d22c <_Balloc>
 800c122:	9b05      	ldr	r3, [sp, #20]
 800c124:	4607      	mov	r7, r0
 800c126:	2800      	cmp	r0, #0
 800c128:	d13e      	bne.n	800c1a8 <_dtoa_r+0x2d0>
 800c12a:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a4 <_dtoa_r+0x2cc>)
 800c12c:	4602      	mov	r2, r0
 800c12e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c132:	e6ea      	b.n	800bf0a <_dtoa_r+0x32>
 800c134:	2200      	movs	r2, #0
 800c136:	e7e1      	b.n	800c0fc <_dtoa_r+0x224>
 800c138:	2200      	movs	r2, #0
 800c13a:	e7d3      	b.n	800c0e4 <_dtoa_r+0x20c>
 800c13c:	2401      	movs	r4, #1
 800c13e:	2200      	movs	r2, #0
 800c140:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c144:	f04f 3bff 	mov.w	fp, #4294967295
 800c148:	2100      	movs	r1, #0
 800c14a:	46da      	mov	sl, fp
 800c14c:	2212      	movs	r2, #18
 800c14e:	9109      	str	r1, [sp, #36]	@ 0x24
 800c150:	e7da      	b.n	800c108 <_dtoa_r+0x230>
 800c152:	2201      	movs	r2, #1
 800c154:	9208      	str	r2, [sp, #32]
 800c156:	e7f5      	b.n	800c144 <_dtoa_r+0x26c>
 800c158:	f04f 0b01 	mov.w	fp, #1
 800c15c:	46da      	mov	sl, fp
 800c15e:	465a      	mov	r2, fp
 800c160:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c164:	e7d0      	b.n	800c108 <_dtoa_r+0x230>
 800c166:	3101      	adds	r1, #1
 800c168:	0040      	lsls	r0, r0, #1
 800c16a:	e7d1      	b.n	800c110 <_dtoa_r+0x238>
 800c16c:	f3af 8000 	nop.w
 800c170:	636f4361 	.word	0x636f4361
 800c174:	3fd287a7 	.word	0x3fd287a7
 800c178:	8b60c8b3 	.word	0x8b60c8b3
 800c17c:	3fc68a28 	.word	0x3fc68a28
 800c180:	509f79fb 	.word	0x509f79fb
 800c184:	3fd34413 	.word	0x3fd34413
 800c188:	0800e73f 	.word	0x0800e73f
 800c18c:	0800e756 	.word	0x0800e756
 800c190:	7ff00000 	.word	0x7ff00000
 800c194:	0800e73b 	.word	0x0800e73b
 800c198:	0800e707 	.word	0x0800e707
 800c19c:	0800e706 	.word	0x0800e706
 800c1a0:	0800e950 	.word	0x0800e950
 800c1a4:	0800e7ae 	.word	0x0800e7ae
 800c1a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c1ac:	f1ba 0f0e 	cmp.w	sl, #14
 800c1b0:	6010      	str	r0, [r2, #0]
 800c1b2:	d86e      	bhi.n	800c292 <_dtoa_r+0x3ba>
 800c1b4:	2c00      	cmp	r4, #0
 800c1b6:	d06c      	beq.n	800c292 <_dtoa_r+0x3ba>
 800c1b8:	f1b8 0f00 	cmp.w	r8, #0
 800c1bc:	f340 80b4 	ble.w	800c328 <_dtoa_r+0x450>
 800c1c0:	4ac8      	ldr	r2, [pc, #800]	@ (800c4e4 <_dtoa_r+0x60c>)
 800c1c2:	f008 010f 	and.w	r1, r8, #15
 800c1c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c1ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c1ce:	ed92 7b00 	vldr	d7, [r2]
 800c1d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c1d6:	f000 809b 	beq.w	800c310 <_dtoa_r+0x438>
 800c1da:	4ac3      	ldr	r2, [pc, #780]	@ (800c4e8 <_dtoa_r+0x610>)
 800c1dc:	ed92 6b08 	vldr	d6, [r2, #32]
 800c1e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c1e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c1e8:	f001 010f 	and.w	r1, r1, #15
 800c1ec:	2203      	movs	r2, #3
 800c1ee:	48be      	ldr	r0, [pc, #760]	@ (800c4e8 <_dtoa_r+0x610>)
 800c1f0:	2900      	cmp	r1, #0
 800c1f2:	f040 808f 	bne.w	800c314 <_dtoa_r+0x43c>
 800c1f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c1fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c1fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c202:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c204:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c208:	2900      	cmp	r1, #0
 800c20a:	f000 80b3 	beq.w	800c374 <_dtoa_r+0x49c>
 800c20e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c212:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c21a:	f140 80ab 	bpl.w	800c374 <_dtoa_r+0x49c>
 800c21e:	f1ba 0f00 	cmp.w	sl, #0
 800c222:	f000 80a7 	beq.w	800c374 <_dtoa_r+0x49c>
 800c226:	f1bb 0f00 	cmp.w	fp, #0
 800c22a:	dd30      	ble.n	800c28e <_dtoa_r+0x3b6>
 800c22c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c230:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c234:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c238:	f108 31ff 	add.w	r1, r8, #4294967295
 800c23c:	9105      	str	r1, [sp, #20]
 800c23e:	3201      	adds	r2, #1
 800c240:	465c      	mov	r4, fp
 800c242:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c246:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c24a:	ee07 2a90 	vmov	s15, r2
 800c24e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c252:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c256:	ee15 2a90 	vmov	r2, s11
 800c25a:	ec51 0b15 	vmov	r0, r1, d5
 800c25e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c262:	2c00      	cmp	r4, #0
 800c264:	f040 808a 	bne.w	800c37c <_dtoa_r+0x4a4>
 800c268:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c26c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c270:	ec41 0b17 	vmov	d7, r0, r1
 800c274:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c27c:	f300 826a 	bgt.w	800c754 <_dtoa_r+0x87c>
 800c280:	eeb1 7b47 	vneg.f64	d7, d7
 800c284:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c28c:	d423      	bmi.n	800c2d6 <_dtoa_r+0x3fe>
 800c28e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c292:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c294:	2a00      	cmp	r2, #0
 800c296:	f2c0 8129 	blt.w	800c4ec <_dtoa_r+0x614>
 800c29a:	f1b8 0f0e 	cmp.w	r8, #14
 800c29e:	f300 8125 	bgt.w	800c4ec <_dtoa_r+0x614>
 800c2a2:	4b90      	ldr	r3, [pc, #576]	@ (800c4e4 <_dtoa_r+0x60c>)
 800c2a4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c2a8:	ed93 6b00 	vldr	d6, [r3]
 800c2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	f280 80c8 	bge.w	800c444 <_dtoa_r+0x56c>
 800c2b4:	f1ba 0f00 	cmp.w	sl, #0
 800c2b8:	f300 80c4 	bgt.w	800c444 <_dtoa_r+0x56c>
 800c2bc:	d10b      	bne.n	800c2d6 <_dtoa_r+0x3fe>
 800c2be:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c2c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c2c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c2ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d2:	f2c0 823c 	blt.w	800c74e <_dtoa_r+0x876>
 800c2d6:	2400      	movs	r4, #0
 800c2d8:	4625      	mov	r5, r4
 800c2da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2dc:	43db      	mvns	r3, r3
 800c2de:	9305      	str	r3, [sp, #20]
 800c2e0:	463e      	mov	r6, r7
 800c2e2:	f04f 0800 	mov.w	r8, #0
 800c2e6:	4621      	mov	r1, r4
 800c2e8:	4648      	mov	r0, r9
 800c2ea:	f000 ffdf 	bl	800d2ac <_Bfree>
 800c2ee:	2d00      	cmp	r5, #0
 800c2f0:	f000 80a2 	beq.w	800c438 <_dtoa_r+0x560>
 800c2f4:	f1b8 0f00 	cmp.w	r8, #0
 800c2f8:	d005      	beq.n	800c306 <_dtoa_r+0x42e>
 800c2fa:	45a8      	cmp	r8, r5
 800c2fc:	d003      	beq.n	800c306 <_dtoa_r+0x42e>
 800c2fe:	4641      	mov	r1, r8
 800c300:	4648      	mov	r0, r9
 800c302:	f000 ffd3 	bl	800d2ac <_Bfree>
 800c306:	4629      	mov	r1, r5
 800c308:	4648      	mov	r0, r9
 800c30a:	f000 ffcf 	bl	800d2ac <_Bfree>
 800c30e:	e093      	b.n	800c438 <_dtoa_r+0x560>
 800c310:	2202      	movs	r2, #2
 800c312:	e76c      	b.n	800c1ee <_dtoa_r+0x316>
 800c314:	07cc      	lsls	r4, r1, #31
 800c316:	d504      	bpl.n	800c322 <_dtoa_r+0x44a>
 800c318:	ed90 6b00 	vldr	d6, [r0]
 800c31c:	3201      	adds	r2, #1
 800c31e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c322:	1049      	asrs	r1, r1, #1
 800c324:	3008      	adds	r0, #8
 800c326:	e763      	b.n	800c1f0 <_dtoa_r+0x318>
 800c328:	d022      	beq.n	800c370 <_dtoa_r+0x498>
 800c32a:	f1c8 0100 	rsb	r1, r8, #0
 800c32e:	4a6d      	ldr	r2, [pc, #436]	@ (800c4e4 <_dtoa_r+0x60c>)
 800c330:	f001 000f 	and.w	r0, r1, #15
 800c334:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c338:	ed92 7b00 	vldr	d7, [r2]
 800c33c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c340:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c344:	4868      	ldr	r0, [pc, #416]	@ (800c4e8 <_dtoa_r+0x610>)
 800c346:	1109      	asrs	r1, r1, #4
 800c348:	2400      	movs	r4, #0
 800c34a:	2202      	movs	r2, #2
 800c34c:	b929      	cbnz	r1, 800c35a <_dtoa_r+0x482>
 800c34e:	2c00      	cmp	r4, #0
 800c350:	f43f af57 	beq.w	800c202 <_dtoa_r+0x32a>
 800c354:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c358:	e753      	b.n	800c202 <_dtoa_r+0x32a>
 800c35a:	07ce      	lsls	r6, r1, #31
 800c35c:	d505      	bpl.n	800c36a <_dtoa_r+0x492>
 800c35e:	ed90 6b00 	vldr	d6, [r0]
 800c362:	3201      	adds	r2, #1
 800c364:	2401      	movs	r4, #1
 800c366:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c36a:	1049      	asrs	r1, r1, #1
 800c36c:	3008      	adds	r0, #8
 800c36e:	e7ed      	b.n	800c34c <_dtoa_r+0x474>
 800c370:	2202      	movs	r2, #2
 800c372:	e746      	b.n	800c202 <_dtoa_r+0x32a>
 800c374:	f8cd 8014 	str.w	r8, [sp, #20]
 800c378:	4654      	mov	r4, sl
 800c37a:	e762      	b.n	800c242 <_dtoa_r+0x36a>
 800c37c:	4a59      	ldr	r2, [pc, #356]	@ (800c4e4 <_dtoa_r+0x60c>)
 800c37e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c382:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c386:	9a08      	ldr	r2, [sp, #32]
 800c388:	ec41 0b17 	vmov	d7, r0, r1
 800c38c:	443c      	add	r4, r7
 800c38e:	b34a      	cbz	r2, 800c3e4 <_dtoa_r+0x50c>
 800c390:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c394:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c398:	463e      	mov	r6, r7
 800c39a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c39e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c3a2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c3a6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c3aa:	ee14 2a90 	vmov	r2, s9
 800c3ae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c3b2:	3230      	adds	r2, #48	@ 0x30
 800c3b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c3b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3c0:	f806 2b01 	strb.w	r2, [r6], #1
 800c3c4:	d438      	bmi.n	800c438 <_dtoa_r+0x560>
 800c3c6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c3ca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d2:	d46e      	bmi.n	800c4b2 <_dtoa_r+0x5da>
 800c3d4:	42a6      	cmp	r6, r4
 800c3d6:	f43f af5a 	beq.w	800c28e <_dtoa_r+0x3b6>
 800c3da:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c3de:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c3e2:	e7e0      	b.n	800c3a6 <_dtoa_r+0x4ce>
 800c3e4:	4621      	mov	r1, r4
 800c3e6:	463e      	mov	r6, r7
 800c3e8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c3ec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c3f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c3f4:	ee14 2a90 	vmov	r2, s9
 800c3f8:	3230      	adds	r2, #48	@ 0x30
 800c3fa:	f806 2b01 	strb.w	r2, [r6], #1
 800c3fe:	42a6      	cmp	r6, r4
 800c400:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c404:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c408:	d119      	bne.n	800c43e <_dtoa_r+0x566>
 800c40a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c40e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c412:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c41a:	dc4a      	bgt.n	800c4b2 <_dtoa_r+0x5da>
 800c41c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c420:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c428:	f57f af31 	bpl.w	800c28e <_dtoa_r+0x3b6>
 800c42c:	460e      	mov	r6, r1
 800c42e:	3901      	subs	r1, #1
 800c430:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c434:	2b30      	cmp	r3, #48	@ 0x30
 800c436:	d0f9      	beq.n	800c42c <_dtoa_r+0x554>
 800c438:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c43c:	e027      	b.n	800c48e <_dtoa_r+0x5b6>
 800c43e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c442:	e7d5      	b.n	800c3f0 <_dtoa_r+0x518>
 800c444:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c448:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c44c:	463e      	mov	r6, r7
 800c44e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c452:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c456:	ee15 3a10 	vmov	r3, s10
 800c45a:	3330      	adds	r3, #48	@ 0x30
 800c45c:	f806 3b01 	strb.w	r3, [r6], #1
 800c460:	1bf3      	subs	r3, r6, r7
 800c462:	459a      	cmp	sl, r3
 800c464:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c468:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c46c:	d132      	bne.n	800c4d4 <_dtoa_r+0x5fc>
 800c46e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c472:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c47a:	dc18      	bgt.n	800c4ae <_dtoa_r+0x5d6>
 800c47c:	eeb4 7b46 	vcmp.f64	d7, d6
 800c480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c484:	d103      	bne.n	800c48e <_dtoa_r+0x5b6>
 800c486:	ee15 3a10 	vmov	r3, s10
 800c48a:	07db      	lsls	r3, r3, #31
 800c48c:	d40f      	bmi.n	800c4ae <_dtoa_r+0x5d6>
 800c48e:	9901      	ldr	r1, [sp, #4]
 800c490:	4648      	mov	r0, r9
 800c492:	f000 ff0b 	bl	800d2ac <_Bfree>
 800c496:	2300      	movs	r3, #0
 800c498:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c49a:	7033      	strb	r3, [r6, #0]
 800c49c:	f108 0301 	add.w	r3, r8, #1
 800c4a0:	6013      	str	r3, [r2, #0]
 800c4a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f000 824b 	beq.w	800c940 <_dtoa_r+0xa68>
 800c4aa:	601e      	str	r6, [r3, #0]
 800c4ac:	e248      	b.n	800c940 <_dtoa_r+0xa68>
 800c4ae:	f8cd 8014 	str.w	r8, [sp, #20]
 800c4b2:	4633      	mov	r3, r6
 800c4b4:	461e      	mov	r6, r3
 800c4b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4ba:	2a39      	cmp	r2, #57	@ 0x39
 800c4bc:	d106      	bne.n	800c4cc <_dtoa_r+0x5f4>
 800c4be:	429f      	cmp	r7, r3
 800c4c0:	d1f8      	bne.n	800c4b4 <_dtoa_r+0x5dc>
 800c4c2:	9a05      	ldr	r2, [sp, #20]
 800c4c4:	3201      	adds	r2, #1
 800c4c6:	9205      	str	r2, [sp, #20]
 800c4c8:	2230      	movs	r2, #48	@ 0x30
 800c4ca:	703a      	strb	r2, [r7, #0]
 800c4cc:	781a      	ldrb	r2, [r3, #0]
 800c4ce:	3201      	adds	r2, #1
 800c4d0:	701a      	strb	r2, [r3, #0]
 800c4d2:	e7b1      	b.n	800c438 <_dtoa_r+0x560>
 800c4d4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c4d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4e0:	d1b5      	bne.n	800c44e <_dtoa_r+0x576>
 800c4e2:	e7d4      	b.n	800c48e <_dtoa_r+0x5b6>
 800c4e4:	0800e950 	.word	0x0800e950
 800c4e8:	0800e928 	.word	0x0800e928
 800c4ec:	9908      	ldr	r1, [sp, #32]
 800c4ee:	2900      	cmp	r1, #0
 800c4f0:	f000 80e9 	beq.w	800c6c6 <_dtoa_r+0x7ee>
 800c4f4:	9907      	ldr	r1, [sp, #28]
 800c4f6:	2901      	cmp	r1, #1
 800c4f8:	f300 80cb 	bgt.w	800c692 <_dtoa_r+0x7ba>
 800c4fc:	2d00      	cmp	r5, #0
 800c4fe:	f000 80c4 	beq.w	800c68a <_dtoa_r+0x7b2>
 800c502:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c506:	9e04      	ldr	r6, [sp, #16]
 800c508:	461c      	mov	r4, r3
 800c50a:	9305      	str	r3, [sp, #20]
 800c50c:	9b04      	ldr	r3, [sp, #16]
 800c50e:	4413      	add	r3, r2
 800c510:	9304      	str	r3, [sp, #16]
 800c512:	9b06      	ldr	r3, [sp, #24]
 800c514:	2101      	movs	r1, #1
 800c516:	4413      	add	r3, r2
 800c518:	4648      	mov	r0, r9
 800c51a:	9306      	str	r3, [sp, #24]
 800c51c:	f000 ffc4 	bl	800d4a8 <__i2b>
 800c520:	9b05      	ldr	r3, [sp, #20]
 800c522:	4605      	mov	r5, r0
 800c524:	b166      	cbz	r6, 800c540 <_dtoa_r+0x668>
 800c526:	9a06      	ldr	r2, [sp, #24]
 800c528:	2a00      	cmp	r2, #0
 800c52a:	dd09      	ble.n	800c540 <_dtoa_r+0x668>
 800c52c:	42b2      	cmp	r2, r6
 800c52e:	9904      	ldr	r1, [sp, #16]
 800c530:	bfa8      	it	ge
 800c532:	4632      	movge	r2, r6
 800c534:	1a89      	subs	r1, r1, r2
 800c536:	9104      	str	r1, [sp, #16]
 800c538:	9906      	ldr	r1, [sp, #24]
 800c53a:	1ab6      	subs	r6, r6, r2
 800c53c:	1a8a      	subs	r2, r1, r2
 800c53e:	9206      	str	r2, [sp, #24]
 800c540:	b30b      	cbz	r3, 800c586 <_dtoa_r+0x6ae>
 800c542:	9a08      	ldr	r2, [sp, #32]
 800c544:	2a00      	cmp	r2, #0
 800c546:	f000 80c5 	beq.w	800c6d4 <_dtoa_r+0x7fc>
 800c54a:	2c00      	cmp	r4, #0
 800c54c:	f000 80bf 	beq.w	800c6ce <_dtoa_r+0x7f6>
 800c550:	4629      	mov	r1, r5
 800c552:	4622      	mov	r2, r4
 800c554:	4648      	mov	r0, r9
 800c556:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c558:	f001 f85e 	bl	800d618 <__pow5mult>
 800c55c:	9a01      	ldr	r2, [sp, #4]
 800c55e:	4601      	mov	r1, r0
 800c560:	4605      	mov	r5, r0
 800c562:	4648      	mov	r0, r9
 800c564:	f000 ffb6 	bl	800d4d4 <__multiply>
 800c568:	9901      	ldr	r1, [sp, #4]
 800c56a:	9005      	str	r0, [sp, #20]
 800c56c:	4648      	mov	r0, r9
 800c56e:	f000 fe9d 	bl	800d2ac <_Bfree>
 800c572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c574:	1b1b      	subs	r3, r3, r4
 800c576:	f000 80b0 	beq.w	800c6da <_dtoa_r+0x802>
 800c57a:	9905      	ldr	r1, [sp, #20]
 800c57c:	461a      	mov	r2, r3
 800c57e:	4648      	mov	r0, r9
 800c580:	f001 f84a 	bl	800d618 <__pow5mult>
 800c584:	9001      	str	r0, [sp, #4]
 800c586:	2101      	movs	r1, #1
 800c588:	4648      	mov	r0, r9
 800c58a:	f000 ff8d 	bl	800d4a8 <__i2b>
 800c58e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c590:	4604      	mov	r4, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	f000 81da 	beq.w	800c94c <_dtoa_r+0xa74>
 800c598:	461a      	mov	r2, r3
 800c59a:	4601      	mov	r1, r0
 800c59c:	4648      	mov	r0, r9
 800c59e:	f001 f83b 	bl	800d618 <__pow5mult>
 800c5a2:	9b07      	ldr	r3, [sp, #28]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	f300 80a0 	bgt.w	800c6ec <_dtoa_r+0x814>
 800c5ac:	9b02      	ldr	r3, [sp, #8]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	f040 8096 	bne.w	800c6e0 <_dtoa_r+0x808>
 800c5b4:	9b03      	ldr	r3, [sp, #12]
 800c5b6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c5ba:	2a00      	cmp	r2, #0
 800c5bc:	f040 8092 	bne.w	800c6e4 <_dtoa_r+0x80c>
 800c5c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c5c4:	0d12      	lsrs	r2, r2, #20
 800c5c6:	0512      	lsls	r2, r2, #20
 800c5c8:	2a00      	cmp	r2, #0
 800c5ca:	f000 808d 	beq.w	800c6e8 <_dtoa_r+0x810>
 800c5ce:	9b04      	ldr	r3, [sp, #16]
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	9304      	str	r3, [sp, #16]
 800c5d4:	9b06      	ldr	r3, [sp, #24]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	9306      	str	r3, [sp, #24]
 800c5da:	2301      	movs	r3, #1
 800c5dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	f000 81b9 	beq.w	800c958 <_dtoa_r+0xa80>
 800c5e6:	6922      	ldr	r2, [r4, #16]
 800c5e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c5ec:	6910      	ldr	r0, [r2, #16]
 800c5ee:	f000 ff0f 	bl	800d410 <__hi0bits>
 800c5f2:	f1c0 0020 	rsb	r0, r0, #32
 800c5f6:	9b06      	ldr	r3, [sp, #24]
 800c5f8:	4418      	add	r0, r3
 800c5fa:	f010 001f 	ands.w	r0, r0, #31
 800c5fe:	f000 8081 	beq.w	800c704 <_dtoa_r+0x82c>
 800c602:	f1c0 0220 	rsb	r2, r0, #32
 800c606:	2a04      	cmp	r2, #4
 800c608:	dd73      	ble.n	800c6f2 <_dtoa_r+0x81a>
 800c60a:	9b04      	ldr	r3, [sp, #16]
 800c60c:	f1c0 001c 	rsb	r0, r0, #28
 800c610:	4403      	add	r3, r0
 800c612:	9304      	str	r3, [sp, #16]
 800c614:	9b06      	ldr	r3, [sp, #24]
 800c616:	4406      	add	r6, r0
 800c618:	4403      	add	r3, r0
 800c61a:	9306      	str	r3, [sp, #24]
 800c61c:	9b04      	ldr	r3, [sp, #16]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	dd05      	ble.n	800c62e <_dtoa_r+0x756>
 800c622:	9901      	ldr	r1, [sp, #4]
 800c624:	461a      	mov	r2, r3
 800c626:	4648      	mov	r0, r9
 800c628:	f001 f850 	bl	800d6cc <__lshift>
 800c62c:	9001      	str	r0, [sp, #4]
 800c62e:	9b06      	ldr	r3, [sp, #24]
 800c630:	2b00      	cmp	r3, #0
 800c632:	dd05      	ble.n	800c640 <_dtoa_r+0x768>
 800c634:	4621      	mov	r1, r4
 800c636:	461a      	mov	r2, r3
 800c638:	4648      	mov	r0, r9
 800c63a:	f001 f847 	bl	800d6cc <__lshift>
 800c63e:	4604      	mov	r4, r0
 800c640:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c642:	2b00      	cmp	r3, #0
 800c644:	d060      	beq.n	800c708 <_dtoa_r+0x830>
 800c646:	9801      	ldr	r0, [sp, #4]
 800c648:	4621      	mov	r1, r4
 800c64a:	f001 f8ab 	bl	800d7a4 <__mcmp>
 800c64e:	2800      	cmp	r0, #0
 800c650:	da5a      	bge.n	800c708 <_dtoa_r+0x830>
 800c652:	f108 33ff 	add.w	r3, r8, #4294967295
 800c656:	9305      	str	r3, [sp, #20]
 800c658:	9901      	ldr	r1, [sp, #4]
 800c65a:	2300      	movs	r3, #0
 800c65c:	220a      	movs	r2, #10
 800c65e:	4648      	mov	r0, r9
 800c660:	f000 fe46 	bl	800d2f0 <__multadd>
 800c664:	9b08      	ldr	r3, [sp, #32]
 800c666:	9001      	str	r0, [sp, #4]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f000 8177 	beq.w	800c95c <_dtoa_r+0xa84>
 800c66e:	4629      	mov	r1, r5
 800c670:	2300      	movs	r3, #0
 800c672:	220a      	movs	r2, #10
 800c674:	4648      	mov	r0, r9
 800c676:	f000 fe3b 	bl	800d2f0 <__multadd>
 800c67a:	f1bb 0f00 	cmp.w	fp, #0
 800c67e:	4605      	mov	r5, r0
 800c680:	dc6e      	bgt.n	800c760 <_dtoa_r+0x888>
 800c682:	9b07      	ldr	r3, [sp, #28]
 800c684:	2b02      	cmp	r3, #2
 800c686:	dc48      	bgt.n	800c71a <_dtoa_r+0x842>
 800c688:	e06a      	b.n	800c760 <_dtoa_r+0x888>
 800c68a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c68c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c690:	e739      	b.n	800c506 <_dtoa_r+0x62e>
 800c692:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c696:	42a3      	cmp	r3, r4
 800c698:	db07      	blt.n	800c6aa <_dtoa_r+0x7d2>
 800c69a:	f1ba 0f00 	cmp.w	sl, #0
 800c69e:	eba3 0404 	sub.w	r4, r3, r4
 800c6a2:	db0b      	blt.n	800c6bc <_dtoa_r+0x7e4>
 800c6a4:	9e04      	ldr	r6, [sp, #16]
 800c6a6:	4652      	mov	r2, sl
 800c6a8:	e72f      	b.n	800c50a <_dtoa_r+0x632>
 800c6aa:	1ae2      	subs	r2, r4, r3
 800c6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6ae:	9e04      	ldr	r6, [sp, #16]
 800c6b0:	4413      	add	r3, r2
 800c6b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6b4:	4652      	mov	r2, sl
 800c6b6:	4623      	mov	r3, r4
 800c6b8:	2400      	movs	r4, #0
 800c6ba:	e726      	b.n	800c50a <_dtoa_r+0x632>
 800c6bc:	9a04      	ldr	r2, [sp, #16]
 800c6be:	eba2 060a 	sub.w	r6, r2, sl
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	e721      	b.n	800c50a <_dtoa_r+0x632>
 800c6c6:	9e04      	ldr	r6, [sp, #16]
 800c6c8:	9d08      	ldr	r5, [sp, #32]
 800c6ca:	461c      	mov	r4, r3
 800c6cc:	e72a      	b.n	800c524 <_dtoa_r+0x64c>
 800c6ce:	9a01      	ldr	r2, [sp, #4]
 800c6d0:	9205      	str	r2, [sp, #20]
 800c6d2:	e752      	b.n	800c57a <_dtoa_r+0x6a2>
 800c6d4:	9901      	ldr	r1, [sp, #4]
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	e751      	b.n	800c57e <_dtoa_r+0x6a6>
 800c6da:	9b05      	ldr	r3, [sp, #20]
 800c6dc:	9301      	str	r3, [sp, #4]
 800c6de:	e752      	b.n	800c586 <_dtoa_r+0x6ae>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	e77b      	b.n	800c5dc <_dtoa_r+0x704>
 800c6e4:	9b02      	ldr	r3, [sp, #8]
 800c6e6:	e779      	b.n	800c5dc <_dtoa_r+0x704>
 800c6e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c6ea:	e778      	b.n	800c5de <_dtoa_r+0x706>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6f0:	e779      	b.n	800c5e6 <_dtoa_r+0x70e>
 800c6f2:	d093      	beq.n	800c61c <_dtoa_r+0x744>
 800c6f4:	9b04      	ldr	r3, [sp, #16]
 800c6f6:	321c      	adds	r2, #28
 800c6f8:	4413      	add	r3, r2
 800c6fa:	9304      	str	r3, [sp, #16]
 800c6fc:	9b06      	ldr	r3, [sp, #24]
 800c6fe:	4416      	add	r6, r2
 800c700:	4413      	add	r3, r2
 800c702:	e78a      	b.n	800c61a <_dtoa_r+0x742>
 800c704:	4602      	mov	r2, r0
 800c706:	e7f5      	b.n	800c6f4 <_dtoa_r+0x81c>
 800c708:	f1ba 0f00 	cmp.w	sl, #0
 800c70c:	f8cd 8014 	str.w	r8, [sp, #20]
 800c710:	46d3      	mov	fp, sl
 800c712:	dc21      	bgt.n	800c758 <_dtoa_r+0x880>
 800c714:	9b07      	ldr	r3, [sp, #28]
 800c716:	2b02      	cmp	r3, #2
 800c718:	dd1e      	ble.n	800c758 <_dtoa_r+0x880>
 800c71a:	f1bb 0f00 	cmp.w	fp, #0
 800c71e:	f47f addc 	bne.w	800c2da <_dtoa_r+0x402>
 800c722:	4621      	mov	r1, r4
 800c724:	465b      	mov	r3, fp
 800c726:	2205      	movs	r2, #5
 800c728:	4648      	mov	r0, r9
 800c72a:	f000 fde1 	bl	800d2f0 <__multadd>
 800c72e:	4601      	mov	r1, r0
 800c730:	4604      	mov	r4, r0
 800c732:	9801      	ldr	r0, [sp, #4]
 800c734:	f001 f836 	bl	800d7a4 <__mcmp>
 800c738:	2800      	cmp	r0, #0
 800c73a:	f77f adce 	ble.w	800c2da <_dtoa_r+0x402>
 800c73e:	463e      	mov	r6, r7
 800c740:	2331      	movs	r3, #49	@ 0x31
 800c742:	f806 3b01 	strb.w	r3, [r6], #1
 800c746:	9b05      	ldr	r3, [sp, #20]
 800c748:	3301      	adds	r3, #1
 800c74a:	9305      	str	r3, [sp, #20]
 800c74c:	e5c9      	b.n	800c2e2 <_dtoa_r+0x40a>
 800c74e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c752:	4654      	mov	r4, sl
 800c754:	4625      	mov	r5, r4
 800c756:	e7f2      	b.n	800c73e <_dtoa_r+0x866>
 800c758:	9b08      	ldr	r3, [sp, #32]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f000 8102 	beq.w	800c964 <_dtoa_r+0xa8c>
 800c760:	2e00      	cmp	r6, #0
 800c762:	dd05      	ble.n	800c770 <_dtoa_r+0x898>
 800c764:	4629      	mov	r1, r5
 800c766:	4632      	mov	r2, r6
 800c768:	4648      	mov	r0, r9
 800c76a:	f000 ffaf 	bl	800d6cc <__lshift>
 800c76e:	4605      	mov	r5, r0
 800c770:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c772:	2b00      	cmp	r3, #0
 800c774:	d058      	beq.n	800c828 <_dtoa_r+0x950>
 800c776:	6869      	ldr	r1, [r5, #4]
 800c778:	4648      	mov	r0, r9
 800c77a:	f000 fd57 	bl	800d22c <_Balloc>
 800c77e:	4606      	mov	r6, r0
 800c780:	b928      	cbnz	r0, 800c78e <_dtoa_r+0x8b6>
 800c782:	4b82      	ldr	r3, [pc, #520]	@ (800c98c <_dtoa_r+0xab4>)
 800c784:	4602      	mov	r2, r0
 800c786:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c78a:	f7ff bbbe 	b.w	800bf0a <_dtoa_r+0x32>
 800c78e:	692a      	ldr	r2, [r5, #16]
 800c790:	3202      	adds	r2, #2
 800c792:	0092      	lsls	r2, r2, #2
 800c794:	f105 010c 	add.w	r1, r5, #12
 800c798:	300c      	adds	r0, #12
 800c79a:	f7ff fafc 	bl	800bd96 <memcpy>
 800c79e:	2201      	movs	r2, #1
 800c7a0:	4631      	mov	r1, r6
 800c7a2:	4648      	mov	r0, r9
 800c7a4:	f000 ff92 	bl	800d6cc <__lshift>
 800c7a8:	1c7b      	adds	r3, r7, #1
 800c7aa:	9304      	str	r3, [sp, #16]
 800c7ac:	eb07 030b 	add.w	r3, r7, fp
 800c7b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7b2:	9b02      	ldr	r3, [sp, #8]
 800c7b4:	f003 0301 	and.w	r3, r3, #1
 800c7b8:	46a8      	mov	r8, r5
 800c7ba:	9308      	str	r3, [sp, #32]
 800c7bc:	4605      	mov	r5, r0
 800c7be:	9b04      	ldr	r3, [sp, #16]
 800c7c0:	9801      	ldr	r0, [sp, #4]
 800c7c2:	4621      	mov	r1, r4
 800c7c4:	f103 3bff 	add.w	fp, r3, #4294967295
 800c7c8:	f7ff fafe 	bl	800bdc8 <quorem>
 800c7cc:	4641      	mov	r1, r8
 800c7ce:	9002      	str	r0, [sp, #8]
 800c7d0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c7d4:	9801      	ldr	r0, [sp, #4]
 800c7d6:	f000 ffe5 	bl	800d7a4 <__mcmp>
 800c7da:	462a      	mov	r2, r5
 800c7dc:	9006      	str	r0, [sp, #24]
 800c7de:	4621      	mov	r1, r4
 800c7e0:	4648      	mov	r0, r9
 800c7e2:	f000 fffb 	bl	800d7dc <__mdiff>
 800c7e6:	68c2      	ldr	r2, [r0, #12]
 800c7e8:	4606      	mov	r6, r0
 800c7ea:	b9fa      	cbnz	r2, 800c82c <_dtoa_r+0x954>
 800c7ec:	4601      	mov	r1, r0
 800c7ee:	9801      	ldr	r0, [sp, #4]
 800c7f0:	f000 ffd8 	bl	800d7a4 <__mcmp>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	4631      	mov	r1, r6
 800c7f8:	4648      	mov	r0, r9
 800c7fa:	920a      	str	r2, [sp, #40]	@ 0x28
 800c7fc:	f000 fd56 	bl	800d2ac <_Bfree>
 800c800:	9b07      	ldr	r3, [sp, #28]
 800c802:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c804:	9e04      	ldr	r6, [sp, #16]
 800c806:	ea42 0103 	orr.w	r1, r2, r3
 800c80a:	9b08      	ldr	r3, [sp, #32]
 800c80c:	4319      	orrs	r1, r3
 800c80e:	d10f      	bne.n	800c830 <_dtoa_r+0x958>
 800c810:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c814:	d028      	beq.n	800c868 <_dtoa_r+0x990>
 800c816:	9b06      	ldr	r3, [sp, #24]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	dd02      	ble.n	800c822 <_dtoa_r+0x94a>
 800c81c:	9b02      	ldr	r3, [sp, #8]
 800c81e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c822:	f88b a000 	strb.w	sl, [fp]
 800c826:	e55e      	b.n	800c2e6 <_dtoa_r+0x40e>
 800c828:	4628      	mov	r0, r5
 800c82a:	e7bd      	b.n	800c7a8 <_dtoa_r+0x8d0>
 800c82c:	2201      	movs	r2, #1
 800c82e:	e7e2      	b.n	800c7f6 <_dtoa_r+0x91e>
 800c830:	9b06      	ldr	r3, [sp, #24]
 800c832:	2b00      	cmp	r3, #0
 800c834:	db04      	blt.n	800c840 <_dtoa_r+0x968>
 800c836:	9907      	ldr	r1, [sp, #28]
 800c838:	430b      	orrs	r3, r1
 800c83a:	9908      	ldr	r1, [sp, #32]
 800c83c:	430b      	orrs	r3, r1
 800c83e:	d120      	bne.n	800c882 <_dtoa_r+0x9aa>
 800c840:	2a00      	cmp	r2, #0
 800c842:	ddee      	ble.n	800c822 <_dtoa_r+0x94a>
 800c844:	9901      	ldr	r1, [sp, #4]
 800c846:	2201      	movs	r2, #1
 800c848:	4648      	mov	r0, r9
 800c84a:	f000 ff3f 	bl	800d6cc <__lshift>
 800c84e:	4621      	mov	r1, r4
 800c850:	9001      	str	r0, [sp, #4]
 800c852:	f000 ffa7 	bl	800d7a4 <__mcmp>
 800c856:	2800      	cmp	r0, #0
 800c858:	dc03      	bgt.n	800c862 <_dtoa_r+0x98a>
 800c85a:	d1e2      	bne.n	800c822 <_dtoa_r+0x94a>
 800c85c:	f01a 0f01 	tst.w	sl, #1
 800c860:	d0df      	beq.n	800c822 <_dtoa_r+0x94a>
 800c862:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c866:	d1d9      	bne.n	800c81c <_dtoa_r+0x944>
 800c868:	2339      	movs	r3, #57	@ 0x39
 800c86a:	f88b 3000 	strb.w	r3, [fp]
 800c86e:	4633      	mov	r3, r6
 800c870:	461e      	mov	r6, r3
 800c872:	3b01      	subs	r3, #1
 800c874:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c878:	2a39      	cmp	r2, #57	@ 0x39
 800c87a:	d052      	beq.n	800c922 <_dtoa_r+0xa4a>
 800c87c:	3201      	adds	r2, #1
 800c87e:	701a      	strb	r2, [r3, #0]
 800c880:	e531      	b.n	800c2e6 <_dtoa_r+0x40e>
 800c882:	2a00      	cmp	r2, #0
 800c884:	dd07      	ble.n	800c896 <_dtoa_r+0x9be>
 800c886:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c88a:	d0ed      	beq.n	800c868 <_dtoa_r+0x990>
 800c88c:	f10a 0301 	add.w	r3, sl, #1
 800c890:	f88b 3000 	strb.w	r3, [fp]
 800c894:	e527      	b.n	800c2e6 <_dtoa_r+0x40e>
 800c896:	9b04      	ldr	r3, [sp, #16]
 800c898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c89a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	d029      	beq.n	800c8f6 <_dtoa_r+0xa1e>
 800c8a2:	9901      	ldr	r1, [sp, #4]
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	220a      	movs	r2, #10
 800c8a8:	4648      	mov	r0, r9
 800c8aa:	f000 fd21 	bl	800d2f0 <__multadd>
 800c8ae:	45a8      	cmp	r8, r5
 800c8b0:	9001      	str	r0, [sp, #4]
 800c8b2:	f04f 0300 	mov.w	r3, #0
 800c8b6:	f04f 020a 	mov.w	r2, #10
 800c8ba:	4641      	mov	r1, r8
 800c8bc:	4648      	mov	r0, r9
 800c8be:	d107      	bne.n	800c8d0 <_dtoa_r+0x9f8>
 800c8c0:	f000 fd16 	bl	800d2f0 <__multadd>
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	4605      	mov	r5, r0
 800c8c8:	9b04      	ldr	r3, [sp, #16]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	9304      	str	r3, [sp, #16]
 800c8ce:	e776      	b.n	800c7be <_dtoa_r+0x8e6>
 800c8d0:	f000 fd0e 	bl	800d2f0 <__multadd>
 800c8d4:	4629      	mov	r1, r5
 800c8d6:	4680      	mov	r8, r0
 800c8d8:	2300      	movs	r3, #0
 800c8da:	220a      	movs	r2, #10
 800c8dc:	4648      	mov	r0, r9
 800c8de:	f000 fd07 	bl	800d2f0 <__multadd>
 800c8e2:	4605      	mov	r5, r0
 800c8e4:	e7f0      	b.n	800c8c8 <_dtoa_r+0x9f0>
 800c8e6:	f1bb 0f00 	cmp.w	fp, #0
 800c8ea:	bfcc      	ite	gt
 800c8ec:	465e      	movgt	r6, fp
 800c8ee:	2601      	movle	r6, #1
 800c8f0:	443e      	add	r6, r7
 800c8f2:	f04f 0800 	mov.w	r8, #0
 800c8f6:	9901      	ldr	r1, [sp, #4]
 800c8f8:	2201      	movs	r2, #1
 800c8fa:	4648      	mov	r0, r9
 800c8fc:	f000 fee6 	bl	800d6cc <__lshift>
 800c900:	4621      	mov	r1, r4
 800c902:	9001      	str	r0, [sp, #4]
 800c904:	f000 ff4e 	bl	800d7a4 <__mcmp>
 800c908:	2800      	cmp	r0, #0
 800c90a:	dcb0      	bgt.n	800c86e <_dtoa_r+0x996>
 800c90c:	d102      	bne.n	800c914 <_dtoa_r+0xa3c>
 800c90e:	f01a 0f01 	tst.w	sl, #1
 800c912:	d1ac      	bne.n	800c86e <_dtoa_r+0x996>
 800c914:	4633      	mov	r3, r6
 800c916:	461e      	mov	r6, r3
 800c918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c91c:	2a30      	cmp	r2, #48	@ 0x30
 800c91e:	d0fa      	beq.n	800c916 <_dtoa_r+0xa3e>
 800c920:	e4e1      	b.n	800c2e6 <_dtoa_r+0x40e>
 800c922:	429f      	cmp	r7, r3
 800c924:	d1a4      	bne.n	800c870 <_dtoa_r+0x998>
 800c926:	9b05      	ldr	r3, [sp, #20]
 800c928:	3301      	adds	r3, #1
 800c92a:	9305      	str	r3, [sp, #20]
 800c92c:	2331      	movs	r3, #49	@ 0x31
 800c92e:	703b      	strb	r3, [r7, #0]
 800c930:	e4d9      	b.n	800c2e6 <_dtoa_r+0x40e>
 800c932:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c934:	4f16      	ldr	r7, [pc, #88]	@ (800c990 <_dtoa_r+0xab8>)
 800c936:	b11b      	cbz	r3, 800c940 <_dtoa_r+0xa68>
 800c938:	f107 0308 	add.w	r3, r7, #8
 800c93c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c93e:	6013      	str	r3, [r2, #0]
 800c940:	4638      	mov	r0, r7
 800c942:	b011      	add	sp, #68	@ 0x44
 800c944:	ecbd 8b02 	vpop	{d8}
 800c948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c94c:	9b07      	ldr	r3, [sp, #28]
 800c94e:	2b01      	cmp	r3, #1
 800c950:	f77f ae2c 	ble.w	800c5ac <_dtoa_r+0x6d4>
 800c954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c956:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c958:	2001      	movs	r0, #1
 800c95a:	e64c      	b.n	800c5f6 <_dtoa_r+0x71e>
 800c95c:	f1bb 0f00 	cmp.w	fp, #0
 800c960:	f77f aed8 	ble.w	800c714 <_dtoa_r+0x83c>
 800c964:	463e      	mov	r6, r7
 800c966:	9801      	ldr	r0, [sp, #4]
 800c968:	4621      	mov	r1, r4
 800c96a:	f7ff fa2d 	bl	800bdc8 <quorem>
 800c96e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c972:	f806 ab01 	strb.w	sl, [r6], #1
 800c976:	1bf2      	subs	r2, r6, r7
 800c978:	4593      	cmp	fp, r2
 800c97a:	ddb4      	ble.n	800c8e6 <_dtoa_r+0xa0e>
 800c97c:	9901      	ldr	r1, [sp, #4]
 800c97e:	2300      	movs	r3, #0
 800c980:	220a      	movs	r2, #10
 800c982:	4648      	mov	r0, r9
 800c984:	f000 fcb4 	bl	800d2f0 <__multadd>
 800c988:	9001      	str	r0, [sp, #4]
 800c98a:	e7ec      	b.n	800c966 <_dtoa_r+0xa8e>
 800c98c:	0800e7ae 	.word	0x0800e7ae
 800c990:	0800e732 	.word	0x0800e732

0800c994 <_free_r>:
 800c994:	b538      	push	{r3, r4, r5, lr}
 800c996:	4605      	mov	r5, r0
 800c998:	2900      	cmp	r1, #0
 800c99a:	d041      	beq.n	800ca20 <_free_r+0x8c>
 800c99c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9a0:	1f0c      	subs	r4, r1, #4
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	bfb8      	it	lt
 800c9a6:	18e4      	addlt	r4, r4, r3
 800c9a8:	f000 fc34 	bl	800d214 <__malloc_lock>
 800c9ac:	4a1d      	ldr	r2, [pc, #116]	@ (800ca24 <_free_r+0x90>)
 800c9ae:	6813      	ldr	r3, [r2, #0]
 800c9b0:	b933      	cbnz	r3, 800c9c0 <_free_r+0x2c>
 800c9b2:	6063      	str	r3, [r4, #4]
 800c9b4:	6014      	str	r4, [r2, #0]
 800c9b6:	4628      	mov	r0, r5
 800c9b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9bc:	f000 bc30 	b.w	800d220 <__malloc_unlock>
 800c9c0:	42a3      	cmp	r3, r4
 800c9c2:	d908      	bls.n	800c9d6 <_free_r+0x42>
 800c9c4:	6820      	ldr	r0, [r4, #0]
 800c9c6:	1821      	adds	r1, r4, r0
 800c9c8:	428b      	cmp	r3, r1
 800c9ca:	bf01      	itttt	eq
 800c9cc:	6819      	ldreq	r1, [r3, #0]
 800c9ce:	685b      	ldreq	r3, [r3, #4]
 800c9d0:	1809      	addeq	r1, r1, r0
 800c9d2:	6021      	streq	r1, [r4, #0]
 800c9d4:	e7ed      	b.n	800c9b2 <_free_r+0x1e>
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	b10b      	cbz	r3, 800c9e0 <_free_r+0x4c>
 800c9dc:	42a3      	cmp	r3, r4
 800c9de:	d9fa      	bls.n	800c9d6 <_free_r+0x42>
 800c9e0:	6811      	ldr	r1, [r2, #0]
 800c9e2:	1850      	adds	r0, r2, r1
 800c9e4:	42a0      	cmp	r0, r4
 800c9e6:	d10b      	bne.n	800ca00 <_free_r+0x6c>
 800c9e8:	6820      	ldr	r0, [r4, #0]
 800c9ea:	4401      	add	r1, r0
 800c9ec:	1850      	adds	r0, r2, r1
 800c9ee:	4283      	cmp	r3, r0
 800c9f0:	6011      	str	r1, [r2, #0]
 800c9f2:	d1e0      	bne.n	800c9b6 <_free_r+0x22>
 800c9f4:	6818      	ldr	r0, [r3, #0]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	6053      	str	r3, [r2, #4]
 800c9fa:	4408      	add	r0, r1
 800c9fc:	6010      	str	r0, [r2, #0]
 800c9fe:	e7da      	b.n	800c9b6 <_free_r+0x22>
 800ca00:	d902      	bls.n	800ca08 <_free_r+0x74>
 800ca02:	230c      	movs	r3, #12
 800ca04:	602b      	str	r3, [r5, #0]
 800ca06:	e7d6      	b.n	800c9b6 <_free_r+0x22>
 800ca08:	6820      	ldr	r0, [r4, #0]
 800ca0a:	1821      	adds	r1, r4, r0
 800ca0c:	428b      	cmp	r3, r1
 800ca0e:	bf04      	itt	eq
 800ca10:	6819      	ldreq	r1, [r3, #0]
 800ca12:	685b      	ldreq	r3, [r3, #4]
 800ca14:	6063      	str	r3, [r4, #4]
 800ca16:	bf04      	itt	eq
 800ca18:	1809      	addeq	r1, r1, r0
 800ca1a:	6021      	streq	r1, [r4, #0]
 800ca1c:	6054      	str	r4, [r2, #4]
 800ca1e:	e7ca      	b.n	800c9b6 <_free_r+0x22>
 800ca20:	bd38      	pop	{r3, r4, r5, pc}
 800ca22:	bf00      	nop
 800ca24:	20000cc4 	.word	0x20000cc4

0800ca28 <rshift>:
 800ca28:	6903      	ldr	r3, [r0, #16]
 800ca2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ca2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca32:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ca36:	f100 0414 	add.w	r4, r0, #20
 800ca3a:	dd45      	ble.n	800cac8 <rshift+0xa0>
 800ca3c:	f011 011f 	ands.w	r1, r1, #31
 800ca40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca48:	d10c      	bne.n	800ca64 <rshift+0x3c>
 800ca4a:	f100 0710 	add.w	r7, r0, #16
 800ca4e:	4629      	mov	r1, r5
 800ca50:	42b1      	cmp	r1, r6
 800ca52:	d334      	bcc.n	800cabe <rshift+0x96>
 800ca54:	1a9b      	subs	r3, r3, r2
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	1eea      	subs	r2, r5, #3
 800ca5a:	4296      	cmp	r6, r2
 800ca5c:	bf38      	it	cc
 800ca5e:	2300      	movcc	r3, #0
 800ca60:	4423      	add	r3, r4
 800ca62:	e015      	b.n	800ca90 <rshift+0x68>
 800ca64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca68:	f1c1 0820 	rsb	r8, r1, #32
 800ca6c:	40cf      	lsrs	r7, r1
 800ca6e:	f105 0e04 	add.w	lr, r5, #4
 800ca72:	46a1      	mov	r9, r4
 800ca74:	4576      	cmp	r6, lr
 800ca76:	46f4      	mov	ip, lr
 800ca78:	d815      	bhi.n	800caa6 <rshift+0x7e>
 800ca7a:	1a9a      	subs	r2, r3, r2
 800ca7c:	0092      	lsls	r2, r2, #2
 800ca7e:	3a04      	subs	r2, #4
 800ca80:	3501      	adds	r5, #1
 800ca82:	42ae      	cmp	r6, r5
 800ca84:	bf38      	it	cc
 800ca86:	2200      	movcc	r2, #0
 800ca88:	18a3      	adds	r3, r4, r2
 800ca8a:	50a7      	str	r7, [r4, r2]
 800ca8c:	b107      	cbz	r7, 800ca90 <rshift+0x68>
 800ca8e:	3304      	adds	r3, #4
 800ca90:	1b1a      	subs	r2, r3, r4
 800ca92:	42a3      	cmp	r3, r4
 800ca94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca98:	bf08      	it	eq
 800ca9a:	2300      	moveq	r3, #0
 800ca9c:	6102      	str	r2, [r0, #16]
 800ca9e:	bf08      	it	eq
 800caa0:	6143      	streq	r3, [r0, #20]
 800caa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800caa6:	f8dc c000 	ldr.w	ip, [ip]
 800caaa:	fa0c fc08 	lsl.w	ip, ip, r8
 800caae:	ea4c 0707 	orr.w	r7, ip, r7
 800cab2:	f849 7b04 	str.w	r7, [r9], #4
 800cab6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800caba:	40cf      	lsrs	r7, r1
 800cabc:	e7da      	b.n	800ca74 <rshift+0x4c>
 800cabe:	f851 cb04 	ldr.w	ip, [r1], #4
 800cac2:	f847 cf04 	str.w	ip, [r7, #4]!
 800cac6:	e7c3      	b.n	800ca50 <rshift+0x28>
 800cac8:	4623      	mov	r3, r4
 800caca:	e7e1      	b.n	800ca90 <rshift+0x68>

0800cacc <__hexdig_fun>:
 800cacc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cad0:	2b09      	cmp	r3, #9
 800cad2:	d802      	bhi.n	800cada <__hexdig_fun+0xe>
 800cad4:	3820      	subs	r0, #32
 800cad6:	b2c0      	uxtb	r0, r0
 800cad8:	4770      	bx	lr
 800cada:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cade:	2b05      	cmp	r3, #5
 800cae0:	d801      	bhi.n	800cae6 <__hexdig_fun+0x1a>
 800cae2:	3847      	subs	r0, #71	@ 0x47
 800cae4:	e7f7      	b.n	800cad6 <__hexdig_fun+0xa>
 800cae6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800caea:	2b05      	cmp	r3, #5
 800caec:	d801      	bhi.n	800caf2 <__hexdig_fun+0x26>
 800caee:	3827      	subs	r0, #39	@ 0x27
 800caf0:	e7f1      	b.n	800cad6 <__hexdig_fun+0xa>
 800caf2:	2000      	movs	r0, #0
 800caf4:	4770      	bx	lr
	...

0800caf8 <__gethex>:
 800caf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cafc:	b085      	sub	sp, #20
 800cafe:	468a      	mov	sl, r1
 800cb00:	9302      	str	r3, [sp, #8]
 800cb02:	680b      	ldr	r3, [r1, #0]
 800cb04:	9001      	str	r0, [sp, #4]
 800cb06:	4690      	mov	r8, r2
 800cb08:	1c9c      	adds	r4, r3, #2
 800cb0a:	46a1      	mov	r9, r4
 800cb0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cb10:	2830      	cmp	r0, #48	@ 0x30
 800cb12:	d0fa      	beq.n	800cb0a <__gethex+0x12>
 800cb14:	eba9 0303 	sub.w	r3, r9, r3
 800cb18:	f1a3 0b02 	sub.w	fp, r3, #2
 800cb1c:	f7ff ffd6 	bl	800cacc <__hexdig_fun>
 800cb20:	4605      	mov	r5, r0
 800cb22:	2800      	cmp	r0, #0
 800cb24:	d168      	bne.n	800cbf8 <__gethex+0x100>
 800cb26:	49a0      	ldr	r1, [pc, #640]	@ (800cda8 <__gethex+0x2b0>)
 800cb28:	2201      	movs	r2, #1
 800cb2a:	4648      	mov	r0, r9
 800cb2c:	f7ff f8a9 	bl	800bc82 <strncmp>
 800cb30:	4607      	mov	r7, r0
 800cb32:	2800      	cmp	r0, #0
 800cb34:	d167      	bne.n	800cc06 <__gethex+0x10e>
 800cb36:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cb3a:	4626      	mov	r6, r4
 800cb3c:	f7ff ffc6 	bl	800cacc <__hexdig_fun>
 800cb40:	2800      	cmp	r0, #0
 800cb42:	d062      	beq.n	800cc0a <__gethex+0x112>
 800cb44:	4623      	mov	r3, r4
 800cb46:	7818      	ldrb	r0, [r3, #0]
 800cb48:	2830      	cmp	r0, #48	@ 0x30
 800cb4a:	4699      	mov	r9, r3
 800cb4c:	f103 0301 	add.w	r3, r3, #1
 800cb50:	d0f9      	beq.n	800cb46 <__gethex+0x4e>
 800cb52:	f7ff ffbb 	bl	800cacc <__hexdig_fun>
 800cb56:	fab0 f580 	clz	r5, r0
 800cb5a:	096d      	lsrs	r5, r5, #5
 800cb5c:	f04f 0b01 	mov.w	fp, #1
 800cb60:	464a      	mov	r2, r9
 800cb62:	4616      	mov	r6, r2
 800cb64:	3201      	adds	r2, #1
 800cb66:	7830      	ldrb	r0, [r6, #0]
 800cb68:	f7ff ffb0 	bl	800cacc <__hexdig_fun>
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	d1f8      	bne.n	800cb62 <__gethex+0x6a>
 800cb70:	498d      	ldr	r1, [pc, #564]	@ (800cda8 <__gethex+0x2b0>)
 800cb72:	2201      	movs	r2, #1
 800cb74:	4630      	mov	r0, r6
 800cb76:	f7ff f884 	bl	800bc82 <strncmp>
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d13f      	bne.n	800cbfe <__gethex+0x106>
 800cb7e:	b944      	cbnz	r4, 800cb92 <__gethex+0x9a>
 800cb80:	1c74      	adds	r4, r6, #1
 800cb82:	4622      	mov	r2, r4
 800cb84:	4616      	mov	r6, r2
 800cb86:	3201      	adds	r2, #1
 800cb88:	7830      	ldrb	r0, [r6, #0]
 800cb8a:	f7ff ff9f 	bl	800cacc <__hexdig_fun>
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	d1f8      	bne.n	800cb84 <__gethex+0x8c>
 800cb92:	1ba4      	subs	r4, r4, r6
 800cb94:	00a7      	lsls	r7, r4, #2
 800cb96:	7833      	ldrb	r3, [r6, #0]
 800cb98:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cb9c:	2b50      	cmp	r3, #80	@ 0x50
 800cb9e:	d13e      	bne.n	800cc1e <__gethex+0x126>
 800cba0:	7873      	ldrb	r3, [r6, #1]
 800cba2:	2b2b      	cmp	r3, #43	@ 0x2b
 800cba4:	d033      	beq.n	800cc0e <__gethex+0x116>
 800cba6:	2b2d      	cmp	r3, #45	@ 0x2d
 800cba8:	d034      	beq.n	800cc14 <__gethex+0x11c>
 800cbaa:	1c71      	adds	r1, r6, #1
 800cbac:	2400      	movs	r4, #0
 800cbae:	7808      	ldrb	r0, [r1, #0]
 800cbb0:	f7ff ff8c 	bl	800cacc <__hexdig_fun>
 800cbb4:	1e43      	subs	r3, r0, #1
 800cbb6:	b2db      	uxtb	r3, r3
 800cbb8:	2b18      	cmp	r3, #24
 800cbba:	d830      	bhi.n	800cc1e <__gethex+0x126>
 800cbbc:	f1a0 0210 	sub.w	r2, r0, #16
 800cbc0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cbc4:	f7ff ff82 	bl	800cacc <__hexdig_fun>
 800cbc8:	f100 3cff 	add.w	ip, r0, #4294967295
 800cbcc:	fa5f fc8c 	uxtb.w	ip, ip
 800cbd0:	f1bc 0f18 	cmp.w	ip, #24
 800cbd4:	f04f 030a 	mov.w	r3, #10
 800cbd8:	d91e      	bls.n	800cc18 <__gethex+0x120>
 800cbda:	b104      	cbz	r4, 800cbde <__gethex+0xe6>
 800cbdc:	4252      	negs	r2, r2
 800cbde:	4417      	add	r7, r2
 800cbe0:	f8ca 1000 	str.w	r1, [sl]
 800cbe4:	b1ed      	cbz	r5, 800cc22 <__gethex+0x12a>
 800cbe6:	f1bb 0f00 	cmp.w	fp, #0
 800cbea:	bf0c      	ite	eq
 800cbec:	2506      	moveq	r5, #6
 800cbee:	2500      	movne	r5, #0
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	b005      	add	sp, #20
 800cbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf8:	2500      	movs	r5, #0
 800cbfa:	462c      	mov	r4, r5
 800cbfc:	e7b0      	b.n	800cb60 <__gethex+0x68>
 800cbfe:	2c00      	cmp	r4, #0
 800cc00:	d1c7      	bne.n	800cb92 <__gethex+0x9a>
 800cc02:	4627      	mov	r7, r4
 800cc04:	e7c7      	b.n	800cb96 <__gethex+0x9e>
 800cc06:	464e      	mov	r6, r9
 800cc08:	462f      	mov	r7, r5
 800cc0a:	2501      	movs	r5, #1
 800cc0c:	e7c3      	b.n	800cb96 <__gethex+0x9e>
 800cc0e:	2400      	movs	r4, #0
 800cc10:	1cb1      	adds	r1, r6, #2
 800cc12:	e7cc      	b.n	800cbae <__gethex+0xb6>
 800cc14:	2401      	movs	r4, #1
 800cc16:	e7fb      	b.n	800cc10 <__gethex+0x118>
 800cc18:	fb03 0002 	mla	r0, r3, r2, r0
 800cc1c:	e7ce      	b.n	800cbbc <__gethex+0xc4>
 800cc1e:	4631      	mov	r1, r6
 800cc20:	e7de      	b.n	800cbe0 <__gethex+0xe8>
 800cc22:	eba6 0309 	sub.w	r3, r6, r9
 800cc26:	3b01      	subs	r3, #1
 800cc28:	4629      	mov	r1, r5
 800cc2a:	2b07      	cmp	r3, #7
 800cc2c:	dc0a      	bgt.n	800cc44 <__gethex+0x14c>
 800cc2e:	9801      	ldr	r0, [sp, #4]
 800cc30:	f000 fafc 	bl	800d22c <_Balloc>
 800cc34:	4604      	mov	r4, r0
 800cc36:	b940      	cbnz	r0, 800cc4a <__gethex+0x152>
 800cc38:	4b5c      	ldr	r3, [pc, #368]	@ (800cdac <__gethex+0x2b4>)
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	21e4      	movs	r1, #228	@ 0xe4
 800cc3e:	485c      	ldr	r0, [pc, #368]	@ (800cdb0 <__gethex+0x2b8>)
 800cc40:	f001 f9d6 	bl	800dff0 <__assert_func>
 800cc44:	3101      	adds	r1, #1
 800cc46:	105b      	asrs	r3, r3, #1
 800cc48:	e7ef      	b.n	800cc2a <__gethex+0x132>
 800cc4a:	f100 0a14 	add.w	sl, r0, #20
 800cc4e:	2300      	movs	r3, #0
 800cc50:	4655      	mov	r5, sl
 800cc52:	469b      	mov	fp, r3
 800cc54:	45b1      	cmp	r9, r6
 800cc56:	d337      	bcc.n	800ccc8 <__gethex+0x1d0>
 800cc58:	f845 bb04 	str.w	fp, [r5], #4
 800cc5c:	eba5 050a 	sub.w	r5, r5, sl
 800cc60:	10ad      	asrs	r5, r5, #2
 800cc62:	6125      	str	r5, [r4, #16]
 800cc64:	4658      	mov	r0, fp
 800cc66:	f000 fbd3 	bl	800d410 <__hi0bits>
 800cc6a:	016d      	lsls	r5, r5, #5
 800cc6c:	f8d8 6000 	ldr.w	r6, [r8]
 800cc70:	1a2d      	subs	r5, r5, r0
 800cc72:	42b5      	cmp	r5, r6
 800cc74:	dd54      	ble.n	800cd20 <__gethex+0x228>
 800cc76:	1bad      	subs	r5, r5, r6
 800cc78:	4629      	mov	r1, r5
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	f000 ff5c 	bl	800db38 <__any_on>
 800cc80:	4681      	mov	r9, r0
 800cc82:	b178      	cbz	r0, 800cca4 <__gethex+0x1ac>
 800cc84:	1e6b      	subs	r3, r5, #1
 800cc86:	1159      	asrs	r1, r3, #5
 800cc88:	f003 021f 	and.w	r2, r3, #31
 800cc8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc90:	f04f 0901 	mov.w	r9, #1
 800cc94:	fa09 f202 	lsl.w	r2, r9, r2
 800cc98:	420a      	tst	r2, r1
 800cc9a:	d003      	beq.n	800cca4 <__gethex+0x1ac>
 800cc9c:	454b      	cmp	r3, r9
 800cc9e:	dc36      	bgt.n	800cd0e <__gethex+0x216>
 800cca0:	f04f 0902 	mov.w	r9, #2
 800cca4:	4629      	mov	r1, r5
 800cca6:	4620      	mov	r0, r4
 800cca8:	f7ff febe 	bl	800ca28 <rshift>
 800ccac:	442f      	add	r7, r5
 800ccae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccb2:	42bb      	cmp	r3, r7
 800ccb4:	da42      	bge.n	800cd3c <__gethex+0x244>
 800ccb6:	9801      	ldr	r0, [sp, #4]
 800ccb8:	4621      	mov	r1, r4
 800ccba:	f000 faf7 	bl	800d2ac <_Bfree>
 800ccbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	6013      	str	r3, [r2, #0]
 800ccc4:	25a3      	movs	r5, #163	@ 0xa3
 800ccc6:	e793      	b.n	800cbf0 <__gethex+0xf8>
 800ccc8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cccc:	2a2e      	cmp	r2, #46	@ 0x2e
 800ccce:	d012      	beq.n	800ccf6 <__gethex+0x1fe>
 800ccd0:	2b20      	cmp	r3, #32
 800ccd2:	d104      	bne.n	800ccde <__gethex+0x1e6>
 800ccd4:	f845 bb04 	str.w	fp, [r5], #4
 800ccd8:	f04f 0b00 	mov.w	fp, #0
 800ccdc:	465b      	mov	r3, fp
 800ccde:	7830      	ldrb	r0, [r6, #0]
 800cce0:	9303      	str	r3, [sp, #12]
 800cce2:	f7ff fef3 	bl	800cacc <__hexdig_fun>
 800cce6:	9b03      	ldr	r3, [sp, #12]
 800cce8:	f000 000f 	and.w	r0, r0, #15
 800ccec:	4098      	lsls	r0, r3
 800ccee:	ea4b 0b00 	orr.w	fp, fp, r0
 800ccf2:	3304      	adds	r3, #4
 800ccf4:	e7ae      	b.n	800cc54 <__gethex+0x15c>
 800ccf6:	45b1      	cmp	r9, r6
 800ccf8:	d8ea      	bhi.n	800ccd0 <__gethex+0x1d8>
 800ccfa:	492b      	ldr	r1, [pc, #172]	@ (800cda8 <__gethex+0x2b0>)
 800ccfc:	9303      	str	r3, [sp, #12]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	4630      	mov	r0, r6
 800cd02:	f7fe ffbe 	bl	800bc82 <strncmp>
 800cd06:	9b03      	ldr	r3, [sp, #12]
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d1e1      	bne.n	800ccd0 <__gethex+0x1d8>
 800cd0c:	e7a2      	b.n	800cc54 <__gethex+0x15c>
 800cd0e:	1ea9      	subs	r1, r5, #2
 800cd10:	4620      	mov	r0, r4
 800cd12:	f000 ff11 	bl	800db38 <__any_on>
 800cd16:	2800      	cmp	r0, #0
 800cd18:	d0c2      	beq.n	800cca0 <__gethex+0x1a8>
 800cd1a:	f04f 0903 	mov.w	r9, #3
 800cd1e:	e7c1      	b.n	800cca4 <__gethex+0x1ac>
 800cd20:	da09      	bge.n	800cd36 <__gethex+0x23e>
 800cd22:	1b75      	subs	r5, r6, r5
 800cd24:	4621      	mov	r1, r4
 800cd26:	9801      	ldr	r0, [sp, #4]
 800cd28:	462a      	mov	r2, r5
 800cd2a:	f000 fccf 	bl	800d6cc <__lshift>
 800cd2e:	1b7f      	subs	r7, r7, r5
 800cd30:	4604      	mov	r4, r0
 800cd32:	f100 0a14 	add.w	sl, r0, #20
 800cd36:	f04f 0900 	mov.w	r9, #0
 800cd3a:	e7b8      	b.n	800ccae <__gethex+0x1b6>
 800cd3c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cd40:	42bd      	cmp	r5, r7
 800cd42:	dd6f      	ble.n	800ce24 <__gethex+0x32c>
 800cd44:	1bed      	subs	r5, r5, r7
 800cd46:	42ae      	cmp	r6, r5
 800cd48:	dc34      	bgt.n	800cdb4 <__gethex+0x2bc>
 800cd4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d022      	beq.n	800cd98 <__gethex+0x2a0>
 800cd52:	2b03      	cmp	r3, #3
 800cd54:	d024      	beq.n	800cda0 <__gethex+0x2a8>
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d115      	bne.n	800cd86 <__gethex+0x28e>
 800cd5a:	42ae      	cmp	r6, r5
 800cd5c:	d113      	bne.n	800cd86 <__gethex+0x28e>
 800cd5e:	2e01      	cmp	r6, #1
 800cd60:	d10b      	bne.n	800cd7a <__gethex+0x282>
 800cd62:	9a02      	ldr	r2, [sp, #8]
 800cd64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd68:	6013      	str	r3, [r2, #0]
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	6123      	str	r3, [r4, #16]
 800cd6e:	f8ca 3000 	str.w	r3, [sl]
 800cd72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd74:	2562      	movs	r5, #98	@ 0x62
 800cd76:	601c      	str	r4, [r3, #0]
 800cd78:	e73a      	b.n	800cbf0 <__gethex+0xf8>
 800cd7a:	1e71      	subs	r1, r6, #1
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f000 fedb 	bl	800db38 <__any_on>
 800cd82:	2800      	cmp	r0, #0
 800cd84:	d1ed      	bne.n	800cd62 <__gethex+0x26a>
 800cd86:	9801      	ldr	r0, [sp, #4]
 800cd88:	4621      	mov	r1, r4
 800cd8a:	f000 fa8f 	bl	800d2ac <_Bfree>
 800cd8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd90:	2300      	movs	r3, #0
 800cd92:	6013      	str	r3, [r2, #0]
 800cd94:	2550      	movs	r5, #80	@ 0x50
 800cd96:	e72b      	b.n	800cbf0 <__gethex+0xf8>
 800cd98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d1f3      	bne.n	800cd86 <__gethex+0x28e>
 800cd9e:	e7e0      	b.n	800cd62 <__gethex+0x26a>
 800cda0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d1dd      	bne.n	800cd62 <__gethex+0x26a>
 800cda6:	e7ee      	b.n	800cd86 <__gethex+0x28e>
 800cda8:	0800e6f4 	.word	0x0800e6f4
 800cdac:	0800e7ae 	.word	0x0800e7ae
 800cdb0:	0800e7bf 	.word	0x0800e7bf
 800cdb4:	1e6f      	subs	r7, r5, #1
 800cdb6:	f1b9 0f00 	cmp.w	r9, #0
 800cdba:	d130      	bne.n	800ce1e <__gethex+0x326>
 800cdbc:	b127      	cbz	r7, 800cdc8 <__gethex+0x2d0>
 800cdbe:	4639      	mov	r1, r7
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	f000 feb9 	bl	800db38 <__any_on>
 800cdc6:	4681      	mov	r9, r0
 800cdc8:	117a      	asrs	r2, r7, #5
 800cdca:	2301      	movs	r3, #1
 800cdcc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cdd0:	f007 071f 	and.w	r7, r7, #31
 800cdd4:	40bb      	lsls	r3, r7
 800cdd6:	4213      	tst	r3, r2
 800cdd8:	4629      	mov	r1, r5
 800cdda:	4620      	mov	r0, r4
 800cddc:	bf18      	it	ne
 800cdde:	f049 0902 	orrne.w	r9, r9, #2
 800cde2:	f7ff fe21 	bl	800ca28 <rshift>
 800cde6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cdea:	1b76      	subs	r6, r6, r5
 800cdec:	2502      	movs	r5, #2
 800cdee:	f1b9 0f00 	cmp.w	r9, #0
 800cdf2:	d047      	beq.n	800ce84 <__gethex+0x38c>
 800cdf4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d015      	beq.n	800ce28 <__gethex+0x330>
 800cdfc:	2b03      	cmp	r3, #3
 800cdfe:	d017      	beq.n	800ce30 <__gethex+0x338>
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d109      	bne.n	800ce18 <__gethex+0x320>
 800ce04:	f019 0f02 	tst.w	r9, #2
 800ce08:	d006      	beq.n	800ce18 <__gethex+0x320>
 800ce0a:	f8da 3000 	ldr.w	r3, [sl]
 800ce0e:	ea49 0903 	orr.w	r9, r9, r3
 800ce12:	f019 0f01 	tst.w	r9, #1
 800ce16:	d10e      	bne.n	800ce36 <__gethex+0x33e>
 800ce18:	f045 0510 	orr.w	r5, r5, #16
 800ce1c:	e032      	b.n	800ce84 <__gethex+0x38c>
 800ce1e:	f04f 0901 	mov.w	r9, #1
 800ce22:	e7d1      	b.n	800cdc8 <__gethex+0x2d0>
 800ce24:	2501      	movs	r5, #1
 800ce26:	e7e2      	b.n	800cdee <__gethex+0x2f6>
 800ce28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce2a:	f1c3 0301 	rsb	r3, r3, #1
 800ce2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d0f0      	beq.n	800ce18 <__gethex+0x320>
 800ce36:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ce3a:	f104 0314 	add.w	r3, r4, #20
 800ce3e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ce42:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ce46:	f04f 0c00 	mov.w	ip, #0
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce50:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce54:	d01b      	beq.n	800ce8e <__gethex+0x396>
 800ce56:	3201      	adds	r2, #1
 800ce58:	6002      	str	r2, [r0, #0]
 800ce5a:	2d02      	cmp	r5, #2
 800ce5c:	f104 0314 	add.w	r3, r4, #20
 800ce60:	d13c      	bne.n	800cedc <__gethex+0x3e4>
 800ce62:	f8d8 2000 	ldr.w	r2, [r8]
 800ce66:	3a01      	subs	r2, #1
 800ce68:	42b2      	cmp	r2, r6
 800ce6a:	d109      	bne.n	800ce80 <__gethex+0x388>
 800ce6c:	1171      	asrs	r1, r6, #5
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce74:	f006 061f 	and.w	r6, r6, #31
 800ce78:	fa02 f606 	lsl.w	r6, r2, r6
 800ce7c:	421e      	tst	r6, r3
 800ce7e:	d13a      	bne.n	800cef6 <__gethex+0x3fe>
 800ce80:	f045 0520 	orr.w	r5, r5, #32
 800ce84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce86:	601c      	str	r4, [r3, #0]
 800ce88:	9b02      	ldr	r3, [sp, #8]
 800ce8a:	601f      	str	r7, [r3, #0]
 800ce8c:	e6b0      	b.n	800cbf0 <__gethex+0xf8>
 800ce8e:	4299      	cmp	r1, r3
 800ce90:	f843 cc04 	str.w	ip, [r3, #-4]
 800ce94:	d8d9      	bhi.n	800ce4a <__gethex+0x352>
 800ce96:	68a3      	ldr	r3, [r4, #8]
 800ce98:	459b      	cmp	fp, r3
 800ce9a:	db17      	blt.n	800cecc <__gethex+0x3d4>
 800ce9c:	6861      	ldr	r1, [r4, #4]
 800ce9e:	9801      	ldr	r0, [sp, #4]
 800cea0:	3101      	adds	r1, #1
 800cea2:	f000 f9c3 	bl	800d22c <_Balloc>
 800cea6:	4681      	mov	r9, r0
 800cea8:	b918      	cbnz	r0, 800ceb2 <__gethex+0x3ba>
 800ceaa:	4b1a      	ldr	r3, [pc, #104]	@ (800cf14 <__gethex+0x41c>)
 800ceac:	4602      	mov	r2, r0
 800ceae:	2184      	movs	r1, #132	@ 0x84
 800ceb0:	e6c5      	b.n	800cc3e <__gethex+0x146>
 800ceb2:	6922      	ldr	r2, [r4, #16]
 800ceb4:	3202      	adds	r2, #2
 800ceb6:	f104 010c 	add.w	r1, r4, #12
 800ceba:	0092      	lsls	r2, r2, #2
 800cebc:	300c      	adds	r0, #12
 800cebe:	f7fe ff6a 	bl	800bd96 <memcpy>
 800cec2:	4621      	mov	r1, r4
 800cec4:	9801      	ldr	r0, [sp, #4]
 800cec6:	f000 f9f1 	bl	800d2ac <_Bfree>
 800ceca:	464c      	mov	r4, r9
 800cecc:	6923      	ldr	r3, [r4, #16]
 800cece:	1c5a      	adds	r2, r3, #1
 800ced0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ced4:	6122      	str	r2, [r4, #16]
 800ced6:	2201      	movs	r2, #1
 800ced8:	615a      	str	r2, [r3, #20]
 800ceda:	e7be      	b.n	800ce5a <__gethex+0x362>
 800cedc:	6922      	ldr	r2, [r4, #16]
 800cede:	455a      	cmp	r2, fp
 800cee0:	dd0b      	ble.n	800cefa <__gethex+0x402>
 800cee2:	2101      	movs	r1, #1
 800cee4:	4620      	mov	r0, r4
 800cee6:	f7ff fd9f 	bl	800ca28 <rshift>
 800ceea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ceee:	3701      	adds	r7, #1
 800cef0:	42bb      	cmp	r3, r7
 800cef2:	f6ff aee0 	blt.w	800ccb6 <__gethex+0x1be>
 800cef6:	2501      	movs	r5, #1
 800cef8:	e7c2      	b.n	800ce80 <__gethex+0x388>
 800cefa:	f016 061f 	ands.w	r6, r6, #31
 800cefe:	d0fa      	beq.n	800cef6 <__gethex+0x3fe>
 800cf00:	4453      	add	r3, sl
 800cf02:	f1c6 0620 	rsb	r6, r6, #32
 800cf06:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf0a:	f000 fa81 	bl	800d410 <__hi0bits>
 800cf0e:	42b0      	cmp	r0, r6
 800cf10:	dbe7      	blt.n	800cee2 <__gethex+0x3ea>
 800cf12:	e7f0      	b.n	800cef6 <__gethex+0x3fe>
 800cf14:	0800e7ae 	.word	0x0800e7ae

0800cf18 <L_shift>:
 800cf18:	f1c2 0208 	rsb	r2, r2, #8
 800cf1c:	0092      	lsls	r2, r2, #2
 800cf1e:	b570      	push	{r4, r5, r6, lr}
 800cf20:	f1c2 0620 	rsb	r6, r2, #32
 800cf24:	6843      	ldr	r3, [r0, #4]
 800cf26:	6804      	ldr	r4, [r0, #0]
 800cf28:	fa03 f506 	lsl.w	r5, r3, r6
 800cf2c:	432c      	orrs	r4, r5
 800cf2e:	40d3      	lsrs	r3, r2
 800cf30:	6004      	str	r4, [r0, #0]
 800cf32:	f840 3f04 	str.w	r3, [r0, #4]!
 800cf36:	4288      	cmp	r0, r1
 800cf38:	d3f4      	bcc.n	800cf24 <L_shift+0xc>
 800cf3a:	bd70      	pop	{r4, r5, r6, pc}

0800cf3c <__match>:
 800cf3c:	b530      	push	{r4, r5, lr}
 800cf3e:	6803      	ldr	r3, [r0, #0]
 800cf40:	3301      	adds	r3, #1
 800cf42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf46:	b914      	cbnz	r4, 800cf4e <__match+0x12>
 800cf48:	6003      	str	r3, [r0, #0]
 800cf4a:	2001      	movs	r0, #1
 800cf4c:	bd30      	pop	{r4, r5, pc}
 800cf4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf52:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cf56:	2d19      	cmp	r5, #25
 800cf58:	bf98      	it	ls
 800cf5a:	3220      	addls	r2, #32
 800cf5c:	42a2      	cmp	r2, r4
 800cf5e:	d0f0      	beq.n	800cf42 <__match+0x6>
 800cf60:	2000      	movs	r0, #0
 800cf62:	e7f3      	b.n	800cf4c <__match+0x10>

0800cf64 <__hexnan>:
 800cf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf68:	680b      	ldr	r3, [r1, #0]
 800cf6a:	6801      	ldr	r1, [r0, #0]
 800cf6c:	115e      	asrs	r6, r3, #5
 800cf6e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf72:	f013 031f 	ands.w	r3, r3, #31
 800cf76:	b087      	sub	sp, #28
 800cf78:	bf18      	it	ne
 800cf7a:	3604      	addne	r6, #4
 800cf7c:	2500      	movs	r5, #0
 800cf7e:	1f37      	subs	r7, r6, #4
 800cf80:	4682      	mov	sl, r0
 800cf82:	4690      	mov	r8, r2
 800cf84:	9301      	str	r3, [sp, #4]
 800cf86:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf8a:	46b9      	mov	r9, r7
 800cf8c:	463c      	mov	r4, r7
 800cf8e:	9502      	str	r5, [sp, #8]
 800cf90:	46ab      	mov	fp, r5
 800cf92:	784a      	ldrb	r2, [r1, #1]
 800cf94:	1c4b      	adds	r3, r1, #1
 800cf96:	9303      	str	r3, [sp, #12]
 800cf98:	b342      	cbz	r2, 800cfec <__hexnan+0x88>
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	9105      	str	r1, [sp, #20]
 800cf9e:	9204      	str	r2, [sp, #16]
 800cfa0:	f7ff fd94 	bl	800cacc <__hexdig_fun>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	d151      	bne.n	800d04c <__hexnan+0xe8>
 800cfa8:	9a04      	ldr	r2, [sp, #16]
 800cfaa:	9905      	ldr	r1, [sp, #20]
 800cfac:	2a20      	cmp	r2, #32
 800cfae:	d818      	bhi.n	800cfe2 <__hexnan+0x7e>
 800cfb0:	9b02      	ldr	r3, [sp, #8]
 800cfb2:	459b      	cmp	fp, r3
 800cfb4:	dd13      	ble.n	800cfde <__hexnan+0x7a>
 800cfb6:	454c      	cmp	r4, r9
 800cfb8:	d206      	bcs.n	800cfc8 <__hexnan+0x64>
 800cfba:	2d07      	cmp	r5, #7
 800cfbc:	dc04      	bgt.n	800cfc8 <__hexnan+0x64>
 800cfbe:	462a      	mov	r2, r5
 800cfc0:	4649      	mov	r1, r9
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f7ff ffa8 	bl	800cf18 <L_shift>
 800cfc8:	4544      	cmp	r4, r8
 800cfca:	d952      	bls.n	800d072 <__hexnan+0x10e>
 800cfcc:	2300      	movs	r3, #0
 800cfce:	f1a4 0904 	sub.w	r9, r4, #4
 800cfd2:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfd6:	f8cd b008 	str.w	fp, [sp, #8]
 800cfda:	464c      	mov	r4, r9
 800cfdc:	461d      	mov	r5, r3
 800cfde:	9903      	ldr	r1, [sp, #12]
 800cfe0:	e7d7      	b.n	800cf92 <__hexnan+0x2e>
 800cfe2:	2a29      	cmp	r2, #41	@ 0x29
 800cfe4:	d157      	bne.n	800d096 <__hexnan+0x132>
 800cfe6:	3102      	adds	r1, #2
 800cfe8:	f8ca 1000 	str.w	r1, [sl]
 800cfec:	f1bb 0f00 	cmp.w	fp, #0
 800cff0:	d051      	beq.n	800d096 <__hexnan+0x132>
 800cff2:	454c      	cmp	r4, r9
 800cff4:	d206      	bcs.n	800d004 <__hexnan+0xa0>
 800cff6:	2d07      	cmp	r5, #7
 800cff8:	dc04      	bgt.n	800d004 <__hexnan+0xa0>
 800cffa:	462a      	mov	r2, r5
 800cffc:	4649      	mov	r1, r9
 800cffe:	4620      	mov	r0, r4
 800d000:	f7ff ff8a 	bl	800cf18 <L_shift>
 800d004:	4544      	cmp	r4, r8
 800d006:	d936      	bls.n	800d076 <__hexnan+0x112>
 800d008:	f1a8 0204 	sub.w	r2, r8, #4
 800d00c:	4623      	mov	r3, r4
 800d00e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d012:	f842 1f04 	str.w	r1, [r2, #4]!
 800d016:	429f      	cmp	r7, r3
 800d018:	d2f9      	bcs.n	800d00e <__hexnan+0xaa>
 800d01a:	1b3b      	subs	r3, r7, r4
 800d01c:	f023 0303 	bic.w	r3, r3, #3
 800d020:	3304      	adds	r3, #4
 800d022:	3401      	adds	r4, #1
 800d024:	3e03      	subs	r6, #3
 800d026:	42b4      	cmp	r4, r6
 800d028:	bf88      	it	hi
 800d02a:	2304      	movhi	r3, #4
 800d02c:	4443      	add	r3, r8
 800d02e:	2200      	movs	r2, #0
 800d030:	f843 2b04 	str.w	r2, [r3], #4
 800d034:	429f      	cmp	r7, r3
 800d036:	d2fb      	bcs.n	800d030 <__hexnan+0xcc>
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	b91b      	cbnz	r3, 800d044 <__hexnan+0xe0>
 800d03c:	4547      	cmp	r7, r8
 800d03e:	d128      	bne.n	800d092 <__hexnan+0x12e>
 800d040:	2301      	movs	r3, #1
 800d042:	603b      	str	r3, [r7, #0]
 800d044:	2005      	movs	r0, #5
 800d046:	b007      	add	sp, #28
 800d048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d04c:	3501      	adds	r5, #1
 800d04e:	2d08      	cmp	r5, #8
 800d050:	f10b 0b01 	add.w	fp, fp, #1
 800d054:	dd06      	ble.n	800d064 <__hexnan+0x100>
 800d056:	4544      	cmp	r4, r8
 800d058:	d9c1      	bls.n	800cfde <__hexnan+0x7a>
 800d05a:	2300      	movs	r3, #0
 800d05c:	f844 3c04 	str.w	r3, [r4, #-4]
 800d060:	2501      	movs	r5, #1
 800d062:	3c04      	subs	r4, #4
 800d064:	6822      	ldr	r2, [r4, #0]
 800d066:	f000 000f 	and.w	r0, r0, #15
 800d06a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d06e:	6020      	str	r0, [r4, #0]
 800d070:	e7b5      	b.n	800cfde <__hexnan+0x7a>
 800d072:	2508      	movs	r5, #8
 800d074:	e7b3      	b.n	800cfde <__hexnan+0x7a>
 800d076:	9b01      	ldr	r3, [sp, #4]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d0dd      	beq.n	800d038 <__hexnan+0xd4>
 800d07c:	f1c3 0320 	rsb	r3, r3, #32
 800d080:	f04f 32ff 	mov.w	r2, #4294967295
 800d084:	40da      	lsrs	r2, r3
 800d086:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d08a:	4013      	ands	r3, r2
 800d08c:	f846 3c04 	str.w	r3, [r6, #-4]
 800d090:	e7d2      	b.n	800d038 <__hexnan+0xd4>
 800d092:	3f04      	subs	r7, #4
 800d094:	e7d0      	b.n	800d038 <__hexnan+0xd4>
 800d096:	2004      	movs	r0, #4
 800d098:	e7d5      	b.n	800d046 <__hexnan+0xe2>
	...

0800d09c <malloc>:
 800d09c:	4b02      	ldr	r3, [pc, #8]	@ (800d0a8 <malloc+0xc>)
 800d09e:	4601      	mov	r1, r0
 800d0a0:	6818      	ldr	r0, [r3, #0]
 800d0a2:	f000 b825 	b.w	800d0f0 <_malloc_r>
 800d0a6:	bf00      	nop
 800d0a8:	200001e0 	.word	0x200001e0

0800d0ac <sbrk_aligned>:
 800d0ac:	b570      	push	{r4, r5, r6, lr}
 800d0ae:	4e0f      	ldr	r6, [pc, #60]	@ (800d0ec <sbrk_aligned+0x40>)
 800d0b0:	460c      	mov	r4, r1
 800d0b2:	6831      	ldr	r1, [r6, #0]
 800d0b4:	4605      	mov	r5, r0
 800d0b6:	b911      	cbnz	r1, 800d0be <sbrk_aligned+0x12>
 800d0b8:	f000 ff8a 	bl	800dfd0 <_sbrk_r>
 800d0bc:	6030      	str	r0, [r6, #0]
 800d0be:	4621      	mov	r1, r4
 800d0c0:	4628      	mov	r0, r5
 800d0c2:	f000 ff85 	bl	800dfd0 <_sbrk_r>
 800d0c6:	1c43      	adds	r3, r0, #1
 800d0c8:	d103      	bne.n	800d0d2 <sbrk_aligned+0x26>
 800d0ca:	f04f 34ff 	mov.w	r4, #4294967295
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	bd70      	pop	{r4, r5, r6, pc}
 800d0d2:	1cc4      	adds	r4, r0, #3
 800d0d4:	f024 0403 	bic.w	r4, r4, #3
 800d0d8:	42a0      	cmp	r0, r4
 800d0da:	d0f8      	beq.n	800d0ce <sbrk_aligned+0x22>
 800d0dc:	1a21      	subs	r1, r4, r0
 800d0de:	4628      	mov	r0, r5
 800d0e0:	f000 ff76 	bl	800dfd0 <_sbrk_r>
 800d0e4:	3001      	adds	r0, #1
 800d0e6:	d1f2      	bne.n	800d0ce <sbrk_aligned+0x22>
 800d0e8:	e7ef      	b.n	800d0ca <sbrk_aligned+0x1e>
 800d0ea:	bf00      	nop
 800d0ec:	20000cc0 	.word	0x20000cc0

0800d0f0 <_malloc_r>:
 800d0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0f4:	1ccd      	adds	r5, r1, #3
 800d0f6:	f025 0503 	bic.w	r5, r5, #3
 800d0fa:	3508      	adds	r5, #8
 800d0fc:	2d0c      	cmp	r5, #12
 800d0fe:	bf38      	it	cc
 800d100:	250c      	movcc	r5, #12
 800d102:	2d00      	cmp	r5, #0
 800d104:	4606      	mov	r6, r0
 800d106:	db01      	blt.n	800d10c <_malloc_r+0x1c>
 800d108:	42a9      	cmp	r1, r5
 800d10a:	d904      	bls.n	800d116 <_malloc_r+0x26>
 800d10c:	230c      	movs	r3, #12
 800d10e:	6033      	str	r3, [r6, #0]
 800d110:	2000      	movs	r0, #0
 800d112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d1ec <_malloc_r+0xfc>
 800d11a:	f000 f87b 	bl	800d214 <__malloc_lock>
 800d11e:	f8d8 3000 	ldr.w	r3, [r8]
 800d122:	461c      	mov	r4, r3
 800d124:	bb44      	cbnz	r4, 800d178 <_malloc_r+0x88>
 800d126:	4629      	mov	r1, r5
 800d128:	4630      	mov	r0, r6
 800d12a:	f7ff ffbf 	bl	800d0ac <sbrk_aligned>
 800d12e:	1c43      	adds	r3, r0, #1
 800d130:	4604      	mov	r4, r0
 800d132:	d158      	bne.n	800d1e6 <_malloc_r+0xf6>
 800d134:	f8d8 4000 	ldr.w	r4, [r8]
 800d138:	4627      	mov	r7, r4
 800d13a:	2f00      	cmp	r7, #0
 800d13c:	d143      	bne.n	800d1c6 <_malloc_r+0xd6>
 800d13e:	2c00      	cmp	r4, #0
 800d140:	d04b      	beq.n	800d1da <_malloc_r+0xea>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	4639      	mov	r1, r7
 800d146:	4630      	mov	r0, r6
 800d148:	eb04 0903 	add.w	r9, r4, r3
 800d14c:	f000 ff40 	bl	800dfd0 <_sbrk_r>
 800d150:	4581      	cmp	r9, r0
 800d152:	d142      	bne.n	800d1da <_malloc_r+0xea>
 800d154:	6821      	ldr	r1, [r4, #0]
 800d156:	1a6d      	subs	r5, r5, r1
 800d158:	4629      	mov	r1, r5
 800d15a:	4630      	mov	r0, r6
 800d15c:	f7ff ffa6 	bl	800d0ac <sbrk_aligned>
 800d160:	3001      	adds	r0, #1
 800d162:	d03a      	beq.n	800d1da <_malloc_r+0xea>
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	442b      	add	r3, r5
 800d168:	6023      	str	r3, [r4, #0]
 800d16a:	f8d8 3000 	ldr.w	r3, [r8]
 800d16e:	685a      	ldr	r2, [r3, #4]
 800d170:	bb62      	cbnz	r2, 800d1cc <_malloc_r+0xdc>
 800d172:	f8c8 7000 	str.w	r7, [r8]
 800d176:	e00f      	b.n	800d198 <_malloc_r+0xa8>
 800d178:	6822      	ldr	r2, [r4, #0]
 800d17a:	1b52      	subs	r2, r2, r5
 800d17c:	d420      	bmi.n	800d1c0 <_malloc_r+0xd0>
 800d17e:	2a0b      	cmp	r2, #11
 800d180:	d917      	bls.n	800d1b2 <_malloc_r+0xc2>
 800d182:	1961      	adds	r1, r4, r5
 800d184:	42a3      	cmp	r3, r4
 800d186:	6025      	str	r5, [r4, #0]
 800d188:	bf18      	it	ne
 800d18a:	6059      	strne	r1, [r3, #4]
 800d18c:	6863      	ldr	r3, [r4, #4]
 800d18e:	bf08      	it	eq
 800d190:	f8c8 1000 	streq.w	r1, [r8]
 800d194:	5162      	str	r2, [r4, r5]
 800d196:	604b      	str	r3, [r1, #4]
 800d198:	4630      	mov	r0, r6
 800d19a:	f000 f841 	bl	800d220 <__malloc_unlock>
 800d19e:	f104 000b 	add.w	r0, r4, #11
 800d1a2:	1d23      	adds	r3, r4, #4
 800d1a4:	f020 0007 	bic.w	r0, r0, #7
 800d1a8:	1ac2      	subs	r2, r0, r3
 800d1aa:	bf1c      	itt	ne
 800d1ac:	1a1b      	subne	r3, r3, r0
 800d1ae:	50a3      	strne	r3, [r4, r2]
 800d1b0:	e7af      	b.n	800d112 <_malloc_r+0x22>
 800d1b2:	6862      	ldr	r2, [r4, #4]
 800d1b4:	42a3      	cmp	r3, r4
 800d1b6:	bf0c      	ite	eq
 800d1b8:	f8c8 2000 	streq.w	r2, [r8]
 800d1bc:	605a      	strne	r2, [r3, #4]
 800d1be:	e7eb      	b.n	800d198 <_malloc_r+0xa8>
 800d1c0:	4623      	mov	r3, r4
 800d1c2:	6864      	ldr	r4, [r4, #4]
 800d1c4:	e7ae      	b.n	800d124 <_malloc_r+0x34>
 800d1c6:	463c      	mov	r4, r7
 800d1c8:	687f      	ldr	r7, [r7, #4]
 800d1ca:	e7b6      	b.n	800d13a <_malloc_r+0x4a>
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	42a3      	cmp	r3, r4
 800d1d2:	d1fb      	bne.n	800d1cc <_malloc_r+0xdc>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	6053      	str	r3, [r2, #4]
 800d1d8:	e7de      	b.n	800d198 <_malloc_r+0xa8>
 800d1da:	230c      	movs	r3, #12
 800d1dc:	6033      	str	r3, [r6, #0]
 800d1de:	4630      	mov	r0, r6
 800d1e0:	f000 f81e 	bl	800d220 <__malloc_unlock>
 800d1e4:	e794      	b.n	800d110 <_malloc_r+0x20>
 800d1e6:	6005      	str	r5, [r0, #0]
 800d1e8:	e7d6      	b.n	800d198 <_malloc_r+0xa8>
 800d1ea:	bf00      	nop
 800d1ec:	20000cc4 	.word	0x20000cc4

0800d1f0 <__ascii_mbtowc>:
 800d1f0:	b082      	sub	sp, #8
 800d1f2:	b901      	cbnz	r1, 800d1f6 <__ascii_mbtowc+0x6>
 800d1f4:	a901      	add	r1, sp, #4
 800d1f6:	b142      	cbz	r2, 800d20a <__ascii_mbtowc+0x1a>
 800d1f8:	b14b      	cbz	r3, 800d20e <__ascii_mbtowc+0x1e>
 800d1fa:	7813      	ldrb	r3, [r2, #0]
 800d1fc:	600b      	str	r3, [r1, #0]
 800d1fe:	7812      	ldrb	r2, [r2, #0]
 800d200:	1e10      	subs	r0, r2, #0
 800d202:	bf18      	it	ne
 800d204:	2001      	movne	r0, #1
 800d206:	b002      	add	sp, #8
 800d208:	4770      	bx	lr
 800d20a:	4610      	mov	r0, r2
 800d20c:	e7fb      	b.n	800d206 <__ascii_mbtowc+0x16>
 800d20e:	f06f 0001 	mvn.w	r0, #1
 800d212:	e7f8      	b.n	800d206 <__ascii_mbtowc+0x16>

0800d214 <__malloc_lock>:
 800d214:	4801      	ldr	r0, [pc, #4]	@ (800d21c <__malloc_lock+0x8>)
 800d216:	f7fe bdbc 	b.w	800bd92 <__retarget_lock_acquire_recursive>
 800d21a:	bf00      	nop
 800d21c:	20000cbc 	.word	0x20000cbc

0800d220 <__malloc_unlock>:
 800d220:	4801      	ldr	r0, [pc, #4]	@ (800d228 <__malloc_unlock+0x8>)
 800d222:	f7fe bdb7 	b.w	800bd94 <__retarget_lock_release_recursive>
 800d226:	bf00      	nop
 800d228:	20000cbc 	.word	0x20000cbc

0800d22c <_Balloc>:
 800d22c:	b570      	push	{r4, r5, r6, lr}
 800d22e:	69c6      	ldr	r6, [r0, #28]
 800d230:	4604      	mov	r4, r0
 800d232:	460d      	mov	r5, r1
 800d234:	b976      	cbnz	r6, 800d254 <_Balloc+0x28>
 800d236:	2010      	movs	r0, #16
 800d238:	f7ff ff30 	bl	800d09c <malloc>
 800d23c:	4602      	mov	r2, r0
 800d23e:	61e0      	str	r0, [r4, #28]
 800d240:	b920      	cbnz	r0, 800d24c <_Balloc+0x20>
 800d242:	4b18      	ldr	r3, [pc, #96]	@ (800d2a4 <_Balloc+0x78>)
 800d244:	4818      	ldr	r0, [pc, #96]	@ (800d2a8 <_Balloc+0x7c>)
 800d246:	216b      	movs	r1, #107	@ 0x6b
 800d248:	f000 fed2 	bl	800dff0 <__assert_func>
 800d24c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d250:	6006      	str	r6, [r0, #0]
 800d252:	60c6      	str	r6, [r0, #12]
 800d254:	69e6      	ldr	r6, [r4, #28]
 800d256:	68f3      	ldr	r3, [r6, #12]
 800d258:	b183      	cbz	r3, 800d27c <_Balloc+0x50>
 800d25a:	69e3      	ldr	r3, [r4, #28]
 800d25c:	68db      	ldr	r3, [r3, #12]
 800d25e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d262:	b9b8      	cbnz	r0, 800d294 <_Balloc+0x68>
 800d264:	2101      	movs	r1, #1
 800d266:	fa01 f605 	lsl.w	r6, r1, r5
 800d26a:	1d72      	adds	r2, r6, #5
 800d26c:	0092      	lsls	r2, r2, #2
 800d26e:	4620      	mov	r0, r4
 800d270:	f000 fedc 	bl	800e02c <_calloc_r>
 800d274:	b160      	cbz	r0, 800d290 <_Balloc+0x64>
 800d276:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d27a:	e00e      	b.n	800d29a <_Balloc+0x6e>
 800d27c:	2221      	movs	r2, #33	@ 0x21
 800d27e:	2104      	movs	r1, #4
 800d280:	4620      	mov	r0, r4
 800d282:	f000 fed3 	bl	800e02c <_calloc_r>
 800d286:	69e3      	ldr	r3, [r4, #28]
 800d288:	60f0      	str	r0, [r6, #12]
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d1e4      	bne.n	800d25a <_Balloc+0x2e>
 800d290:	2000      	movs	r0, #0
 800d292:	bd70      	pop	{r4, r5, r6, pc}
 800d294:	6802      	ldr	r2, [r0, #0]
 800d296:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d29a:	2300      	movs	r3, #0
 800d29c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d2a0:	e7f7      	b.n	800d292 <_Balloc+0x66>
 800d2a2:	bf00      	nop
 800d2a4:	0800e73f 	.word	0x0800e73f
 800d2a8:	0800e81f 	.word	0x0800e81f

0800d2ac <_Bfree>:
 800d2ac:	b570      	push	{r4, r5, r6, lr}
 800d2ae:	69c6      	ldr	r6, [r0, #28]
 800d2b0:	4605      	mov	r5, r0
 800d2b2:	460c      	mov	r4, r1
 800d2b4:	b976      	cbnz	r6, 800d2d4 <_Bfree+0x28>
 800d2b6:	2010      	movs	r0, #16
 800d2b8:	f7ff fef0 	bl	800d09c <malloc>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	61e8      	str	r0, [r5, #28]
 800d2c0:	b920      	cbnz	r0, 800d2cc <_Bfree+0x20>
 800d2c2:	4b09      	ldr	r3, [pc, #36]	@ (800d2e8 <_Bfree+0x3c>)
 800d2c4:	4809      	ldr	r0, [pc, #36]	@ (800d2ec <_Bfree+0x40>)
 800d2c6:	218f      	movs	r1, #143	@ 0x8f
 800d2c8:	f000 fe92 	bl	800dff0 <__assert_func>
 800d2cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2d0:	6006      	str	r6, [r0, #0]
 800d2d2:	60c6      	str	r6, [r0, #12]
 800d2d4:	b13c      	cbz	r4, 800d2e6 <_Bfree+0x3a>
 800d2d6:	69eb      	ldr	r3, [r5, #28]
 800d2d8:	6862      	ldr	r2, [r4, #4]
 800d2da:	68db      	ldr	r3, [r3, #12]
 800d2dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2e0:	6021      	str	r1, [r4, #0]
 800d2e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2e6:	bd70      	pop	{r4, r5, r6, pc}
 800d2e8:	0800e73f 	.word	0x0800e73f
 800d2ec:	0800e81f 	.word	0x0800e81f

0800d2f0 <__multadd>:
 800d2f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2f4:	690d      	ldr	r5, [r1, #16]
 800d2f6:	4607      	mov	r7, r0
 800d2f8:	460c      	mov	r4, r1
 800d2fa:	461e      	mov	r6, r3
 800d2fc:	f101 0c14 	add.w	ip, r1, #20
 800d300:	2000      	movs	r0, #0
 800d302:	f8dc 3000 	ldr.w	r3, [ip]
 800d306:	b299      	uxth	r1, r3
 800d308:	fb02 6101 	mla	r1, r2, r1, r6
 800d30c:	0c1e      	lsrs	r6, r3, #16
 800d30e:	0c0b      	lsrs	r3, r1, #16
 800d310:	fb02 3306 	mla	r3, r2, r6, r3
 800d314:	b289      	uxth	r1, r1
 800d316:	3001      	adds	r0, #1
 800d318:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d31c:	4285      	cmp	r5, r0
 800d31e:	f84c 1b04 	str.w	r1, [ip], #4
 800d322:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d326:	dcec      	bgt.n	800d302 <__multadd+0x12>
 800d328:	b30e      	cbz	r6, 800d36e <__multadd+0x7e>
 800d32a:	68a3      	ldr	r3, [r4, #8]
 800d32c:	42ab      	cmp	r3, r5
 800d32e:	dc19      	bgt.n	800d364 <__multadd+0x74>
 800d330:	6861      	ldr	r1, [r4, #4]
 800d332:	4638      	mov	r0, r7
 800d334:	3101      	adds	r1, #1
 800d336:	f7ff ff79 	bl	800d22c <_Balloc>
 800d33a:	4680      	mov	r8, r0
 800d33c:	b928      	cbnz	r0, 800d34a <__multadd+0x5a>
 800d33e:	4602      	mov	r2, r0
 800d340:	4b0c      	ldr	r3, [pc, #48]	@ (800d374 <__multadd+0x84>)
 800d342:	480d      	ldr	r0, [pc, #52]	@ (800d378 <__multadd+0x88>)
 800d344:	21ba      	movs	r1, #186	@ 0xba
 800d346:	f000 fe53 	bl	800dff0 <__assert_func>
 800d34a:	6922      	ldr	r2, [r4, #16]
 800d34c:	3202      	adds	r2, #2
 800d34e:	f104 010c 	add.w	r1, r4, #12
 800d352:	0092      	lsls	r2, r2, #2
 800d354:	300c      	adds	r0, #12
 800d356:	f7fe fd1e 	bl	800bd96 <memcpy>
 800d35a:	4621      	mov	r1, r4
 800d35c:	4638      	mov	r0, r7
 800d35e:	f7ff ffa5 	bl	800d2ac <_Bfree>
 800d362:	4644      	mov	r4, r8
 800d364:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d368:	3501      	adds	r5, #1
 800d36a:	615e      	str	r6, [r3, #20]
 800d36c:	6125      	str	r5, [r4, #16]
 800d36e:	4620      	mov	r0, r4
 800d370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d374:	0800e7ae 	.word	0x0800e7ae
 800d378:	0800e81f 	.word	0x0800e81f

0800d37c <__s2b>:
 800d37c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d380:	460c      	mov	r4, r1
 800d382:	4615      	mov	r5, r2
 800d384:	461f      	mov	r7, r3
 800d386:	2209      	movs	r2, #9
 800d388:	3308      	adds	r3, #8
 800d38a:	4606      	mov	r6, r0
 800d38c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d390:	2100      	movs	r1, #0
 800d392:	2201      	movs	r2, #1
 800d394:	429a      	cmp	r2, r3
 800d396:	db09      	blt.n	800d3ac <__s2b+0x30>
 800d398:	4630      	mov	r0, r6
 800d39a:	f7ff ff47 	bl	800d22c <_Balloc>
 800d39e:	b940      	cbnz	r0, 800d3b2 <__s2b+0x36>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	4b19      	ldr	r3, [pc, #100]	@ (800d408 <__s2b+0x8c>)
 800d3a4:	4819      	ldr	r0, [pc, #100]	@ (800d40c <__s2b+0x90>)
 800d3a6:	21d3      	movs	r1, #211	@ 0xd3
 800d3a8:	f000 fe22 	bl	800dff0 <__assert_func>
 800d3ac:	0052      	lsls	r2, r2, #1
 800d3ae:	3101      	adds	r1, #1
 800d3b0:	e7f0      	b.n	800d394 <__s2b+0x18>
 800d3b2:	9b08      	ldr	r3, [sp, #32]
 800d3b4:	6143      	str	r3, [r0, #20]
 800d3b6:	2d09      	cmp	r5, #9
 800d3b8:	f04f 0301 	mov.w	r3, #1
 800d3bc:	6103      	str	r3, [r0, #16]
 800d3be:	dd16      	ble.n	800d3ee <__s2b+0x72>
 800d3c0:	f104 0909 	add.w	r9, r4, #9
 800d3c4:	46c8      	mov	r8, r9
 800d3c6:	442c      	add	r4, r5
 800d3c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d3cc:	4601      	mov	r1, r0
 800d3ce:	3b30      	subs	r3, #48	@ 0x30
 800d3d0:	220a      	movs	r2, #10
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	f7ff ff8c 	bl	800d2f0 <__multadd>
 800d3d8:	45a0      	cmp	r8, r4
 800d3da:	d1f5      	bne.n	800d3c8 <__s2b+0x4c>
 800d3dc:	f1a5 0408 	sub.w	r4, r5, #8
 800d3e0:	444c      	add	r4, r9
 800d3e2:	1b2d      	subs	r5, r5, r4
 800d3e4:	1963      	adds	r3, r4, r5
 800d3e6:	42bb      	cmp	r3, r7
 800d3e8:	db04      	blt.n	800d3f4 <__s2b+0x78>
 800d3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3ee:	340a      	adds	r4, #10
 800d3f0:	2509      	movs	r5, #9
 800d3f2:	e7f6      	b.n	800d3e2 <__s2b+0x66>
 800d3f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d3f8:	4601      	mov	r1, r0
 800d3fa:	3b30      	subs	r3, #48	@ 0x30
 800d3fc:	220a      	movs	r2, #10
 800d3fe:	4630      	mov	r0, r6
 800d400:	f7ff ff76 	bl	800d2f0 <__multadd>
 800d404:	e7ee      	b.n	800d3e4 <__s2b+0x68>
 800d406:	bf00      	nop
 800d408:	0800e7ae 	.word	0x0800e7ae
 800d40c:	0800e81f 	.word	0x0800e81f

0800d410 <__hi0bits>:
 800d410:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d414:	4603      	mov	r3, r0
 800d416:	bf36      	itet	cc
 800d418:	0403      	lslcc	r3, r0, #16
 800d41a:	2000      	movcs	r0, #0
 800d41c:	2010      	movcc	r0, #16
 800d41e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d422:	bf3c      	itt	cc
 800d424:	021b      	lslcc	r3, r3, #8
 800d426:	3008      	addcc	r0, #8
 800d428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d42c:	bf3c      	itt	cc
 800d42e:	011b      	lslcc	r3, r3, #4
 800d430:	3004      	addcc	r0, #4
 800d432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d436:	bf3c      	itt	cc
 800d438:	009b      	lslcc	r3, r3, #2
 800d43a:	3002      	addcc	r0, #2
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	db05      	blt.n	800d44c <__hi0bits+0x3c>
 800d440:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d444:	f100 0001 	add.w	r0, r0, #1
 800d448:	bf08      	it	eq
 800d44a:	2020      	moveq	r0, #32
 800d44c:	4770      	bx	lr

0800d44e <__lo0bits>:
 800d44e:	6803      	ldr	r3, [r0, #0]
 800d450:	4602      	mov	r2, r0
 800d452:	f013 0007 	ands.w	r0, r3, #7
 800d456:	d00b      	beq.n	800d470 <__lo0bits+0x22>
 800d458:	07d9      	lsls	r1, r3, #31
 800d45a:	d421      	bmi.n	800d4a0 <__lo0bits+0x52>
 800d45c:	0798      	lsls	r0, r3, #30
 800d45e:	bf49      	itett	mi
 800d460:	085b      	lsrmi	r3, r3, #1
 800d462:	089b      	lsrpl	r3, r3, #2
 800d464:	2001      	movmi	r0, #1
 800d466:	6013      	strmi	r3, [r2, #0]
 800d468:	bf5c      	itt	pl
 800d46a:	6013      	strpl	r3, [r2, #0]
 800d46c:	2002      	movpl	r0, #2
 800d46e:	4770      	bx	lr
 800d470:	b299      	uxth	r1, r3
 800d472:	b909      	cbnz	r1, 800d478 <__lo0bits+0x2a>
 800d474:	0c1b      	lsrs	r3, r3, #16
 800d476:	2010      	movs	r0, #16
 800d478:	b2d9      	uxtb	r1, r3
 800d47a:	b909      	cbnz	r1, 800d480 <__lo0bits+0x32>
 800d47c:	3008      	adds	r0, #8
 800d47e:	0a1b      	lsrs	r3, r3, #8
 800d480:	0719      	lsls	r1, r3, #28
 800d482:	bf04      	itt	eq
 800d484:	091b      	lsreq	r3, r3, #4
 800d486:	3004      	addeq	r0, #4
 800d488:	0799      	lsls	r1, r3, #30
 800d48a:	bf04      	itt	eq
 800d48c:	089b      	lsreq	r3, r3, #2
 800d48e:	3002      	addeq	r0, #2
 800d490:	07d9      	lsls	r1, r3, #31
 800d492:	d403      	bmi.n	800d49c <__lo0bits+0x4e>
 800d494:	085b      	lsrs	r3, r3, #1
 800d496:	f100 0001 	add.w	r0, r0, #1
 800d49a:	d003      	beq.n	800d4a4 <__lo0bits+0x56>
 800d49c:	6013      	str	r3, [r2, #0]
 800d49e:	4770      	bx	lr
 800d4a0:	2000      	movs	r0, #0
 800d4a2:	4770      	bx	lr
 800d4a4:	2020      	movs	r0, #32
 800d4a6:	4770      	bx	lr

0800d4a8 <__i2b>:
 800d4a8:	b510      	push	{r4, lr}
 800d4aa:	460c      	mov	r4, r1
 800d4ac:	2101      	movs	r1, #1
 800d4ae:	f7ff febd 	bl	800d22c <_Balloc>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	b928      	cbnz	r0, 800d4c2 <__i2b+0x1a>
 800d4b6:	4b05      	ldr	r3, [pc, #20]	@ (800d4cc <__i2b+0x24>)
 800d4b8:	4805      	ldr	r0, [pc, #20]	@ (800d4d0 <__i2b+0x28>)
 800d4ba:	f240 1145 	movw	r1, #325	@ 0x145
 800d4be:	f000 fd97 	bl	800dff0 <__assert_func>
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	6144      	str	r4, [r0, #20]
 800d4c6:	6103      	str	r3, [r0, #16]
 800d4c8:	bd10      	pop	{r4, pc}
 800d4ca:	bf00      	nop
 800d4cc:	0800e7ae 	.word	0x0800e7ae
 800d4d0:	0800e81f 	.word	0x0800e81f

0800d4d4 <__multiply>:
 800d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d8:	4617      	mov	r7, r2
 800d4da:	690a      	ldr	r2, [r1, #16]
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	bfa8      	it	ge
 800d4e2:	463b      	movge	r3, r7
 800d4e4:	4689      	mov	r9, r1
 800d4e6:	bfa4      	itt	ge
 800d4e8:	460f      	movge	r7, r1
 800d4ea:	4699      	movge	r9, r3
 800d4ec:	693d      	ldr	r5, [r7, #16]
 800d4ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	6879      	ldr	r1, [r7, #4]
 800d4f6:	eb05 060a 	add.w	r6, r5, sl
 800d4fa:	42b3      	cmp	r3, r6
 800d4fc:	b085      	sub	sp, #20
 800d4fe:	bfb8      	it	lt
 800d500:	3101      	addlt	r1, #1
 800d502:	f7ff fe93 	bl	800d22c <_Balloc>
 800d506:	b930      	cbnz	r0, 800d516 <__multiply+0x42>
 800d508:	4602      	mov	r2, r0
 800d50a:	4b41      	ldr	r3, [pc, #260]	@ (800d610 <__multiply+0x13c>)
 800d50c:	4841      	ldr	r0, [pc, #260]	@ (800d614 <__multiply+0x140>)
 800d50e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d512:	f000 fd6d 	bl	800dff0 <__assert_func>
 800d516:	f100 0414 	add.w	r4, r0, #20
 800d51a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d51e:	4623      	mov	r3, r4
 800d520:	2200      	movs	r2, #0
 800d522:	4573      	cmp	r3, lr
 800d524:	d320      	bcc.n	800d568 <__multiply+0x94>
 800d526:	f107 0814 	add.w	r8, r7, #20
 800d52a:	f109 0114 	add.w	r1, r9, #20
 800d52e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d532:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d536:	9302      	str	r3, [sp, #8]
 800d538:	1beb      	subs	r3, r5, r7
 800d53a:	3b15      	subs	r3, #21
 800d53c:	f023 0303 	bic.w	r3, r3, #3
 800d540:	3304      	adds	r3, #4
 800d542:	3715      	adds	r7, #21
 800d544:	42bd      	cmp	r5, r7
 800d546:	bf38      	it	cc
 800d548:	2304      	movcc	r3, #4
 800d54a:	9301      	str	r3, [sp, #4]
 800d54c:	9b02      	ldr	r3, [sp, #8]
 800d54e:	9103      	str	r1, [sp, #12]
 800d550:	428b      	cmp	r3, r1
 800d552:	d80c      	bhi.n	800d56e <__multiply+0x9a>
 800d554:	2e00      	cmp	r6, #0
 800d556:	dd03      	ble.n	800d560 <__multiply+0x8c>
 800d558:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d055      	beq.n	800d60c <__multiply+0x138>
 800d560:	6106      	str	r6, [r0, #16]
 800d562:	b005      	add	sp, #20
 800d564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d568:	f843 2b04 	str.w	r2, [r3], #4
 800d56c:	e7d9      	b.n	800d522 <__multiply+0x4e>
 800d56e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d572:	f1ba 0f00 	cmp.w	sl, #0
 800d576:	d01f      	beq.n	800d5b8 <__multiply+0xe4>
 800d578:	46c4      	mov	ip, r8
 800d57a:	46a1      	mov	r9, r4
 800d57c:	2700      	movs	r7, #0
 800d57e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d582:	f8d9 3000 	ldr.w	r3, [r9]
 800d586:	fa1f fb82 	uxth.w	fp, r2
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d590:	443b      	add	r3, r7
 800d592:	f8d9 7000 	ldr.w	r7, [r9]
 800d596:	0c12      	lsrs	r2, r2, #16
 800d598:	0c3f      	lsrs	r7, r7, #16
 800d59a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d59e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5a8:	4565      	cmp	r5, ip
 800d5aa:	f849 3b04 	str.w	r3, [r9], #4
 800d5ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5b2:	d8e4      	bhi.n	800d57e <__multiply+0xaa>
 800d5b4:	9b01      	ldr	r3, [sp, #4]
 800d5b6:	50e7      	str	r7, [r4, r3]
 800d5b8:	9b03      	ldr	r3, [sp, #12]
 800d5ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5be:	3104      	adds	r1, #4
 800d5c0:	f1b9 0f00 	cmp.w	r9, #0
 800d5c4:	d020      	beq.n	800d608 <__multiply+0x134>
 800d5c6:	6823      	ldr	r3, [r4, #0]
 800d5c8:	4647      	mov	r7, r8
 800d5ca:	46a4      	mov	ip, r4
 800d5cc:	f04f 0a00 	mov.w	sl, #0
 800d5d0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d5d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d5d8:	fb09 220b 	mla	r2, r9, fp, r2
 800d5dc:	4452      	add	r2, sl
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5e4:	f84c 3b04 	str.w	r3, [ip], #4
 800d5e8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d5ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5f0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d5f4:	fb09 330a 	mla	r3, r9, sl, r3
 800d5f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d5fc:	42bd      	cmp	r5, r7
 800d5fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d602:	d8e5      	bhi.n	800d5d0 <__multiply+0xfc>
 800d604:	9a01      	ldr	r2, [sp, #4]
 800d606:	50a3      	str	r3, [r4, r2]
 800d608:	3404      	adds	r4, #4
 800d60a:	e79f      	b.n	800d54c <__multiply+0x78>
 800d60c:	3e01      	subs	r6, #1
 800d60e:	e7a1      	b.n	800d554 <__multiply+0x80>
 800d610:	0800e7ae 	.word	0x0800e7ae
 800d614:	0800e81f 	.word	0x0800e81f

0800d618 <__pow5mult>:
 800d618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d61c:	4615      	mov	r5, r2
 800d61e:	f012 0203 	ands.w	r2, r2, #3
 800d622:	4607      	mov	r7, r0
 800d624:	460e      	mov	r6, r1
 800d626:	d007      	beq.n	800d638 <__pow5mult+0x20>
 800d628:	4c25      	ldr	r4, [pc, #148]	@ (800d6c0 <__pow5mult+0xa8>)
 800d62a:	3a01      	subs	r2, #1
 800d62c:	2300      	movs	r3, #0
 800d62e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d632:	f7ff fe5d 	bl	800d2f0 <__multadd>
 800d636:	4606      	mov	r6, r0
 800d638:	10ad      	asrs	r5, r5, #2
 800d63a:	d03d      	beq.n	800d6b8 <__pow5mult+0xa0>
 800d63c:	69fc      	ldr	r4, [r7, #28]
 800d63e:	b97c      	cbnz	r4, 800d660 <__pow5mult+0x48>
 800d640:	2010      	movs	r0, #16
 800d642:	f7ff fd2b 	bl	800d09c <malloc>
 800d646:	4602      	mov	r2, r0
 800d648:	61f8      	str	r0, [r7, #28]
 800d64a:	b928      	cbnz	r0, 800d658 <__pow5mult+0x40>
 800d64c:	4b1d      	ldr	r3, [pc, #116]	@ (800d6c4 <__pow5mult+0xac>)
 800d64e:	481e      	ldr	r0, [pc, #120]	@ (800d6c8 <__pow5mult+0xb0>)
 800d650:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d654:	f000 fccc 	bl	800dff0 <__assert_func>
 800d658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d65c:	6004      	str	r4, [r0, #0]
 800d65e:	60c4      	str	r4, [r0, #12]
 800d660:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d668:	b94c      	cbnz	r4, 800d67e <__pow5mult+0x66>
 800d66a:	f240 2171 	movw	r1, #625	@ 0x271
 800d66e:	4638      	mov	r0, r7
 800d670:	f7ff ff1a 	bl	800d4a8 <__i2b>
 800d674:	2300      	movs	r3, #0
 800d676:	f8c8 0008 	str.w	r0, [r8, #8]
 800d67a:	4604      	mov	r4, r0
 800d67c:	6003      	str	r3, [r0, #0]
 800d67e:	f04f 0900 	mov.w	r9, #0
 800d682:	07eb      	lsls	r3, r5, #31
 800d684:	d50a      	bpl.n	800d69c <__pow5mult+0x84>
 800d686:	4631      	mov	r1, r6
 800d688:	4622      	mov	r2, r4
 800d68a:	4638      	mov	r0, r7
 800d68c:	f7ff ff22 	bl	800d4d4 <__multiply>
 800d690:	4631      	mov	r1, r6
 800d692:	4680      	mov	r8, r0
 800d694:	4638      	mov	r0, r7
 800d696:	f7ff fe09 	bl	800d2ac <_Bfree>
 800d69a:	4646      	mov	r6, r8
 800d69c:	106d      	asrs	r5, r5, #1
 800d69e:	d00b      	beq.n	800d6b8 <__pow5mult+0xa0>
 800d6a0:	6820      	ldr	r0, [r4, #0]
 800d6a2:	b938      	cbnz	r0, 800d6b4 <__pow5mult+0x9c>
 800d6a4:	4622      	mov	r2, r4
 800d6a6:	4621      	mov	r1, r4
 800d6a8:	4638      	mov	r0, r7
 800d6aa:	f7ff ff13 	bl	800d4d4 <__multiply>
 800d6ae:	6020      	str	r0, [r4, #0]
 800d6b0:	f8c0 9000 	str.w	r9, [r0]
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	e7e4      	b.n	800d682 <__pow5mult+0x6a>
 800d6b8:	4630      	mov	r0, r6
 800d6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6be:	bf00      	nop
 800d6c0:	0800e918 	.word	0x0800e918
 800d6c4:	0800e73f 	.word	0x0800e73f
 800d6c8:	0800e81f 	.word	0x0800e81f

0800d6cc <__lshift>:
 800d6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6d0:	460c      	mov	r4, r1
 800d6d2:	6849      	ldr	r1, [r1, #4]
 800d6d4:	6923      	ldr	r3, [r4, #16]
 800d6d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6da:	68a3      	ldr	r3, [r4, #8]
 800d6dc:	4607      	mov	r7, r0
 800d6de:	4691      	mov	r9, r2
 800d6e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6e4:	f108 0601 	add.w	r6, r8, #1
 800d6e8:	42b3      	cmp	r3, r6
 800d6ea:	db0b      	blt.n	800d704 <__lshift+0x38>
 800d6ec:	4638      	mov	r0, r7
 800d6ee:	f7ff fd9d 	bl	800d22c <_Balloc>
 800d6f2:	4605      	mov	r5, r0
 800d6f4:	b948      	cbnz	r0, 800d70a <__lshift+0x3e>
 800d6f6:	4602      	mov	r2, r0
 800d6f8:	4b28      	ldr	r3, [pc, #160]	@ (800d79c <__lshift+0xd0>)
 800d6fa:	4829      	ldr	r0, [pc, #164]	@ (800d7a0 <__lshift+0xd4>)
 800d6fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d700:	f000 fc76 	bl	800dff0 <__assert_func>
 800d704:	3101      	adds	r1, #1
 800d706:	005b      	lsls	r3, r3, #1
 800d708:	e7ee      	b.n	800d6e8 <__lshift+0x1c>
 800d70a:	2300      	movs	r3, #0
 800d70c:	f100 0114 	add.w	r1, r0, #20
 800d710:	f100 0210 	add.w	r2, r0, #16
 800d714:	4618      	mov	r0, r3
 800d716:	4553      	cmp	r3, sl
 800d718:	db33      	blt.n	800d782 <__lshift+0xb6>
 800d71a:	6920      	ldr	r0, [r4, #16]
 800d71c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d720:	f104 0314 	add.w	r3, r4, #20
 800d724:	f019 091f 	ands.w	r9, r9, #31
 800d728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d72c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d730:	d02b      	beq.n	800d78a <__lshift+0xbe>
 800d732:	f1c9 0e20 	rsb	lr, r9, #32
 800d736:	468a      	mov	sl, r1
 800d738:	2200      	movs	r2, #0
 800d73a:	6818      	ldr	r0, [r3, #0]
 800d73c:	fa00 f009 	lsl.w	r0, r0, r9
 800d740:	4310      	orrs	r0, r2
 800d742:	f84a 0b04 	str.w	r0, [sl], #4
 800d746:	f853 2b04 	ldr.w	r2, [r3], #4
 800d74a:	459c      	cmp	ip, r3
 800d74c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d750:	d8f3      	bhi.n	800d73a <__lshift+0x6e>
 800d752:	ebac 0304 	sub.w	r3, ip, r4
 800d756:	3b15      	subs	r3, #21
 800d758:	f023 0303 	bic.w	r3, r3, #3
 800d75c:	3304      	adds	r3, #4
 800d75e:	f104 0015 	add.w	r0, r4, #21
 800d762:	4560      	cmp	r0, ip
 800d764:	bf88      	it	hi
 800d766:	2304      	movhi	r3, #4
 800d768:	50ca      	str	r2, [r1, r3]
 800d76a:	b10a      	cbz	r2, 800d770 <__lshift+0xa4>
 800d76c:	f108 0602 	add.w	r6, r8, #2
 800d770:	3e01      	subs	r6, #1
 800d772:	4638      	mov	r0, r7
 800d774:	612e      	str	r6, [r5, #16]
 800d776:	4621      	mov	r1, r4
 800d778:	f7ff fd98 	bl	800d2ac <_Bfree>
 800d77c:	4628      	mov	r0, r5
 800d77e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d782:	f842 0f04 	str.w	r0, [r2, #4]!
 800d786:	3301      	adds	r3, #1
 800d788:	e7c5      	b.n	800d716 <__lshift+0x4a>
 800d78a:	3904      	subs	r1, #4
 800d78c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d790:	f841 2f04 	str.w	r2, [r1, #4]!
 800d794:	459c      	cmp	ip, r3
 800d796:	d8f9      	bhi.n	800d78c <__lshift+0xc0>
 800d798:	e7ea      	b.n	800d770 <__lshift+0xa4>
 800d79a:	bf00      	nop
 800d79c:	0800e7ae 	.word	0x0800e7ae
 800d7a0:	0800e81f 	.word	0x0800e81f

0800d7a4 <__mcmp>:
 800d7a4:	690a      	ldr	r2, [r1, #16]
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	6900      	ldr	r0, [r0, #16]
 800d7aa:	1a80      	subs	r0, r0, r2
 800d7ac:	b530      	push	{r4, r5, lr}
 800d7ae:	d10e      	bne.n	800d7ce <__mcmp+0x2a>
 800d7b0:	3314      	adds	r3, #20
 800d7b2:	3114      	adds	r1, #20
 800d7b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7c4:	4295      	cmp	r5, r2
 800d7c6:	d003      	beq.n	800d7d0 <__mcmp+0x2c>
 800d7c8:	d205      	bcs.n	800d7d6 <__mcmp+0x32>
 800d7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ce:	bd30      	pop	{r4, r5, pc}
 800d7d0:	42a3      	cmp	r3, r4
 800d7d2:	d3f3      	bcc.n	800d7bc <__mcmp+0x18>
 800d7d4:	e7fb      	b.n	800d7ce <__mcmp+0x2a>
 800d7d6:	2001      	movs	r0, #1
 800d7d8:	e7f9      	b.n	800d7ce <__mcmp+0x2a>
	...

0800d7dc <__mdiff>:
 800d7dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e0:	4689      	mov	r9, r1
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	4648      	mov	r0, r9
 800d7e8:	4614      	mov	r4, r2
 800d7ea:	f7ff ffdb 	bl	800d7a4 <__mcmp>
 800d7ee:	1e05      	subs	r5, r0, #0
 800d7f0:	d112      	bne.n	800d818 <__mdiff+0x3c>
 800d7f2:	4629      	mov	r1, r5
 800d7f4:	4630      	mov	r0, r6
 800d7f6:	f7ff fd19 	bl	800d22c <_Balloc>
 800d7fa:	4602      	mov	r2, r0
 800d7fc:	b928      	cbnz	r0, 800d80a <__mdiff+0x2e>
 800d7fe:	4b3f      	ldr	r3, [pc, #252]	@ (800d8fc <__mdiff+0x120>)
 800d800:	f240 2137 	movw	r1, #567	@ 0x237
 800d804:	483e      	ldr	r0, [pc, #248]	@ (800d900 <__mdiff+0x124>)
 800d806:	f000 fbf3 	bl	800dff0 <__assert_func>
 800d80a:	2301      	movs	r3, #1
 800d80c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d810:	4610      	mov	r0, r2
 800d812:	b003      	add	sp, #12
 800d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d818:	bfbc      	itt	lt
 800d81a:	464b      	movlt	r3, r9
 800d81c:	46a1      	movlt	r9, r4
 800d81e:	4630      	mov	r0, r6
 800d820:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d824:	bfba      	itte	lt
 800d826:	461c      	movlt	r4, r3
 800d828:	2501      	movlt	r5, #1
 800d82a:	2500      	movge	r5, #0
 800d82c:	f7ff fcfe 	bl	800d22c <_Balloc>
 800d830:	4602      	mov	r2, r0
 800d832:	b918      	cbnz	r0, 800d83c <__mdiff+0x60>
 800d834:	4b31      	ldr	r3, [pc, #196]	@ (800d8fc <__mdiff+0x120>)
 800d836:	f240 2145 	movw	r1, #581	@ 0x245
 800d83a:	e7e3      	b.n	800d804 <__mdiff+0x28>
 800d83c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d840:	6926      	ldr	r6, [r4, #16]
 800d842:	60c5      	str	r5, [r0, #12]
 800d844:	f109 0310 	add.w	r3, r9, #16
 800d848:	f109 0514 	add.w	r5, r9, #20
 800d84c:	f104 0e14 	add.w	lr, r4, #20
 800d850:	f100 0b14 	add.w	fp, r0, #20
 800d854:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d858:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d85c:	9301      	str	r3, [sp, #4]
 800d85e:	46d9      	mov	r9, fp
 800d860:	f04f 0c00 	mov.w	ip, #0
 800d864:	9b01      	ldr	r3, [sp, #4]
 800d866:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d86a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d86e:	9301      	str	r3, [sp, #4]
 800d870:	fa1f f38a 	uxth.w	r3, sl
 800d874:	4619      	mov	r1, r3
 800d876:	b283      	uxth	r3, r0
 800d878:	1acb      	subs	r3, r1, r3
 800d87a:	0c00      	lsrs	r0, r0, #16
 800d87c:	4463      	add	r3, ip
 800d87e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d882:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d886:	b29b      	uxth	r3, r3
 800d888:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d88c:	4576      	cmp	r6, lr
 800d88e:	f849 3b04 	str.w	r3, [r9], #4
 800d892:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d896:	d8e5      	bhi.n	800d864 <__mdiff+0x88>
 800d898:	1b33      	subs	r3, r6, r4
 800d89a:	3b15      	subs	r3, #21
 800d89c:	f023 0303 	bic.w	r3, r3, #3
 800d8a0:	3415      	adds	r4, #21
 800d8a2:	3304      	adds	r3, #4
 800d8a4:	42a6      	cmp	r6, r4
 800d8a6:	bf38      	it	cc
 800d8a8:	2304      	movcc	r3, #4
 800d8aa:	441d      	add	r5, r3
 800d8ac:	445b      	add	r3, fp
 800d8ae:	461e      	mov	r6, r3
 800d8b0:	462c      	mov	r4, r5
 800d8b2:	4544      	cmp	r4, r8
 800d8b4:	d30e      	bcc.n	800d8d4 <__mdiff+0xf8>
 800d8b6:	f108 0103 	add.w	r1, r8, #3
 800d8ba:	1b49      	subs	r1, r1, r5
 800d8bc:	f021 0103 	bic.w	r1, r1, #3
 800d8c0:	3d03      	subs	r5, #3
 800d8c2:	45a8      	cmp	r8, r5
 800d8c4:	bf38      	it	cc
 800d8c6:	2100      	movcc	r1, #0
 800d8c8:	440b      	add	r3, r1
 800d8ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8ce:	b191      	cbz	r1, 800d8f6 <__mdiff+0x11a>
 800d8d0:	6117      	str	r7, [r2, #16]
 800d8d2:	e79d      	b.n	800d810 <__mdiff+0x34>
 800d8d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d8d8:	46e6      	mov	lr, ip
 800d8da:	0c08      	lsrs	r0, r1, #16
 800d8dc:	fa1c fc81 	uxtah	ip, ip, r1
 800d8e0:	4471      	add	r1, lr
 800d8e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d8e6:	b289      	uxth	r1, r1
 800d8e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8ec:	f846 1b04 	str.w	r1, [r6], #4
 800d8f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8f4:	e7dd      	b.n	800d8b2 <__mdiff+0xd6>
 800d8f6:	3f01      	subs	r7, #1
 800d8f8:	e7e7      	b.n	800d8ca <__mdiff+0xee>
 800d8fa:	bf00      	nop
 800d8fc:	0800e7ae 	.word	0x0800e7ae
 800d900:	0800e81f 	.word	0x0800e81f

0800d904 <__ulp>:
 800d904:	b082      	sub	sp, #8
 800d906:	ed8d 0b00 	vstr	d0, [sp]
 800d90a:	9a01      	ldr	r2, [sp, #4]
 800d90c:	4b0f      	ldr	r3, [pc, #60]	@ (800d94c <__ulp+0x48>)
 800d90e:	4013      	ands	r3, r2
 800d910:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d914:	2b00      	cmp	r3, #0
 800d916:	dc08      	bgt.n	800d92a <__ulp+0x26>
 800d918:	425b      	negs	r3, r3
 800d91a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d91e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d922:	da04      	bge.n	800d92e <__ulp+0x2a>
 800d924:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d928:	4113      	asrs	r3, r2
 800d92a:	2200      	movs	r2, #0
 800d92c:	e008      	b.n	800d940 <__ulp+0x3c>
 800d92e:	f1a2 0314 	sub.w	r3, r2, #20
 800d932:	2b1e      	cmp	r3, #30
 800d934:	bfda      	itte	le
 800d936:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d93a:	40da      	lsrle	r2, r3
 800d93c:	2201      	movgt	r2, #1
 800d93e:	2300      	movs	r3, #0
 800d940:	4619      	mov	r1, r3
 800d942:	4610      	mov	r0, r2
 800d944:	ec41 0b10 	vmov	d0, r0, r1
 800d948:	b002      	add	sp, #8
 800d94a:	4770      	bx	lr
 800d94c:	7ff00000 	.word	0x7ff00000

0800d950 <__b2d>:
 800d950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d954:	6906      	ldr	r6, [r0, #16]
 800d956:	f100 0814 	add.w	r8, r0, #20
 800d95a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d95e:	1f37      	subs	r7, r6, #4
 800d960:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d964:	4610      	mov	r0, r2
 800d966:	f7ff fd53 	bl	800d410 <__hi0bits>
 800d96a:	f1c0 0320 	rsb	r3, r0, #32
 800d96e:	280a      	cmp	r0, #10
 800d970:	600b      	str	r3, [r1, #0]
 800d972:	491b      	ldr	r1, [pc, #108]	@ (800d9e0 <__b2d+0x90>)
 800d974:	dc15      	bgt.n	800d9a2 <__b2d+0x52>
 800d976:	f1c0 0c0b 	rsb	ip, r0, #11
 800d97a:	fa22 f30c 	lsr.w	r3, r2, ip
 800d97e:	45b8      	cmp	r8, r7
 800d980:	ea43 0501 	orr.w	r5, r3, r1
 800d984:	bf34      	ite	cc
 800d986:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d98a:	2300      	movcs	r3, #0
 800d98c:	3015      	adds	r0, #21
 800d98e:	fa02 f000 	lsl.w	r0, r2, r0
 800d992:	fa23 f30c 	lsr.w	r3, r3, ip
 800d996:	4303      	orrs	r3, r0
 800d998:	461c      	mov	r4, r3
 800d99a:	ec45 4b10 	vmov	d0, r4, r5
 800d99e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9a2:	45b8      	cmp	r8, r7
 800d9a4:	bf3a      	itte	cc
 800d9a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d9aa:	f1a6 0708 	subcc.w	r7, r6, #8
 800d9ae:	2300      	movcs	r3, #0
 800d9b0:	380b      	subs	r0, #11
 800d9b2:	d012      	beq.n	800d9da <__b2d+0x8a>
 800d9b4:	f1c0 0120 	rsb	r1, r0, #32
 800d9b8:	fa23 f401 	lsr.w	r4, r3, r1
 800d9bc:	4082      	lsls	r2, r0
 800d9be:	4322      	orrs	r2, r4
 800d9c0:	4547      	cmp	r7, r8
 800d9c2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d9c6:	bf8c      	ite	hi
 800d9c8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d9cc:	2200      	movls	r2, #0
 800d9ce:	4083      	lsls	r3, r0
 800d9d0:	40ca      	lsrs	r2, r1
 800d9d2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d9d6:	4313      	orrs	r3, r2
 800d9d8:	e7de      	b.n	800d998 <__b2d+0x48>
 800d9da:	ea42 0501 	orr.w	r5, r2, r1
 800d9de:	e7db      	b.n	800d998 <__b2d+0x48>
 800d9e0:	3ff00000 	.word	0x3ff00000

0800d9e4 <__d2b>:
 800d9e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d9e8:	460f      	mov	r7, r1
 800d9ea:	2101      	movs	r1, #1
 800d9ec:	ec59 8b10 	vmov	r8, r9, d0
 800d9f0:	4616      	mov	r6, r2
 800d9f2:	f7ff fc1b 	bl	800d22c <_Balloc>
 800d9f6:	4604      	mov	r4, r0
 800d9f8:	b930      	cbnz	r0, 800da08 <__d2b+0x24>
 800d9fa:	4602      	mov	r2, r0
 800d9fc:	4b23      	ldr	r3, [pc, #140]	@ (800da8c <__d2b+0xa8>)
 800d9fe:	4824      	ldr	r0, [pc, #144]	@ (800da90 <__d2b+0xac>)
 800da00:	f240 310f 	movw	r1, #783	@ 0x30f
 800da04:	f000 faf4 	bl	800dff0 <__assert_func>
 800da08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800da0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da10:	b10d      	cbz	r5, 800da16 <__d2b+0x32>
 800da12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da16:	9301      	str	r3, [sp, #4]
 800da18:	f1b8 0300 	subs.w	r3, r8, #0
 800da1c:	d023      	beq.n	800da66 <__d2b+0x82>
 800da1e:	4668      	mov	r0, sp
 800da20:	9300      	str	r3, [sp, #0]
 800da22:	f7ff fd14 	bl	800d44e <__lo0bits>
 800da26:	e9dd 1200 	ldrd	r1, r2, [sp]
 800da2a:	b1d0      	cbz	r0, 800da62 <__d2b+0x7e>
 800da2c:	f1c0 0320 	rsb	r3, r0, #32
 800da30:	fa02 f303 	lsl.w	r3, r2, r3
 800da34:	430b      	orrs	r3, r1
 800da36:	40c2      	lsrs	r2, r0
 800da38:	6163      	str	r3, [r4, #20]
 800da3a:	9201      	str	r2, [sp, #4]
 800da3c:	9b01      	ldr	r3, [sp, #4]
 800da3e:	61a3      	str	r3, [r4, #24]
 800da40:	2b00      	cmp	r3, #0
 800da42:	bf0c      	ite	eq
 800da44:	2201      	moveq	r2, #1
 800da46:	2202      	movne	r2, #2
 800da48:	6122      	str	r2, [r4, #16]
 800da4a:	b1a5      	cbz	r5, 800da76 <__d2b+0x92>
 800da4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800da50:	4405      	add	r5, r0
 800da52:	603d      	str	r5, [r7, #0]
 800da54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800da58:	6030      	str	r0, [r6, #0]
 800da5a:	4620      	mov	r0, r4
 800da5c:	b003      	add	sp, #12
 800da5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da62:	6161      	str	r1, [r4, #20]
 800da64:	e7ea      	b.n	800da3c <__d2b+0x58>
 800da66:	a801      	add	r0, sp, #4
 800da68:	f7ff fcf1 	bl	800d44e <__lo0bits>
 800da6c:	9b01      	ldr	r3, [sp, #4]
 800da6e:	6163      	str	r3, [r4, #20]
 800da70:	3020      	adds	r0, #32
 800da72:	2201      	movs	r2, #1
 800da74:	e7e8      	b.n	800da48 <__d2b+0x64>
 800da76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800da7e:	6038      	str	r0, [r7, #0]
 800da80:	6918      	ldr	r0, [r3, #16]
 800da82:	f7ff fcc5 	bl	800d410 <__hi0bits>
 800da86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da8a:	e7e5      	b.n	800da58 <__d2b+0x74>
 800da8c:	0800e7ae 	.word	0x0800e7ae
 800da90:	0800e81f 	.word	0x0800e81f

0800da94 <__ratio>:
 800da94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da98:	4688      	mov	r8, r1
 800da9a:	4669      	mov	r1, sp
 800da9c:	4681      	mov	r9, r0
 800da9e:	f7ff ff57 	bl	800d950 <__b2d>
 800daa2:	a901      	add	r1, sp, #4
 800daa4:	4640      	mov	r0, r8
 800daa6:	ec55 4b10 	vmov	r4, r5, d0
 800daaa:	f7ff ff51 	bl	800d950 <__b2d>
 800daae:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800dab2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800dab6:	1ad2      	subs	r2, r2, r3
 800dab8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800dabc:	1a5b      	subs	r3, r3, r1
 800dabe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800dac2:	ec57 6b10 	vmov	r6, r7, d0
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	bfd6      	itet	le
 800daca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dace:	462a      	movgt	r2, r5
 800dad0:	463a      	movle	r2, r7
 800dad2:	46ab      	mov	fp, r5
 800dad4:	46a2      	mov	sl, r4
 800dad6:	bfce      	itee	gt
 800dad8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800dadc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800dae0:	ee00 3a90 	vmovle	s1, r3
 800dae4:	ec4b ab17 	vmov	d7, sl, fp
 800dae8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800daec:	b003      	add	sp, #12
 800daee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800daf2 <__copybits>:
 800daf2:	3901      	subs	r1, #1
 800daf4:	b570      	push	{r4, r5, r6, lr}
 800daf6:	1149      	asrs	r1, r1, #5
 800daf8:	6914      	ldr	r4, [r2, #16]
 800dafa:	3101      	adds	r1, #1
 800dafc:	f102 0314 	add.w	r3, r2, #20
 800db00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800db04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800db08:	1f05      	subs	r5, r0, #4
 800db0a:	42a3      	cmp	r3, r4
 800db0c:	d30c      	bcc.n	800db28 <__copybits+0x36>
 800db0e:	1aa3      	subs	r3, r4, r2
 800db10:	3b11      	subs	r3, #17
 800db12:	f023 0303 	bic.w	r3, r3, #3
 800db16:	3211      	adds	r2, #17
 800db18:	42a2      	cmp	r2, r4
 800db1a:	bf88      	it	hi
 800db1c:	2300      	movhi	r3, #0
 800db1e:	4418      	add	r0, r3
 800db20:	2300      	movs	r3, #0
 800db22:	4288      	cmp	r0, r1
 800db24:	d305      	bcc.n	800db32 <__copybits+0x40>
 800db26:	bd70      	pop	{r4, r5, r6, pc}
 800db28:	f853 6b04 	ldr.w	r6, [r3], #4
 800db2c:	f845 6f04 	str.w	r6, [r5, #4]!
 800db30:	e7eb      	b.n	800db0a <__copybits+0x18>
 800db32:	f840 3b04 	str.w	r3, [r0], #4
 800db36:	e7f4      	b.n	800db22 <__copybits+0x30>

0800db38 <__any_on>:
 800db38:	f100 0214 	add.w	r2, r0, #20
 800db3c:	6900      	ldr	r0, [r0, #16]
 800db3e:	114b      	asrs	r3, r1, #5
 800db40:	4298      	cmp	r0, r3
 800db42:	b510      	push	{r4, lr}
 800db44:	db11      	blt.n	800db6a <__any_on+0x32>
 800db46:	dd0a      	ble.n	800db5e <__any_on+0x26>
 800db48:	f011 011f 	ands.w	r1, r1, #31
 800db4c:	d007      	beq.n	800db5e <__any_on+0x26>
 800db4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800db52:	fa24 f001 	lsr.w	r0, r4, r1
 800db56:	fa00 f101 	lsl.w	r1, r0, r1
 800db5a:	428c      	cmp	r4, r1
 800db5c:	d10b      	bne.n	800db76 <__any_on+0x3e>
 800db5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800db62:	4293      	cmp	r3, r2
 800db64:	d803      	bhi.n	800db6e <__any_on+0x36>
 800db66:	2000      	movs	r0, #0
 800db68:	bd10      	pop	{r4, pc}
 800db6a:	4603      	mov	r3, r0
 800db6c:	e7f7      	b.n	800db5e <__any_on+0x26>
 800db6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db72:	2900      	cmp	r1, #0
 800db74:	d0f5      	beq.n	800db62 <__any_on+0x2a>
 800db76:	2001      	movs	r0, #1
 800db78:	e7f6      	b.n	800db68 <__any_on+0x30>

0800db7a <__ascii_wctomb>:
 800db7a:	4603      	mov	r3, r0
 800db7c:	4608      	mov	r0, r1
 800db7e:	b141      	cbz	r1, 800db92 <__ascii_wctomb+0x18>
 800db80:	2aff      	cmp	r2, #255	@ 0xff
 800db82:	d904      	bls.n	800db8e <__ascii_wctomb+0x14>
 800db84:	228a      	movs	r2, #138	@ 0x8a
 800db86:	601a      	str	r2, [r3, #0]
 800db88:	f04f 30ff 	mov.w	r0, #4294967295
 800db8c:	4770      	bx	lr
 800db8e:	700a      	strb	r2, [r1, #0]
 800db90:	2001      	movs	r0, #1
 800db92:	4770      	bx	lr

0800db94 <__ssputs_r>:
 800db94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db98:	688e      	ldr	r6, [r1, #8]
 800db9a:	461f      	mov	r7, r3
 800db9c:	42be      	cmp	r6, r7
 800db9e:	680b      	ldr	r3, [r1, #0]
 800dba0:	4682      	mov	sl, r0
 800dba2:	460c      	mov	r4, r1
 800dba4:	4690      	mov	r8, r2
 800dba6:	d82d      	bhi.n	800dc04 <__ssputs_r+0x70>
 800dba8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dbac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dbb0:	d026      	beq.n	800dc00 <__ssputs_r+0x6c>
 800dbb2:	6965      	ldr	r5, [r4, #20]
 800dbb4:	6909      	ldr	r1, [r1, #16]
 800dbb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbba:	eba3 0901 	sub.w	r9, r3, r1
 800dbbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbc2:	1c7b      	adds	r3, r7, #1
 800dbc4:	444b      	add	r3, r9
 800dbc6:	106d      	asrs	r5, r5, #1
 800dbc8:	429d      	cmp	r5, r3
 800dbca:	bf38      	it	cc
 800dbcc:	461d      	movcc	r5, r3
 800dbce:	0553      	lsls	r3, r2, #21
 800dbd0:	d527      	bpl.n	800dc22 <__ssputs_r+0x8e>
 800dbd2:	4629      	mov	r1, r5
 800dbd4:	f7ff fa8c 	bl	800d0f0 <_malloc_r>
 800dbd8:	4606      	mov	r6, r0
 800dbda:	b360      	cbz	r0, 800dc36 <__ssputs_r+0xa2>
 800dbdc:	6921      	ldr	r1, [r4, #16]
 800dbde:	464a      	mov	r2, r9
 800dbe0:	f7fe f8d9 	bl	800bd96 <memcpy>
 800dbe4:	89a3      	ldrh	r3, [r4, #12]
 800dbe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dbea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbee:	81a3      	strh	r3, [r4, #12]
 800dbf0:	6126      	str	r6, [r4, #16]
 800dbf2:	6165      	str	r5, [r4, #20]
 800dbf4:	444e      	add	r6, r9
 800dbf6:	eba5 0509 	sub.w	r5, r5, r9
 800dbfa:	6026      	str	r6, [r4, #0]
 800dbfc:	60a5      	str	r5, [r4, #8]
 800dbfe:	463e      	mov	r6, r7
 800dc00:	42be      	cmp	r6, r7
 800dc02:	d900      	bls.n	800dc06 <__ssputs_r+0x72>
 800dc04:	463e      	mov	r6, r7
 800dc06:	6820      	ldr	r0, [r4, #0]
 800dc08:	4632      	mov	r2, r6
 800dc0a:	4641      	mov	r1, r8
 800dc0c:	f000 f9c6 	bl	800df9c <memmove>
 800dc10:	68a3      	ldr	r3, [r4, #8]
 800dc12:	1b9b      	subs	r3, r3, r6
 800dc14:	60a3      	str	r3, [r4, #8]
 800dc16:	6823      	ldr	r3, [r4, #0]
 800dc18:	4433      	add	r3, r6
 800dc1a:	6023      	str	r3, [r4, #0]
 800dc1c:	2000      	movs	r0, #0
 800dc1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc22:	462a      	mov	r2, r5
 800dc24:	f000 fa16 	bl	800e054 <_realloc_r>
 800dc28:	4606      	mov	r6, r0
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d1e0      	bne.n	800dbf0 <__ssputs_r+0x5c>
 800dc2e:	6921      	ldr	r1, [r4, #16]
 800dc30:	4650      	mov	r0, sl
 800dc32:	f7fe feaf 	bl	800c994 <_free_r>
 800dc36:	230c      	movs	r3, #12
 800dc38:	f8ca 3000 	str.w	r3, [sl]
 800dc3c:	89a3      	ldrh	r3, [r4, #12]
 800dc3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc42:	81a3      	strh	r3, [r4, #12]
 800dc44:	f04f 30ff 	mov.w	r0, #4294967295
 800dc48:	e7e9      	b.n	800dc1e <__ssputs_r+0x8a>
	...

0800dc4c <_svfiprintf_r>:
 800dc4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc50:	4698      	mov	r8, r3
 800dc52:	898b      	ldrh	r3, [r1, #12]
 800dc54:	061b      	lsls	r3, r3, #24
 800dc56:	b09d      	sub	sp, #116	@ 0x74
 800dc58:	4607      	mov	r7, r0
 800dc5a:	460d      	mov	r5, r1
 800dc5c:	4614      	mov	r4, r2
 800dc5e:	d510      	bpl.n	800dc82 <_svfiprintf_r+0x36>
 800dc60:	690b      	ldr	r3, [r1, #16]
 800dc62:	b973      	cbnz	r3, 800dc82 <_svfiprintf_r+0x36>
 800dc64:	2140      	movs	r1, #64	@ 0x40
 800dc66:	f7ff fa43 	bl	800d0f0 <_malloc_r>
 800dc6a:	6028      	str	r0, [r5, #0]
 800dc6c:	6128      	str	r0, [r5, #16]
 800dc6e:	b930      	cbnz	r0, 800dc7e <_svfiprintf_r+0x32>
 800dc70:	230c      	movs	r3, #12
 800dc72:	603b      	str	r3, [r7, #0]
 800dc74:	f04f 30ff 	mov.w	r0, #4294967295
 800dc78:	b01d      	add	sp, #116	@ 0x74
 800dc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc7e:	2340      	movs	r3, #64	@ 0x40
 800dc80:	616b      	str	r3, [r5, #20]
 800dc82:	2300      	movs	r3, #0
 800dc84:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc86:	2320      	movs	r3, #32
 800dc88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc90:	2330      	movs	r3, #48	@ 0x30
 800dc92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800de30 <_svfiprintf_r+0x1e4>
 800dc96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc9a:	f04f 0901 	mov.w	r9, #1
 800dc9e:	4623      	mov	r3, r4
 800dca0:	469a      	mov	sl, r3
 800dca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dca6:	b10a      	cbz	r2, 800dcac <_svfiprintf_r+0x60>
 800dca8:	2a25      	cmp	r2, #37	@ 0x25
 800dcaa:	d1f9      	bne.n	800dca0 <_svfiprintf_r+0x54>
 800dcac:	ebba 0b04 	subs.w	fp, sl, r4
 800dcb0:	d00b      	beq.n	800dcca <_svfiprintf_r+0x7e>
 800dcb2:	465b      	mov	r3, fp
 800dcb4:	4622      	mov	r2, r4
 800dcb6:	4629      	mov	r1, r5
 800dcb8:	4638      	mov	r0, r7
 800dcba:	f7ff ff6b 	bl	800db94 <__ssputs_r>
 800dcbe:	3001      	adds	r0, #1
 800dcc0:	f000 80a7 	beq.w	800de12 <_svfiprintf_r+0x1c6>
 800dcc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dcc6:	445a      	add	r2, fp
 800dcc8:	9209      	str	r2, [sp, #36]	@ 0x24
 800dcca:	f89a 3000 	ldrb.w	r3, [sl]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	f000 809f 	beq.w	800de12 <_svfiprintf_r+0x1c6>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcde:	f10a 0a01 	add.w	sl, sl, #1
 800dce2:	9304      	str	r3, [sp, #16]
 800dce4:	9307      	str	r3, [sp, #28]
 800dce6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcea:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcec:	4654      	mov	r4, sl
 800dcee:	2205      	movs	r2, #5
 800dcf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcf4:	484e      	ldr	r0, [pc, #312]	@ (800de30 <_svfiprintf_r+0x1e4>)
 800dcf6:	f7f2 faa3 	bl	8000240 <memchr>
 800dcfa:	9a04      	ldr	r2, [sp, #16]
 800dcfc:	b9d8      	cbnz	r0, 800dd36 <_svfiprintf_r+0xea>
 800dcfe:	06d0      	lsls	r0, r2, #27
 800dd00:	bf44      	itt	mi
 800dd02:	2320      	movmi	r3, #32
 800dd04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd08:	0711      	lsls	r1, r2, #28
 800dd0a:	bf44      	itt	mi
 800dd0c:	232b      	movmi	r3, #43	@ 0x2b
 800dd0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd12:	f89a 3000 	ldrb.w	r3, [sl]
 800dd16:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd18:	d015      	beq.n	800dd46 <_svfiprintf_r+0xfa>
 800dd1a:	9a07      	ldr	r2, [sp, #28]
 800dd1c:	4654      	mov	r4, sl
 800dd1e:	2000      	movs	r0, #0
 800dd20:	f04f 0c0a 	mov.w	ip, #10
 800dd24:	4621      	mov	r1, r4
 800dd26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd2a:	3b30      	subs	r3, #48	@ 0x30
 800dd2c:	2b09      	cmp	r3, #9
 800dd2e:	d94b      	bls.n	800ddc8 <_svfiprintf_r+0x17c>
 800dd30:	b1b0      	cbz	r0, 800dd60 <_svfiprintf_r+0x114>
 800dd32:	9207      	str	r2, [sp, #28]
 800dd34:	e014      	b.n	800dd60 <_svfiprintf_r+0x114>
 800dd36:	eba0 0308 	sub.w	r3, r0, r8
 800dd3a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd3e:	4313      	orrs	r3, r2
 800dd40:	9304      	str	r3, [sp, #16]
 800dd42:	46a2      	mov	sl, r4
 800dd44:	e7d2      	b.n	800dcec <_svfiprintf_r+0xa0>
 800dd46:	9b03      	ldr	r3, [sp, #12]
 800dd48:	1d19      	adds	r1, r3, #4
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	9103      	str	r1, [sp, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	bfbb      	ittet	lt
 800dd52:	425b      	neglt	r3, r3
 800dd54:	f042 0202 	orrlt.w	r2, r2, #2
 800dd58:	9307      	strge	r3, [sp, #28]
 800dd5a:	9307      	strlt	r3, [sp, #28]
 800dd5c:	bfb8      	it	lt
 800dd5e:	9204      	strlt	r2, [sp, #16]
 800dd60:	7823      	ldrb	r3, [r4, #0]
 800dd62:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd64:	d10a      	bne.n	800dd7c <_svfiprintf_r+0x130>
 800dd66:	7863      	ldrb	r3, [r4, #1]
 800dd68:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd6a:	d132      	bne.n	800ddd2 <_svfiprintf_r+0x186>
 800dd6c:	9b03      	ldr	r3, [sp, #12]
 800dd6e:	1d1a      	adds	r2, r3, #4
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	9203      	str	r2, [sp, #12]
 800dd74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd78:	3402      	adds	r4, #2
 800dd7a:	9305      	str	r3, [sp, #20]
 800dd7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800de40 <_svfiprintf_r+0x1f4>
 800dd80:	7821      	ldrb	r1, [r4, #0]
 800dd82:	2203      	movs	r2, #3
 800dd84:	4650      	mov	r0, sl
 800dd86:	f7f2 fa5b 	bl	8000240 <memchr>
 800dd8a:	b138      	cbz	r0, 800dd9c <_svfiprintf_r+0x150>
 800dd8c:	9b04      	ldr	r3, [sp, #16]
 800dd8e:	eba0 000a 	sub.w	r0, r0, sl
 800dd92:	2240      	movs	r2, #64	@ 0x40
 800dd94:	4082      	lsls	r2, r0
 800dd96:	4313      	orrs	r3, r2
 800dd98:	3401      	adds	r4, #1
 800dd9a:	9304      	str	r3, [sp, #16]
 800dd9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dda0:	4824      	ldr	r0, [pc, #144]	@ (800de34 <_svfiprintf_r+0x1e8>)
 800dda2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dda6:	2206      	movs	r2, #6
 800dda8:	f7f2 fa4a 	bl	8000240 <memchr>
 800ddac:	2800      	cmp	r0, #0
 800ddae:	d036      	beq.n	800de1e <_svfiprintf_r+0x1d2>
 800ddb0:	4b21      	ldr	r3, [pc, #132]	@ (800de38 <_svfiprintf_r+0x1ec>)
 800ddb2:	bb1b      	cbnz	r3, 800ddfc <_svfiprintf_r+0x1b0>
 800ddb4:	9b03      	ldr	r3, [sp, #12]
 800ddb6:	3307      	adds	r3, #7
 800ddb8:	f023 0307 	bic.w	r3, r3, #7
 800ddbc:	3308      	adds	r3, #8
 800ddbe:	9303      	str	r3, [sp, #12]
 800ddc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddc2:	4433      	add	r3, r6
 800ddc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddc6:	e76a      	b.n	800dc9e <_svfiprintf_r+0x52>
 800ddc8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddcc:	460c      	mov	r4, r1
 800ddce:	2001      	movs	r0, #1
 800ddd0:	e7a8      	b.n	800dd24 <_svfiprintf_r+0xd8>
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	3401      	adds	r4, #1
 800ddd6:	9305      	str	r3, [sp, #20]
 800ddd8:	4619      	mov	r1, r3
 800ddda:	f04f 0c0a 	mov.w	ip, #10
 800ddde:	4620      	mov	r0, r4
 800dde0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dde4:	3a30      	subs	r2, #48	@ 0x30
 800dde6:	2a09      	cmp	r2, #9
 800dde8:	d903      	bls.n	800ddf2 <_svfiprintf_r+0x1a6>
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d0c6      	beq.n	800dd7c <_svfiprintf_r+0x130>
 800ddee:	9105      	str	r1, [sp, #20]
 800ddf0:	e7c4      	b.n	800dd7c <_svfiprintf_r+0x130>
 800ddf2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddf6:	4604      	mov	r4, r0
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	e7f0      	b.n	800ddde <_svfiprintf_r+0x192>
 800ddfc:	ab03      	add	r3, sp, #12
 800ddfe:	9300      	str	r3, [sp, #0]
 800de00:	462a      	mov	r2, r5
 800de02:	4b0e      	ldr	r3, [pc, #56]	@ (800de3c <_svfiprintf_r+0x1f0>)
 800de04:	a904      	add	r1, sp, #16
 800de06:	4638      	mov	r0, r7
 800de08:	f7fd fa66 	bl	800b2d8 <_printf_float>
 800de0c:	1c42      	adds	r2, r0, #1
 800de0e:	4606      	mov	r6, r0
 800de10:	d1d6      	bne.n	800ddc0 <_svfiprintf_r+0x174>
 800de12:	89ab      	ldrh	r3, [r5, #12]
 800de14:	065b      	lsls	r3, r3, #25
 800de16:	f53f af2d 	bmi.w	800dc74 <_svfiprintf_r+0x28>
 800de1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de1c:	e72c      	b.n	800dc78 <_svfiprintf_r+0x2c>
 800de1e:	ab03      	add	r3, sp, #12
 800de20:	9300      	str	r3, [sp, #0]
 800de22:	462a      	mov	r2, r5
 800de24:	4b05      	ldr	r3, [pc, #20]	@ (800de3c <_svfiprintf_r+0x1f0>)
 800de26:	a904      	add	r1, sp, #16
 800de28:	4638      	mov	r0, r7
 800de2a:	f7fd fcdd 	bl	800b7e8 <_printf_i>
 800de2e:	e7ed      	b.n	800de0c <_svfiprintf_r+0x1c0>
 800de30:	0800e878 	.word	0x0800e878
 800de34:	0800e882 	.word	0x0800e882
 800de38:	0800b2d9 	.word	0x0800b2d9
 800de3c:	0800db95 	.word	0x0800db95
 800de40:	0800e87e 	.word	0x0800e87e

0800de44 <__sflush_r>:
 800de44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de4c:	0716      	lsls	r6, r2, #28
 800de4e:	4605      	mov	r5, r0
 800de50:	460c      	mov	r4, r1
 800de52:	d454      	bmi.n	800defe <__sflush_r+0xba>
 800de54:	684b      	ldr	r3, [r1, #4]
 800de56:	2b00      	cmp	r3, #0
 800de58:	dc02      	bgt.n	800de60 <__sflush_r+0x1c>
 800de5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	dd48      	ble.n	800def2 <__sflush_r+0xae>
 800de60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de62:	2e00      	cmp	r6, #0
 800de64:	d045      	beq.n	800def2 <__sflush_r+0xae>
 800de66:	2300      	movs	r3, #0
 800de68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de6c:	682f      	ldr	r7, [r5, #0]
 800de6e:	6a21      	ldr	r1, [r4, #32]
 800de70:	602b      	str	r3, [r5, #0]
 800de72:	d030      	beq.n	800ded6 <__sflush_r+0x92>
 800de74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de76:	89a3      	ldrh	r3, [r4, #12]
 800de78:	0759      	lsls	r1, r3, #29
 800de7a:	d505      	bpl.n	800de88 <__sflush_r+0x44>
 800de7c:	6863      	ldr	r3, [r4, #4]
 800de7e:	1ad2      	subs	r2, r2, r3
 800de80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de82:	b10b      	cbz	r3, 800de88 <__sflush_r+0x44>
 800de84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de86:	1ad2      	subs	r2, r2, r3
 800de88:	2300      	movs	r3, #0
 800de8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de8c:	6a21      	ldr	r1, [r4, #32]
 800de8e:	4628      	mov	r0, r5
 800de90:	47b0      	blx	r6
 800de92:	1c43      	adds	r3, r0, #1
 800de94:	89a3      	ldrh	r3, [r4, #12]
 800de96:	d106      	bne.n	800dea6 <__sflush_r+0x62>
 800de98:	6829      	ldr	r1, [r5, #0]
 800de9a:	291d      	cmp	r1, #29
 800de9c:	d82b      	bhi.n	800def6 <__sflush_r+0xb2>
 800de9e:	4a2a      	ldr	r2, [pc, #168]	@ (800df48 <__sflush_r+0x104>)
 800dea0:	40ca      	lsrs	r2, r1
 800dea2:	07d6      	lsls	r6, r2, #31
 800dea4:	d527      	bpl.n	800def6 <__sflush_r+0xb2>
 800dea6:	2200      	movs	r2, #0
 800dea8:	6062      	str	r2, [r4, #4]
 800deaa:	04d9      	lsls	r1, r3, #19
 800deac:	6922      	ldr	r2, [r4, #16]
 800deae:	6022      	str	r2, [r4, #0]
 800deb0:	d504      	bpl.n	800debc <__sflush_r+0x78>
 800deb2:	1c42      	adds	r2, r0, #1
 800deb4:	d101      	bne.n	800deba <__sflush_r+0x76>
 800deb6:	682b      	ldr	r3, [r5, #0]
 800deb8:	b903      	cbnz	r3, 800debc <__sflush_r+0x78>
 800deba:	6560      	str	r0, [r4, #84]	@ 0x54
 800debc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800debe:	602f      	str	r7, [r5, #0]
 800dec0:	b1b9      	cbz	r1, 800def2 <__sflush_r+0xae>
 800dec2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dec6:	4299      	cmp	r1, r3
 800dec8:	d002      	beq.n	800ded0 <__sflush_r+0x8c>
 800deca:	4628      	mov	r0, r5
 800decc:	f7fe fd62 	bl	800c994 <_free_r>
 800ded0:	2300      	movs	r3, #0
 800ded2:	6363      	str	r3, [r4, #52]	@ 0x34
 800ded4:	e00d      	b.n	800def2 <__sflush_r+0xae>
 800ded6:	2301      	movs	r3, #1
 800ded8:	4628      	mov	r0, r5
 800deda:	47b0      	blx	r6
 800dedc:	4602      	mov	r2, r0
 800dede:	1c50      	adds	r0, r2, #1
 800dee0:	d1c9      	bne.n	800de76 <__sflush_r+0x32>
 800dee2:	682b      	ldr	r3, [r5, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d0c6      	beq.n	800de76 <__sflush_r+0x32>
 800dee8:	2b1d      	cmp	r3, #29
 800deea:	d001      	beq.n	800def0 <__sflush_r+0xac>
 800deec:	2b16      	cmp	r3, #22
 800deee:	d11e      	bne.n	800df2e <__sflush_r+0xea>
 800def0:	602f      	str	r7, [r5, #0]
 800def2:	2000      	movs	r0, #0
 800def4:	e022      	b.n	800df3c <__sflush_r+0xf8>
 800def6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800defa:	b21b      	sxth	r3, r3
 800defc:	e01b      	b.n	800df36 <__sflush_r+0xf2>
 800defe:	690f      	ldr	r7, [r1, #16]
 800df00:	2f00      	cmp	r7, #0
 800df02:	d0f6      	beq.n	800def2 <__sflush_r+0xae>
 800df04:	0793      	lsls	r3, r2, #30
 800df06:	680e      	ldr	r6, [r1, #0]
 800df08:	bf08      	it	eq
 800df0a:	694b      	ldreq	r3, [r1, #20]
 800df0c:	600f      	str	r7, [r1, #0]
 800df0e:	bf18      	it	ne
 800df10:	2300      	movne	r3, #0
 800df12:	eba6 0807 	sub.w	r8, r6, r7
 800df16:	608b      	str	r3, [r1, #8]
 800df18:	f1b8 0f00 	cmp.w	r8, #0
 800df1c:	dde9      	ble.n	800def2 <__sflush_r+0xae>
 800df1e:	6a21      	ldr	r1, [r4, #32]
 800df20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df22:	4643      	mov	r3, r8
 800df24:	463a      	mov	r2, r7
 800df26:	4628      	mov	r0, r5
 800df28:	47b0      	blx	r6
 800df2a:	2800      	cmp	r0, #0
 800df2c:	dc08      	bgt.n	800df40 <__sflush_r+0xfc>
 800df2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df36:	81a3      	strh	r3, [r4, #12]
 800df38:	f04f 30ff 	mov.w	r0, #4294967295
 800df3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df40:	4407      	add	r7, r0
 800df42:	eba8 0800 	sub.w	r8, r8, r0
 800df46:	e7e7      	b.n	800df18 <__sflush_r+0xd4>
 800df48:	20400001 	.word	0x20400001

0800df4c <_fflush_r>:
 800df4c:	b538      	push	{r3, r4, r5, lr}
 800df4e:	690b      	ldr	r3, [r1, #16]
 800df50:	4605      	mov	r5, r0
 800df52:	460c      	mov	r4, r1
 800df54:	b913      	cbnz	r3, 800df5c <_fflush_r+0x10>
 800df56:	2500      	movs	r5, #0
 800df58:	4628      	mov	r0, r5
 800df5a:	bd38      	pop	{r3, r4, r5, pc}
 800df5c:	b118      	cbz	r0, 800df66 <_fflush_r+0x1a>
 800df5e:	6a03      	ldr	r3, [r0, #32]
 800df60:	b90b      	cbnz	r3, 800df66 <_fflush_r+0x1a>
 800df62:	f7fd fdeb 	bl	800bb3c <__sinit>
 800df66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d0f3      	beq.n	800df56 <_fflush_r+0xa>
 800df6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df70:	07d0      	lsls	r0, r2, #31
 800df72:	d404      	bmi.n	800df7e <_fflush_r+0x32>
 800df74:	0599      	lsls	r1, r3, #22
 800df76:	d402      	bmi.n	800df7e <_fflush_r+0x32>
 800df78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df7a:	f7fd ff0a 	bl	800bd92 <__retarget_lock_acquire_recursive>
 800df7e:	4628      	mov	r0, r5
 800df80:	4621      	mov	r1, r4
 800df82:	f7ff ff5f 	bl	800de44 <__sflush_r>
 800df86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df88:	07da      	lsls	r2, r3, #31
 800df8a:	4605      	mov	r5, r0
 800df8c:	d4e4      	bmi.n	800df58 <_fflush_r+0xc>
 800df8e:	89a3      	ldrh	r3, [r4, #12]
 800df90:	059b      	lsls	r3, r3, #22
 800df92:	d4e1      	bmi.n	800df58 <_fflush_r+0xc>
 800df94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df96:	f7fd fefd 	bl	800bd94 <__retarget_lock_release_recursive>
 800df9a:	e7dd      	b.n	800df58 <_fflush_r+0xc>

0800df9c <memmove>:
 800df9c:	4288      	cmp	r0, r1
 800df9e:	b510      	push	{r4, lr}
 800dfa0:	eb01 0402 	add.w	r4, r1, r2
 800dfa4:	d902      	bls.n	800dfac <memmove+0x10>
 800dfa6:	4284      	cmp	r4, r0
 800dfa8:	4623      	mov	r3, r4
 800dfaa:	d807      	bhi.n	800dfbc <memmove+0x20>
 800dfac:	1e43      	subs	r3, r0, #1
 800dfae:	42a1      	cmp	r1, r4
 800dfb0:	d008      	beq.n	800dfc4 <memmove+0x28>
 800dfb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dfba:	e7f8      	b.n	800dfae <memmove+0x12>
 800dfbc:	4402      	add	r2, r0
 800dfbe:	4601      	mov	r1, r0
 800dfc0:	428a      	cmp	r2, r1
 800dfc2:	d100      	bne.n	800dfc6 <memmove+0x2a>
 800dfc4:	bd10      	pop	{r4, pc}
 800dfc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dfca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dfce:	e7f7      	b.n	800dfc0 <memmove+0x24>

0800dfd0 <_sbrk_r>:
 800dfd0:	b538      	push	{r3, r4, r5, lr}
 800dfd2:	4d06      	ldr	r5, [pc, #24]	@ (800dfec <_sbrk_r+0x1c>)
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	4608      	mov	r0, r1
 800dfda:	602b      	str	r3, [r5, #0]
 800dfdc:	f7f4 ffee 	bl	8002fbc <_sbrk>
 800dfe0:	1c43      	adds	r3, r0, #1
 800dfe2:	d102      	bne.n	800dfea <_sbrk_r+0x1a>
 800dfe4:	682b      	ldr	r3, [r5, #0]
 800dfe6:	b103      	cbz	r3, 800dfea <_sbrk_r+0x1a>
 800dfe8:	6023      	str	r3, [r4, #0]
 800dfea:	bd38      	pop	{r3, r4, r5, pc}
 800dfec:	20000cb8 	.word	0x20000cb8

0800dff0 <__assert_func>:
 800dff0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dff2:	4614      	mov	r4, r2
 800dff4:	461a      	mov	r2, r3
 800dff6:	4b09      	ldr	r3, [pc, #36]	@ (800e01c <__assert_func+0x2c>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	4605      	mov	r5, r0
 800dffc:	68d8      	ldr	r0, [r3, #12]
 800dffe:	b14c      	cbz	r4, 800e014 <__assert_func+0x24>
 800e000:	4b07      	ldr	r3, [pc, #28]	@ (800e020 <__assert_func+0x30>)
 800e002:	9100      	str	r1, [sp, #0]
 800e004:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e008:	4906      	ldr	r1, [pc, #24]	@ (800e024 <__assert_func+0x34>)
 800e00a:	462b      	mov	r3, r5
 800e00c:	f000 f850 	bl	800e0b0 <fiprintf>
 800e010:	f000 f860 	bl	800e0d4 <abort>
 800e014:	4b04      	ldr	r3, [pc, #16]	@ (800e028 <__assert_func+0x38>)
 800e016:	461c      	mov	r4, r3
 800e018:	e7f3      	b.n	800e002 <__assert_func+0x12>
 800e01a:	bf00      	nop
 800e01c:	200001e0 	.word	0x200001e0
 800e020:	0800e889 	.word	0x0800e889
 800e024:	0800e896 	.word	0x0800e896
 800e028:	0800e8c4 	.word	0x0800e8c4

0800e02c <_calloc_r>:
 800e02c:	b570      	push	{r4, r5, r6, lr}
 800e02e:	fba1 5402 	umull	r5, r4, r1, r2
 800e032:	b934      	cbnz	r4, 800e042 <_calloc_r+0x16>
 800e034:	4629      	mov	r1, r5
 800e036:	f7ff f85b 	bl	800d0f0 <_malloc_r>
 800e03a:	4606      	mov	r6, r0
 800e03c:	b928      	cbnz	r0, 800e04a <_calloc_r+0x1e>
 800e03e:	4630      	mov	r0, r6
 800e040:	bd70      	pop	{r4, r5, r6, pc}
 800e042:	220c      	movs	r2, #12
 800e044:	6002      	str	r2, [r0, #0]
 800e046:	2600      	movs	r6, #0
 800e048:	e7f9      	b.n	800e03e <_calloc_r+0x12>
 800e04a:	462a      	mov	r2, r5
 800e04c:	4621      	mov	r1, r4
 800e04e:	f7fd fe10 	bl	800bc72 <memset>
 800e052:	e7f4      	b.n	800e03e <_calloc_r+0x12>

0800e054 <_realloc_r>:
 800e054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e058:	4607      	mov	r7, r0
 800e05a:	4614      	mov	r4, r2
 800e05c:	460d      	mov	r5, r1
 800e05e:	b921      	cbnz	r1, 800e06a <_realloc_r+0x16>
 800e060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e064:	4611      	mov	r1, r2
 800e066:	f7ff b843 	b.w	800d0f0 <_malloc_r>
 800e06a:	b92a      	cbnz	r2, 800e078 <_realloc_r+0x24>
 800e06c:	f7fe fc92 	bl	800c994 <_free_r>
 800e070:	4625      	mov	r5, r4
 800e072:	4628      	mov	r0, r5
 800e074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e078:	f000 f833 	bl	800e0e2 <_malloc_usable_size_r>
 800e07c:	4284      	cmp	r4, r0
 800e07e:	4606      	mov	r6, r0
 800e080:	d802      	bhi.n	800e088 <_realloc_r+0x34>
 800e082:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e086:	d8f4      	bhi.n	800e072 <_realloc_r+0x1e>
 800e088:	4621      	mov	r1, r4
 800e08a:	4638      	mov	r0, r7
 800e08c:	f7ff f830 	bl	800d0f0 <_malloc_r>
 800e090:	4680      	mov	r8, r0
 800e092:	b908      	cbnz	r0, 800e098 <_realloc_r+0x44>
 800e094:	4645      	mov	r5, r8
 800e096:	e7ec      	b.n	800e072 <_realloc_r+0x1e>
 800e098:	42b4      	cmp	r4, r6
 800e09a:	4622      	mov	r2, r4
 800e09c:	4629      	mov	r1, r5
 800e09e:	bf28      	it	cs
 800e0a0:	4632      	movcs	r2, r6
 800e0a2:	f7fd fe78 	bl	800bd96 <memcpy>
 800e0a6:	4629      	mov	r1, r5
 800e0a8:	4638      	mov	r0, r7
 800e0aa:	f7fe fc73 	bl	800c994 <_free_r>
 800e0ae:	e7f1      	b.n	800e094 <_realloc_r+0x40>

0800e0b0 <fiprintf>:
 800e0b0:	b40e      	push	{r1, r2, r3}
 800e0b2:	b503      	push	{r0, r1, lr}
 800e0b4:	4601      	mov	r1, r0
 800e0b6:	ab03      	add	r3, sp, #12
 800e0b8:	4805      	ldr	r0, [pc, #20]	@ (800e0d0 <fiprintf+0x20>)
 800e0ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0be:	6800      	ldr	r0, [r0, #0]
 800e0c0:	9301      	str	r3, [sp, #4]
 800e0c2:	f000 f83f 	bl	800e144 <_vfiprintf_r>
 800e0c6:	b002      	add	sp, #8
 800e0c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0cc:	b003      	add	sp, #12
 800e0ce:	4770      	bx	lr
 800e0d0:	200001e0 	.word	0x200001e0

0800e0d4 <abort>:
 800e0d4:	b508      	push	{r3, lr}
 800e0d6:	2006      	movs	r0, #6
 800e0d8:	f000 fa08 	bl	800e4ec <raise>
 800e0dc:	2001      	movs	r0, #1
 800e0de:	f7f4 fef5 	bl	8002ecc <_exit>

0800e0e2 <_malloc_usable_size_r>:
 800e0e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0e6:	1f18      	subs	r0, r3, #4
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	bfbc      	itt	lt
 800e0ec:	580b      	ldrlt	r3, [r1, r0]
 800e0ee:	18c0      	addlt	r0, r0, r3
 800e0f0:	4770      	bx	lr

0800e0f2 <__sfputc_r>:
 800e0f2:	6893      	ldr	r3, [r2, #8]
 800e0f4:	3b01      	subs	r3, #1
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	b410      	push	{r4}
 800e0fa:	6093      	str	r3, [r2, #8]
 800e0fc:	da08      	bge.n	800e110 <__sfputc_r+0x1e>
 800e0fe:	6994      	ldr	r4, [r2, #24]
 800e100:	42a3      	cmp	r3, r4
 800e102:	db01      	blt.n	800e108 <__sfputc_r+0x16>
 800e104:	290a      	cmp	r1, #10
 800e106:	d103      	bne.n	800e110 <__sfputc_r+0x1e>
 800e108:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e10c:	f000 b932 	b.w	800e374 <__swbuf_r>
 800e110:	6813      	ldr	r3, [r2, #0]
 800e112:	1c58      	adds	r0, r3, #1
 800e114:	6010      	str	r0, [r2, #0]
 800e116:	7019      	strb	r1, [r3, #0]
 800e118:	4608      	mov	r0, r1
 800e11a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <__sfputs_r>:
 800e120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e122:	4606      	mov	r6, r0
 800e124:	460f      	mov	r7, r1
 800e126:	4614      	mov	r4, r2
 800e128:	18d5      	adds	r5, r2, r3
 800e12a:	42ac      	cmp	r4, r5
 800e12c:	d101      	bne.n	800e132 <__sfputs_r+0x12>
 800e12e:	2000      	movs	r0, #0
 800e130:	e007      	b.n	800e142 <__sfputs_r+0x22>
 800e132:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e136:	463a      	mov	r2, r7
 800e138:	4630      	mov	r0, r6
 800e13a:	f7ff ffda 	bl	800e0f2 <__sfputc_r>
 800e13e:	1c43      	adds	r3, r0, #1
 800e140:	d1f3      	bne.n	800e12a <__sfputs_r+0xa>
 800e142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e144 <_vfiprintf_r>:
 800e144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e148:	460d      	mov	r5, r1
 800e14a:	b09d      	sub	sp, #116	@ 0x74
 800e14c:	4614      	mov	r4, r2
 800e14e:	4698      	mov	r8, r3
 800e150:	4606      	mov	r6, r0
 800e152:	b118      	cbz	r0, 800e15c <_vfiprintf_r+0x18>
 800e154:	6a03      	ldr	r3, [r0, #32]
 800e156:	b90b      	cbnz	r3, 800e15c <_vfiprintf_r+0x18>
 800e158:	f7fd fcf0 	bl	800bb3c <__sinit>
 800e15c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e15e:	07d9      	lsls	r1, r3, #31
 800e160:	d405      	bmi.n	800e16e <_vfiprintf_r+0x2a>
 800e162:	89ab      	ldrh	r3, [r5, #12]
 800e164:	059a      	lsls	r2, r3, #22
 800e166:	d402      	bmi.n	800e16e <_vfiprintf_r+0x2a>
 800e168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e16a:	f7fd fe12 	bl	800bd92 <__retarget_lock_acquire_recursive>
 800e16e:	89ab      	ldrh	r3, [r5, #12]
 800e170:	071b      	lsls	r3, r3, #28
 800e172:	d501      	bpl.n	800e178 <_vfiprintf_r+0x34>
 800e174:	692b      	ldr	r3, [r5, #16]
 800e176:	b99b      	cbnz	r3, 800e1a0 <_vfiprintf_r+0x5c>
 800e178:	4629      	mov	r1, r5
 800e17a:	4630      	mov	r0, r6
 800e17c:	f000 f938 	bl	800e3f0 <__swsetup_r>
 800e180:	b170      	cbz	r0, 800e1a0 <_vfiprintf_r+0x5c>
 800e182:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e184:	07dc      	lsls	r4, r3, #31
 800e186:	d504      	bpl.n	800e192 <_vfiprintf_r+0x4e>
 800e188:	f04f 30ff 	mov.w	r0, #4294967295
 800e18c:	b01d      	add	sp, #116	@ 0x74
 800e18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e192:	89ab      	ldrh	r3, [r5, #12]
 800e194:	0598      	lsls	r0, r3, #22
 800e196:	d4f7      	bmi.n	800e188 <_vfiprintf_r+0x44>
 800e198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e19a:	f7fd fdfb 	bl	800bd94 <__retarget_lock_release_recursive>
 800e19e:	e7f3      	b.n	800e188 <_vfiprintf_r+0x44>
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1a4:	2320      	movs	r3, #32
 800e1a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1ae:	2330      	movs	r3, #48	@ 0x30
 800e1b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e360 <_vfiprintf_r+0x21c>
 800e1b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1b8:	f04f 0901 	mov.w	r9, #1
 800e1bc:	4623      	mov	r3, r4
 800e1be:	469a      	mov	sl, r3
 800e1c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1c4:	b10a      	cbz	r2, 800e1ca <_vfiprintf_r+0x86>
 800e1c6:	2a25      	cmp	r2, #37	@ 0x25
 800e1c8:	d1f9      	bne.n	800e1be <_vfiprintf_r+0x7a>
 800e1ca:	ebba 0b04 	subs.w	fp, sl, r4
 800e1ce:	d00b      	beq.n	800e1e8 <_vfiprintf_r+0xa4>
 800e1d0:	465b      	mov	r3, fp
 800e1d2:	4622      	mov	r2, r4
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	4630      	mov	r0, r6
 800e1d8:	f7ff ffa2 	bl	800e120 <__sfputs_r>
 800e1dc:	3001      	adds	r0, #1
 800e1de:	f000 80a7 	beq.w	800e330 <_vfiprintf_r+0x1ec>
 800e1e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1e4:	445a      	add	r2, fp
 800e1e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1e8:	f89a 3000 	ldrb.w	r3, [sl]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	f000 809f 	beq.w	800e330 <_vfiprintf_r+0x1ec>
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e1f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1fc:	f10a 0a01 	add.w	sl, sl, #1
 800e200:	9304      	str	r3, [sp, #16]
 800e202:	9307      	str	r3, [sp, #28]
 800e204:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e208:	931a      	str	r3, [sp, #104]	@ 0x68
 800e20a:	4654      	mov	r4, sl
 800e20c:	2205      	movs	r2, #5
 800e20e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e212:	4853      	ldr	r0, [pc, #332]	@ (800e360 <_vfiprintf_r+0x21c>)
 800e214:	f7f2 f814 	bl	8000240 <memchr>
 800e218:	9a04      	ldr	r2, [sp, #16]
 800e21a:	b9d8      	cbnz	r0, 800e254 <_vfiprintf_r+0x110>
 800e21c:	06d1      	lsls	r1, r2, #27
 800e21e:	bf44      	itt	mi
 800e220:	2320      	movmi	r3, #32
 800e222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e226:	0713      	lsls	r3, r2, #28
 800e228:	bf44      	itt	mi
 800e22a:	232b      	movmi	r3, #43	@ 0x2b
 800e22c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e230:	f89a 3000 	ldrb.w	r3, [sl]
 800e234:	2b2a      	cmp	r3, #42	@ 0x2a
 800e236:	d015      	beq.n	800e264 <_vfiprintf_r+0x120>
 800e238:	9a07      	ldr	r2, [sp, #28]
 800e23a:	4654      	mov	r4, sl
 800e23c:	2000      	movs	r0, #0
 800e23e:	f04f 0c0a 	mov.w	ip, #10
 800e242:	4621      	mov	r1, r4
 800e244:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e248:	3b30      	subs	r3, #48	@ 0x30
 800e24a:	2b09      	cmp	r3, #9
 800e24c:	d94b      	bls.n	800e2e6 <_vfiprintf_r+0x1a2>
 800e24e:	b1b0      	cbz	r0, 800e27e <_vfiprintf_r+0x13a>
 800e250:	9207      	str	r2, [sp, #28]
 800e252:	e014      	b.n	800e27e <_vfiprintf_r+0x13a>
 800e254:	eba0 0308 	sub.w	r3, r0, r8
 800e258:	fa09 f303 	lsl.w	r3, r9, r3
 800e25c:	4313      	orrs	r3, r2
 800e25e:	9304      	str	r3, [sp, #16]
 800e260:	46a2      	mov	sl, r4
 800e262:	e7d2      	b.n	800e20a <_vfiprintf_r+0xc6>
 800e264:	9b03      	ldr	r3, [sp, #12]
 800e266:	1d19      	adds	r1, r3, #4
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	9103      	str	r1, [sp, #12]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	bfbb      	ittet	lt
 800e270:	425b      	neglt	r3, r3
 800e272:	f042 0202 	orrlt.w	r2, r2, #2
 800e276:	9307      	strge	r3, [sp, #28]
 800e278:	9307      	strlt	r3, [sp, #28]
 800e27a:	bfb8      	it	lt
 800e27c:	9204      	strlt	r2, [sp, #16]
 800e27e:	7823      	ldrb	r3, [r4, #0]
 800e280:	2b2e      	cmp	r3, #46	@ 0x2e
 800e282:	d10a      	bne.n	800e29a <_vfiprintf_r+0x156>
 800e284:	7863      	ldrb	r3, [r4, #1]
 800e286:	2b2a      	cmp	r3, #42	@ 0x2a
 800e288:	d132      	bne.n	800e2f0 <_vfiprintf_r+0x1ac>
 800e28a:	9b03      	ldr	r3, [sp, #12]
 800e28c:	1d1a      	adds	r2, r3, #4
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	9203      	str	r2, [sp, #12]
 800e292:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e296:	3402      	adds	r4, #2
 800e298:	9305      	str	r3, [sp, #20]
 800e29a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e370 <_vfiprintf_r+0x22c>
 800e29e:	7821      	ldrb	r1, [r4, #0]
 800e2a0:	2203      	movs	r2, #3
 800e2a2:	4650      	mov	r0, sl
 800e2a4:	f7f1 ffcc 	bl	8000240 <memchr>
 800e2a8:	b138      	cbz	r0, 800e2ba <_vfiprintf_r+0x176>
 800e2aa:	9b04      	ldr	r3, [sp, #16]
 800e2ac:	eba0 000a 	sub.w	r0, r0, sl
 800e2b0:	2240      	movs	r2, #64	@ 0x40
 800e2b2:	4082      	lsls	r2, r0
 800e2b4:	4313      	orrs	r3, r2
 800e2b6:	3401      	adds	r4, #1
 800e2b8:	9304      	str	r3, [sp, #16]
 800e2ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2be:	4829      	ldr	r0, [pc, #164]	@ (800e364 <_vfiprintf_r+0x220>)
 800e2c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2c4:	2206      	movs	r2, #6
 800e2c6:	f7f1 ffbb 	bl	8000240 <memchr>
 800e2ca:	2800      	cmp	r0, #0
 800e2cc:	d03f      	beq.n	800e34e <_vfiprintf_r+0x20a>
 800e2ce:	4b26      	ldr	r3, [pc, #152]	@ (800e368 <_vfiprintf_r+0x224>)
 800e2d0:	bb1b      	cbnz	r3, 800e31a <_vfiprintf_r+0x1d6>
 800e2d2:	9b03      	ldr	r3, [sp, #12]
 800e2d4:	3307      	adds	r3, #7
 800e2d6:	f023 0307 	bic.w	r3, r3, #7
 800e2da:	3308      	adds	r3, #8
 800e2dc:	9303      	str	r3, [sp, #12]
 800e2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2e0:	443b      	add	r3, r7
 800e2e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2e4:	e76a      	b.n	800e1bc <_vfiprintf_r+0x78>
 800e2e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2ea:	460c      	mov	r4, r1
 800e2ec:	2001      	movs	r0, #1
 800e2ee:	e7a8      	b.n	800e242 <_vfiprintf_r+0xfe>
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	3401      	adds	r4, #1
 800e2f4:	9305      	str	r3, [sp, #20]
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	f04f 0c0a 	mov.w	ip, #10
 800e2fc:	4620      	mov	r0, r4
 800e2fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e302:	3a30      	subs	r2, #48	@ 0x30
 800e304:	2a09      	cmp	r2, #9
 800e306:	d903      	bls.n	800e310 <_vfiprintf_r+0x1cc>
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d0c6      	beq.n	800e29a <_vfiprintf_r+0x156>
 800e30c:	9105      	str	r1, [sp, #20]
 800e30e:	e7c4      	b.n	800e29a <_vfiprintf_r+0x156>
 800e310:	fb0c 2101 	mla	r1, ip, r1, r2
 800e314:	4604      	mov	r4, r0
 800e316:	2301      	movs	r3, #1
 800e318:	e7f0      	b.n	800e2fc <_vfiprintf_r+0x1b8>
 800e31a:	ab03      	add	r3, sp, #12
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	462a      	mov	r2, r5
 800e320:	4b12      	ldr	r3, [pc, #72]	@ (800e36c <_vfiprintf_r+0x228>)
 800e322:	a904      	add	r1, sp, #16
 800e324:	4630      	mov	r0, r6
 800e326:	f7fc ffd7 	bl	800b2d8 <_printf_float>
 800e32a:	4607      	mov	r7, r0
 800e32c:	1c78      	adds	r0, r7, #1
 800e32e:	d1d6      	bne.n	800e2de <_vfiprintf_r+0x19a>
 800e330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e332:	07d9      	lsls	r1, r3, #31
 800e334:	d405      	bmi.n	800e342 <_vfiprintf_r+0x1fe>
 800e336:	89ab      	ldrh	r3, [r5, #12]
 800e338:	059a      	lsls	r2, r3, #22
 800e33a:	d402      	bmi.n	800e342 <_vfiprintf_r+0x1fe>
 800e33c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e33e:	f7fd fd29 	bl	800bd94 <__retarget_lock_release_recursive>
 800e342:	89ab      	ldrh	r3, [r5, #12]
 800e344:	065b      	lsls	r3, r3, #25
 800e346:	f53f af1f 	bmi.w	800e188 <_vfiprintf_r+0x44>
 800e34a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e34c:	e71e      	b.n	800e18c <_vfiprintf_r+0x48>
 800e34e:	ab03      	add	r3, sp, #12
 800e350:	9300      	str	r3, [sp, #0]
 800e352:	462a      	mov	r2, r5
 800e354:	4b05      	ldr	r3, [pc, #20]	@ (800e36c <_vfiprintf_r+0x228>)
 800e356:	a904      	add	r1, sp, #16
 800e358:	4630      	mov	r0, r6
 800e35a:	f7fd fa45 	bl	800b7e8 <_printf_i>
 800e35e:	e7e4      	b.n	800e32a <_vfiprintf_r+0x1e6>
 800e360:	0800e878 	.word	0x0800e878
 800e364:	0800e882 	.word	0x0800e882
 800e368:	0800b2d9 	.word	0x0800b2d9
 800e36c:	0800e121 	.word	0x0800e121
 800e370:	0800e87e 	.word	0x0800e87e

0800e374 <__swbuf_r>:
 800e374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e376:	460e      	mov	r6, r1
 800e378:	4614      	mov	r4, r2
 800e37a:	4605      	mov	r5, r0
 800e37c:	b118      	cbz	r0, 800e386 <__swbuf_r+0x12>
 800e37e:	6a03      	ldr	r3, [r0, #32]
 800e380:	b90b      	cbnz	r3, 800e386 <__swbuf_r+0x12>
 800e382:	f7fd fbdb 	bl	800bb3c <__sinit>
 800e386:	69a3      	ldr	r3, [r4, #24]
 800e388:	60a3      	str	r3, [r4, #8]
 800e38a:	89a3      	ldrh	r3, [r4, #12]
 800e38c:	071a      	lsls	r2, r3, #28
 800e38e:	d501      	bpl.n	800e394 <__swbuf_r+0x20>
 800e390:	6923      	ldr	r3, [r4, #16]
 800e392:	b943      	cbnz	r3, 800e3a6 <__swbuf_r+0x32>
 800e394:	4621      	mov	r1, r4
 800e396:	4628      	mov	r0, r5
 800e398:	f000 f82a 	bl	800e3f0 <__swsetup_r>
 800e39c:	b118      	cbz	r0, 800e3a6 <__swbuf_r+0x32>
 800e39e:	f04f 37ff 	mov.w	r7, #4294967295
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3a6:	6823      	ldr	r3, [r4, #0]
 800e3a8:	6922      	ldr	r2, [r4, #16]
 800e3aa:	1a98      	subs	r0, r3, r2
 800e3ac:	6963      	ldr	r3, [r4, #20]
 800e3ae:	b2f6      	uxtb	r6, r6
 800e3b0:	4283      	cmp	r3, r0
 800e3b2:	4637      	mov	r7, r6
 800e3b4:	dc05      	bgt.n	800e3c2 <__swbuf_r+0x4e>
 800e3b6:	4621      	mov	r1, r4
 800e3b8:	4628      	mov	r0, r5
 800e3ba:	f7ff fdc7 	bl	800df4c <_fflush_r>
 800e3be:	2800      	cmp	r0, #0
 800e3c0:	d1ed      	bne.n	800e39e <__swbuf_r+0x2a>
 800e3c2:	68a3      	ldr	r3, [r4, #8]
 800e3c4:	3b01      	subs	r3, #1
 800e3c6:	60a3      	str	r3, [r4, #8]
 800e3c8:	6823      	ldr	r3, [r4, #0]
 800e3ca:	1c5a      	adds	r2, r3, #1
 800e3cc:	6022      	str	r2, [r4, #0]
 800e3ce:	701e      	strb	r6, [r3, #0]
 800e3d0:	6962      	ldr	r2, [r4, #20]
 800e3d2:	1c43      	adds	r3, r0, #1
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d004      	beq.n	800e3e2 <__swbuf_r+0x6e>
 800e3d8:	89a3      	ldrh	r3, [r4, #12]
 800e3da:	07db      	lsls	r3, r3, #31
 800e3dc:	d5e1      	bpl.n	800e3a2 <__swbuf_r+0x2e>
 800e3de:	2e0a      	cmp	r6, #10
 800e3e0:	d1df      	bne.n	800e3a2 <__swbuf_r+0x2e>
 800e3e2:	4621      	mov	r1, r4
 800e3e4:	4628      	mov	r0, r5
 800e3e6:	f7ff fdb1 	bl	800df4c <_fflush_r>
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	d0d9      	beq.n	800e3a2 <__swbuf_r+0x2e>
 800e3ee:	e7d6      	b.n	800e39e <__swbuf_r+0x2a>

0800e3f0 <__swsetup_r>:
 800e3f0:	b538      	push	{r3, r4, r5, lr}
 800e3f2:	4b29      	ldr	r3, [pc, #164]	@ (800e498 <__swsetup_r+0xa8>)
 800e3f4:	4605      	mov	r5, r0
 800e3f6:	6818      	ldr	r0, [r3, #0]
 800e3f8:	460c      	mov	r4, r1
 800e3fa:	b118      	cbz	r0, 800e404 <__swsetup_r+0x14>
 800e3fc:	6a03      	ldr	r3, [r0, #32]
 800e3fe:	b90b      	cbnz	r3, 800e404 <__swsetup_r+0x14>
 800e400:	f7fd fb9c 	bl	800bb3c <__sinit>
 800e404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e408:	0719      	lsls	r1, r3, #28
 800e40a:	d422      	bmi.n	800e452 <__swsetup_r+0x62>
 800e40c:	06da      	lsls	r2, r3, #27
 800e40e:	d407      	bmi.n	800e420 <__swsetup_r+0x30>
 800e410:	2209      	movs	r2, #9
 800e412:	602a      	str	r2, [r5, #0]
 800e414:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e418:	81a3      	strh	r3, [r4, #12]
 800e41a:	f04f 30ff 	mov.w	r0, #4294967295
 800e41e:	e033      	b.n	800e488 <__swsetup_r+0x98>
 800e420:	0758      	lsls	r0, r3, #29
 800e422:	d512      	bpl.n	800e44a <__swsetup_r+0x5a>
 800e424:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e426:	b141      	cbz	r1, 800e43a <__swsetup_r+0x4a>
 800e428:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e42c:	4299      	cmp	r1, r3
 800e42e:	d002      	beq.n	800e436 <__swsetup_r+0x46>
 800e430:	4628      	mov	r0, r5
 800e432:	f7fe faaf 	bl	800c994 <_free_r>
 800e436:	2300      	movs	r3, #0
 800e438:	6363      	str	r3, [r4, #52]	@ 0x34
 800e43a:	89a3      	ldrh	r3, [r4, #12]
 800e43c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e440:	81a3      	strh	r3, [r4, #12]
 800e442:	2300      	movs	r3, #0
 800e444:	6063      	str	r3, [r4, #4]
 800e446:	6923      	ldr	r3, [r4, #16]
 800e448:	6023      	str	r3, [r4, #0]
 800e44a:	89a3      	ldrh	r3, [r4, #12]
 800e44c:	f043 0308 	orr.w	r3, r3, #8
 800e450:	81a3      	strh	r3, [r4, #12]
 800e452:	6923      	ldr	r3, [r4, #16]
 800e454:	b94b      	cbnz	r3, 800e46a <__swsetup_r+0x7a>
 800e456:	89a3      	ldrh	r3, [r4, #12]
 800e458:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e45c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e460:	d003      	beq.n	800e46a <__swsetup_r+0x7a>
 800e462:	4621      	mov	r1, r4
 800e464:	4628      	mov	r0, r5
 800e466:	f000 f883 	bl	800e570 <__smakebuf_r>
 800e46a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e46e:	f013 0201 	ands.w	r2, r3, #1
 800e472:	d00a      	beq.n	800e48a <__swsetup_r+0x9a>
 800e474:	2200      	movs	r2, #0
 800e476:	60a2      	str	r2, [r4, #8]
 800e478:	6962      	ldr	r2, [r4, #20]
 800e47a:	4252      	negs	r2, r2
 800e47c:	61a2      	str	r2, [r4, #24]
 800e47e:	6922      	ldr	r2, [r4, #16]
 800e480:	b942      	cbnz	r2, 800e494 <__swsetup_r+0xa4>
 800e482:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e486:	d1c5      	bne.n	800e414 <__swsetup_r+0x24>
 800e488:	bd38      	pop	{r3, r4, r5, pc}
 800e48a:	0799      	lsls	r1, r3, #30
 800e48c:	bf58      	it	pl
 800e48e:	6962      	ldrpl	r2, [r4, #20]
 800e490:	60a2      	str	r2, [r4, #8]
 800e492:	e7f4      	b.n	800e47e <__swsetup_r+0x8e>
 800e494:	2000      	movs	r0, #0
 800e496:	e7f7      	b.n	800e488 <__swsetup_r+0x98>
 800e498:	200001e0 	.word	0x200001e0

0800e49c <_raise_r>:
 800e49c:	291f      	cmp	r1, #31
 800e49e:	b538      	push	{r3, r4, r5, lr}
 800e4a0:	4605      	mov	r5, r0
 800e4a2:	460c      	mov	r4, r1
 800e4a4:	d904      	bls.n	800e4b0 <_raise_r+0x14>
 800e4a6:	2316      	movs	r3, #22
 800e4a8:	6003      	str	r3, [r0, #0]
 800e4aa:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ae:	bd38      	pop	{r3, r4, r5, pc}
 800e4b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4b2:	b112      	cbz	r2, 800e4ba <_raise_r+0x1e>
 800e4b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4b8:	b94b      	cbnz	r3, 800e4ce <_raise_r+0x32>
 800e4ba:	4628      	mov	r0, r5
 800e4bc:	f000 f830 	bl	800e520 <_getpid_r>
 800e4c0:	4622      	mov	r2, r4
 800e4c2:	4601      	mov	r1, r0
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4ca:	f000 b817 	b.w	800e4fc <_kill_r>
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	d00a      	beq.n	800e4e8 <_raise_r+0x4c>
 800e4d2:	1c59      	adds	r1, r3, #1
 800e4d4:	d103      	bne.n	800e4de <_raise_r+0x42>
 800e4d6:	2316      	movs	r3, #22
 800e4d8:	6003      	str	r3, [r0, #0]
 800e4da:	2001      	movs	r0, #1
 800e4dc:	e7e7      	b.n	800e4ae <_raise_r+0x12>
 800e4de:	2100      	movs	r1, #0
 800e4e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	4798      	blx	r3
 800e4e8:	2000      	movs	r0, #0
 800e4ea:	e7e0      	b.n	800e4ae <_raise_r+0x12>

0800e4ec <raise>:
 800e4ec:	4b02      	ldr	r3, [pc, #8]	@ (800e4f8 <raise+0xc>)
 800e4ee:	4601      	mov	r1, r0
 800e4f0:	6818      	ldr	r0, [r3, #0]
 800e4f2:	f7ff bfd3 	b.w	800e49c <_raise_r>
 800e4f6:	bf00      	nop
 800e4f8:	200001e0 	.word	0x200001e0

0800e4fc <_kill_r>:
 800e4fc:	b538      	push	{r3, r4, r5, lr}
 800e4fe:	4d07      	ldr	r5, [pc, #28]	@ (800e51c <_kill_r+0x20>)
 800e500:	2300      	movs	r3, #0
 800e502:	4604      	mov	r4, r0
 800e504:	4608      	mov	r0, r1
 800e506:	4611      	mov	r1, r2
 800e508:	602b      	str	r3, [r5, #0]
 800e50a:	f7f4 fccf 	bl	8002eac <_kill>
 800e50e:	1c43      	adds	r3, r0, #1
 800e510:	d102      	bne.n	800e518 <_kill_r+0x1c>
 800e512:	682b      	ldr	r3, [r5, #0]
 800e514:	b103      	cbz	r3, 800e518 <_kill_r+0x1c>
 800e516:	6023      	str	r3, [r4, #0]
 800e518:	bd38      	pop	{r3, r4, r5, pc}
 800e51a:	bf00      	nop
 800e51c:	20000cb8 	.word	0x20000cb8

0800e520 <_getpid_r>:
 800e520:	f7f4 bcbc 	b.w	8002e9c <_getpid>

0800e524 <__swhatbuf_r>:
 800e524:	b570      	push	{r4, r5, r6, lr}
 800e526:	460c      	mov	r4, r1
 800e528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e52c:	2900      	cmp	r1, #0
 800e52e:	b096      	sub	sp, #88	@ 0x58
 800e530:	4615      	mov	r5, r2
 800e532:	461e      	mov	r6, r3
 800e534:	da0d      	bge.n	800e552 <__swhatbuf_r+0x2e>
 800e536:	89a3      	ldrh	r3, [r4, #12]
 800e538:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e53c:	f04f 0100 	mov.w	r1, #0
 800e540:	bf14      	ite	ne
 800e542:	2340      	movne	r3, #64	@ 0x40
 800e544:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e548:	2000      	movs	r0, #0
 800e54a:	6031      	str	r1, [r6, #0]
 800e54c:	602b      	str	r3, [r5, #0]
 800e54e:	b016      	add	sp, #88	@ 0x58
 800e550:	bd70      	pop	{r4, r5, r6, pc}
 800e552:	466a      	mov	r2, sp
 800e554:	f000 f848 	bl	800e5e8 <_fstat_r>
 800e558:	2800      	cmp	r0, #0
 800e55a:	dbec      	blt.n	800e536 <__swhatbuf_r+0x12>
 800e55c:	9901      	ldr	r1, [sp, #4]
 800e55e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e562:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e566:	4259      	negs	r1, r3
 800e568:	4159      	adcs	r1, r3
 800e56a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e56e:	e7eb      	b.n	800e548 <__swhatbuf_r+0x24>

0800e570 <__smakebuf_r>:
 800e570:	898b      	ldrh	r3, [r1, #12]
 800e572:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e574:	079d      	lsls	r5, r3, #30
 800e576:	4606      	mov	r6, r0
 800e578:	460c      	mov	r4, r1
 800e57a:	d507      	bpl.n	800e58c <__smakebuf_r+0x1c>
 800e57c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e580:	6023      	str	r3, [r4, #0]
 800e582:	6123      	str	r3, [r4, #16]
 800e584:	2301      	movs	r3, #1
 800e586:	6163      	str	r3, [r4, #20]
 800e588:	b003      	add	sp, #12
 800e58a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e58c:	ab01      	add	r3, sp, #4
 800e58e:	466a      	mov	r2, sp
 800e590:	f7ff ffc8 	bl	800e524 <__swhatbuf_r>
 800e594:	9f00      	ldr	r7, [sp, #0]
 800e596:	4605      	mov	r5, r0
 800e598:	4639      	mov	r1, r7
 800e59a:	4630      	mov	r0, r6
 800e59c:	f7fe fda8 	bl	800d0f0 <_malloc_r>
 800e5a0:	b948      	cbnz	r0, 800e5b6 <__smakebuf_r+0x46>
 800e5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5a6:	059a      	lsls	r2, r3, #22
 800e5a8:	d4ee      	bmi.n	800e588 <__smakebuf_r+0x18>
 800e5aa:	f023 0303 	bic.w	r3, r3, #3
 800e5ae:	f043 0302 	orr.w	r3, r3, #2
 800e5b2:	81a3      	strh	r3, [r4, #12]
 800e5b4:	e7e2      	b.n	800e57c <__smakebuf_r+0xc>
 800e5b6:	89a3      	ldrh	r3, [r4, #12]
 800e5b8:	6020      	str	r0, [r4, #0]
 800e5ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5be:	81a3      	strh	r3, [r4, #12]
 800e5c0:	9b01      	ldr	r3, [sp, #4]
 800e5c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e5c6:	b15b      	cbz	r3, 800e5e0 <__smakebuf_r+0x70>
 800e5c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f000 f81d 	bl	800e60c <_isatty_r>
 800e5d2:	b128      	cbz	r0, 800e5e0 <__smakebuf_r+0x70>
 800e5d4:	89a3      	ldrh	r3, [r4, #12]
 800e5d6:	f023 0303 	bic.w	r3, r3, #3
 800e5da:	f043 0301 	orr.w	r3, r3, #1
 800e5de:	81a3      	strh	r3, [r4, #12]
 800e5e0:	89a3      	ldrh	r3, [r4, #12]
 800e5e2:	431d      	orrs	r5, r3
 800e5e4:	81a5      	strh	r5, [r4, #12]
 800e5e6:	e7cf      	b.n	800e588 <__smakebuf_r+0x18>

0800e5e8 <_fstat_r>:
 800e5e8:	b538      	push	{r3, r4, r5, lr}
 800e5ea:	4d07      	ldr	r5, [pc, #28]	@ (800e608 <_fstat_r+0x20>)
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	4604      	mov	r4, r0
 800e5f0:	4608      	mov	r0, r1
 800e5f2:	4611      	mov	r1, r2
 800e5f4:	602b      	str	r3, [r5, #0]
 800e5f6:	f7f4 fcb9 	bl	8002f6c <_fstat>
 800e5fa:	1c43      	adds	r3, r0, #1
 800e5fc:	d102      	bne.n	800e604 <_fstat_r+0x1c>
 800e5fe:	682b      	ldr	r3, [r5, #0]
 800e600:	b103      	cbz	r3, 800e604 <_fstat_r+0x1c>
 800e602:	6023      	str	r3, [r4, #0]
 800e604:	bd38      	pop	{r3, r4, r5, pc}
 800e606:	bf00      	nop
 800e608:	20000cb8 	.word	0x20000cb8

0800e60c <_isatty_r>:
 800e60c:	b538      	push	{r3, r4, r5, lr}
 800e60e:	4d06      	ldr	r5, [pc, #24]	@ (800e628 <_isatty_r+0x1c>)
 800e610:	2300      	movs	r3, #0
 800e612:	4604      	mov	r4, r0
 800e614:	4608      	mov	r0, r1
 800e616:	602b      	str	r3, [r5, #0]
 800e618:	f7f4 fcb8 	bl	8002f8c <_isatty>
 800e61c:	1c43      	adds	r3, r0, #1
 800e61e:	d102      	bne.n	800e626 <_isatty_r+0x1a>
 800e620:	682b      	ldr	r3, [r5, #0]
 800e622:	b103      	cbz	r3, 800e626 <_isatty_r+0x1a>
 800e624:	6023      	str	r3, [r4, #0]
 800e626:	bd38      	pop	{r3, r4, r5, pc}
 800e628:	20000cb8 	.word	0x20000cb8

0800e62c <_init>:
 800e62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e62e:	bf00      	nop
 800e630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e632:	bc08      	pop	{r3}
 800e634:	469e      	mov	lr, r3
 800e636:	4770      	bx	lr

0800e638 <_fini>:
 800e638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e63a:	bf00      	nop
 800e63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e63e:	bc08      	pop	{r3}
 800e640:	469e      	mov	lr, r3
 800e642:	4770      	bx	lr
