$date
	Mon Sep 25 18:29:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_mux_2to1 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var wire 1 % n2 $end
$var wire 1 ! Y $end
$scope module U3 $end
$var wire 1 $ A $end
$var wire 1 & VGND $end
$var wire 1 ' VNB $end
$var wire 1 ( VPB $end
$var wire 1 ) VPWR $end
$var wire 1 % Y $end
$scope module base $end
$var wire 1 $ A $end
$var wire 1 * VGND $end
$var wire 1 + VNB $end
$var wire 1 , VPB $end
$var wire 1 - VPWR $end
$var wire 1 % Y $end
$var wire 1 . not0_out_Y $end
$upscope $end
$upscope $end
$scope module U4 $end
$var wire 1 % A1 $end
$var wire 1 " A2 $end
$var wire 1 $ B1 $end
$var wire 1 # B2 $end
$var wire 1 / VGND $end
$var wire 1 0 VNB $end
$var wire 1 1 VPB $end
$var wire 1 2 VPWR $end
$var wire 1 ! X $end
$scope module base $end
$var wire 1 % A1 $end
$var wire 1 " A2 $end
$var wire 1 $ B1 $end
$var wire 1 # B2 $end
$var wire 1 3 VGND $end
$var wire 1 4 VNB $end
$var wire 1 5 VPB $end
$var wire 1 6 VPWR $end
$var wire 1 ! X $end
$var wire 1 7 and0_out $end
$var wire 1 8 and1_out $end
$var wire 1 9 or0_out_X $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
07
16
15
04
03
12
11
00
0/
1.
1-
1,
0+
0*
1)
1(
0'
0&
1%
0$
1#
0"
0!
$end
#20000
1!
0%
19
0.
17
1$
#30000
