

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Wed Dec 18 10:36:40 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
5 --> 
	6  / (!exitcond7)
	9  / (exitcond7)
6 --> 
	7  / (!exitcond)
	8  / (exitcond)
7 --> 
	6  / true
8 --> 
	8  / (!exitcond5)
	5  / (exitcond5)
9 --> 
	9  / (!exitcond8)
	3  / (exitcond8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)"   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_height_cast3 = sext i6 %input_height_read to i7"   --->   Operation 12 'sext' 'input_height_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i6 %input_width_read to i5" [layers_c/padding2d.cpp:13]   --->   Operation 13 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%tmp = add i5 2, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 14 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i5 %tmp to i12" [layers_c/padding2d.cpp:13]   --->   Operation 15 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_cast1 = zext i7 %input_height_cast3 to i12" [layers_c/padding2d.cpp:13]   --->   Operation 16 'zext' 'input_height_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%tmp_30 = mul i12 %tmp_cast_cast, %input_height_cast1" [layers_c/padding2d.cpp:13]   --->   Operation 17 'mul' 'tmp_30' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i12 %tmp_30 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 18 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%tmp_31 = add i5 3, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 19 'add' 'tmp_31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i12 %tmp_30 to i5" [layers_c/padding2d.cpp:13]   --->   Operation 20 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)"   --->   Operation 21 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 22 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [layers_c/padding2d.cpp:8]   --->   Operation 23 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [layers_c/padding2d.cpp:9]   --->   Operation 24 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp to i14" [layers_c/padding2d.cpp:13]   --->   Operation 25 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_width_cast2 = zext i7 %input_width_cast to i14" [layers_c/padding2d.cpp:13]   --->   Operation 26 'zext' 'input_width_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_height_cast = zext i7 %input_height_cast3 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 27 'zext' 'input_height_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.74ns)   --->   "%tmp_s = mul i14 %input_width_cast2, %input_height_cast" [layers_c/padding2d.cpp:13]   --->   Operation 28 'mul' 'tmp_s' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_39_cast1 = zext i12 %tmp_30 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 29 'zext' 'tmp_39_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_40_cast9 = zext i5 %tmp_31 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 30 'zext' 'tmp_40_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_40_cast8 = zext i5 %tmp_31 to i6" [layers_c/padding2d.cpp:13]   --->   Operation 31 'zext' 'tmp_40_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_40_cast7 = zext i5 %tmp_31 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 32 'zext' 'tmp_40_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i5 %tmp_31 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 33 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%tmp_32 = add i5 1, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 34 'add' 'tmp_32' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_41_cast6 = zext i5 %tmp_32 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 35 'zext' 'tmp_41_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i5 %tmp_32 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 36 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%tmp1 = add i10 %tmp_40_cast7, %tmp_29" [layers_c/padding2d.cpp:13]   --->   Operation 37 'add' 'tmp1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%tmp_33 = add i10 %tmp1, %tmp_41_cast" [layers_c/padding2d.cpp:13]   --->   Operation 38 'add' 'tmp_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i10 %tmp_33 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 39 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%tmp_34 = add i6 %tmp_40_cast8, %input_width_read" [layers_c/padding2d.cpp:13]   --->   Operation 40 'add' 'tmp_34' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i6 %tmp_34 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 41 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_35 = shl i6 %input_width_read, 1" [layers_c/padding2d.cpp:13]   --->   Operation 42 'shl' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i6 %tmp_35 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 43 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%tmp_36 = add i6 5, %tmp_35" [layers_c/padding2d.cpp:13]   --->   Operation 44 'add' 'tmp_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i6 %tmp_36 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 45 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.78ns)   --->   "%tmp_6 = add i5 %tmp_37, %tmp_31" [layers_c/padding2d.cpp:13]   --->   Operation 46 'add' 'tmp_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%tmp_7 = add i5 %tmp_28, %tmp_6" [layers_c/padding2d.cpp:13]   --->   Operation 47 'add' 'tmp_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 1, %tmp_7" [layers_c/padding2d.cpp:13]   --->   Operation 48 'add' 'tmp_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_6, %tmp_32" [layers_c/padding2d.cpp:13]   --->   Operation 49 'add' 'tmp_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i7 %input_depth_read to i6" [layers_c/padding2d.cpp:13]   --->   Operation 50 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%tmp3 = add i10 4, %tmp_29" [layers_c/padding2d.cpp:13]   --->   Operation 51 'add' 'tmp3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%tmp_3 = add i10 %tmp_48_cast, %tmp3" [layers_c/padding2d.cpp:13]   --->   Operation 52 'add' 'tmp_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp_3 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 53 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:13]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvars_iv9 = phi i5 [ %indvars_iv_next3, %15 ], [ %tmp_31, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 55 'phi' 'indvars_iv9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv4 = phi i5 [ %indvars_iv_next6, %15 ], [ %tmp_8, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 56 'phi' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %indvars_iv_next2, %15 ], [ %tmp_49_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 57 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv = phi i14 [ %indvars_iv_next1, %15 ], [ %tmp_44_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 58 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i14 [ %indvars_iv_next, %15 ], [ %tmp_40_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 59 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_42, %15 ], [ 0, %0 ]" [layers_c/padding2d.cpp:18]   --->   Operation 60 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i_count = phi i14 [ %i_count_3, %15 ], [ 0, %0 ]"   --->   Operation 61 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%depth = phi i5 [ %depth_1, %15 ], [ 0, %0 ]"   --->   Operation 62 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%depth_cast = zext i5 %depth to i6" [layers_c/padding2d.cpp:13]   --->   Operation 63 'zext' 'depth_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %depth_cast, %tmp_38" [layers_c/padding2d.cpp:13]   --->   Operation 64 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%depth_1 = add i5 %depth, 1" [layers_c/padding2d.cpp:13]   --->   Operation 66 'add' 'depth_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %16, label %.preheader.preheader" [layers_c/padding2d.cpp:13]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 68 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 69 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_41, %2 ], [ %o_count, %.preheader.preheader ]" [layers_c/padding2d.cpp:18]   --->   Operation 70 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 71 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i16 %o_count_1 to i5" [layers_c/padding2d.cpp:15]   --->   Operation 72 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %tmp_50, %indvars_iv9" [layers_c/padding2d.cpp:15]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [layers_c/padding2d.cpp:15]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_40 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:17]   --->   Operation 75 'zext' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_40" [layers_c/padding2d.cpp:17]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:17]   --->   Operation 77 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:18]   --->   Operation 78 'add' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:15]   --->   Operation 79 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.81ns)   --->   "%i_count_3 = add i14 %tmp_s, %i_count" [layers_c/padding2d.cpp:26]   --->   Operation 80 'add' 'i_count_3' <Predicate = (exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.07ns)   --->   "%tmp2 = add i16 %tmp_40_cast9, %o_count" [layers_c/padding2d.cpp:21]   --->   Operation 81 'add' 'tmp2' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.07ns)   --->   "%tmp_39 = add i16 %tmp2, %tmp_39_cast1" [layers_c/padding2d.cpp:21]   --->   Operation 82 'add' 'tmp_39' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:21]   --->   Operation 83 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.07>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i14 [ %indvars_iv_next4, %11 ], [ %indvars_iv1, %3 ]" [layers_c/padding2d.cpp:21]   --->   Operation 84 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%o_count_6 = phi i14 [ %indvars_iv_next5, %11 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:21]   --->   Operation 85 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %tmp_45, %11 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 86 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %tmp_43, %11 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:26]   --->   Operation 87 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %11 ], [ 0, %3 ]"   --->   Operation 88 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%height_cast = zext i5 %height to i6" [layers_c/padding2d.cpp:18]   --->   Operation 89 'zext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.42ns)   --->   "%exitcond7 = icmp eq i6 %height_cast, %input_height_read" [layers_c/padding2d.cpp:21]   --->   Operation 90 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:21]   --->   Operation 92 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %12, label %5" [layers_c/padding2d.cpp:21]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.81ns)   --->   "%tmp_43 = add i14 %input_width_cast2, %i_count_1" [layers_c/padding2d.cpp:26]   --->   Operation 94 'add' 'tmp_43' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.76ns)   --->   "br label %6" [layers_c/padding2d.cpp:23]   --->   Operation 95 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_5 : Operation 96 [1/1] (2.07ns)   --->   "%tmp_42 = add i16 %tmp_39, %tmp_41_cast6" [layers_c/padding2d.cpp:18]   --->   Operation 96 'add' 'tmp_42' <Predicate = (exitcond7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.76ns)   --->   "br label %13" [layers_c/padding2d.cpp:37]   --->   Operation 97 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %5 ], [ %o_count_8, %7 ]"   --->   Operation 98 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %5 ], [ %tmp_48, %7 ]" [layers_c/padding2d.cpp:26]   --->   Operation 99 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:23]   --->   Operation 100 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 101 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [layers_c/padding2d.cpp:23]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_46 = zext i14 %i_count_2 to i64" [layers_c/padding2d.cpp:25]   --->   Operation 103 'zext' 'tmp_46' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:25]   --->   Operation 104 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 105 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 106 [1/1] (1.81ns)   --->   "%tmp_48 = add i14 %i_count_2, 1" [layers_c/padding2d.cpp:26]   --->   Operation 106 'add' 'tmp_48' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.81ns)   --->   "%tmp_45 = add i14 %tmp_cast, %o_count_2" [layers_c/padding2d.cpp:18]   --->   Operation 107 'add' 'tmp_45' <Predicate = (exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.76ns)   --->   "br label %9" [layers_c/padding2d.cpp:30]   --->   Operation 108 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 109 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_47 = zext i14 %o_count_3 to i64" [layers_c/padding2d.cpp:25]   --->   Operation 110 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_47" [layers_c/padding2d.cpp:25]   --->   Operation 111 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 113 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_3, 1" [layers_c/padding2d.cpp:27]   --->   Operation 113 'add' 'o_count_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br label %6" [layers_c/padding2d.cpp:23]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count_6, %8 ], [ %o_count_9, %10 ]"   --->   Operation 115 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (2.20ns)   --->   "%exitcond5 = icmp eq i14 %o_count_4, %indvars_iv3" [layers_c/padding2d.cpp:30]   --->   Operation 116 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 117 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %11, label %10" [layers_c/padding2d.cpp:30]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_49 = zext i14 %o_count_4 to i64" [layers_c/padding2d.cpp:32]   --->   Operation 119 'zext' 'tmp_49' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_49" [layers_c/padding2d.cpp:32]   --->   Operation 120 'getelementptr' 'output_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:32]   --->   Operation 121 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 122 [1/1] (1.81ns)   --->   "%o_count_9 = add i14 %o_count_4, 1" [layers_c/padding2d.cpp:33]   --->   Operation 122 'add' 'o_count_9' <Predicate = (!exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:30]   --->   Operation 123 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.81ns)   --->   "%indvars_iv_next5 = add i14 %tmp_cast, %o_count_6" [layers_c/padding2d.cpp:21]   --->   Operation 124 'add' 'indvars_iv_next5' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (1.81ns)   --->   "%indvars_iv_next4 = add i14 %tmp_cast, %indvars_iv3" [layers_c/padding2d.cpp:21]   --->   Operation 125 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:21]   --->   Operation 126 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_39, %12 ], [ %o_count_7, %14 ]"   --->   Operation 127 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 128 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i16 %o_count_5 to i5" [layers_c/padding2d.cpp:37]   --->   Operation 129 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %tmp_51, %indvars_iv4" [layers_c/padding2d.cpp:37]   --->   Operation 130 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %15, label %14" [layers_c/padding2d.cpp:37]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_44 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:39]   --->   Operation 132 'zext' 'tmp_44' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_44" [layers_c/padding2d.cpp:39]   --->   Operation 133 'getelementptr' 'output_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:39]   --->   Operation 134 'store' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 135 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:40]   --->   Operation 135 'add' 'o_count_7' <Predicate = (!exitcond8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br label %13" [layers_c/padding2d.cpp:37]   --->   Operation 136 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.81ns)   --->   "%indvars_iv_next = add i14 %tmp_43_cast, %indvars_iv2" [layers_c/padding2d.cpp:13]   --->   Operation 137 'add' 'indvars_iv_next' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.81ns)   --->   "%indvars_iv_next1 = add i14 %tmp_43_cast, %indvars_iv" [layers_c/padding2d.cpp:13]   --->   Operation 138 'add' 'indvars_iv_next1' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.81ns)   --->   "%indvars_iv_next2 = add i14 %indvars_iv1, %p_cast" [layers_c/padding2d.cpp:13]   --->   Operation 139 'add' 'indvars_iv_next2' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (1.78ns)   --->   "%indvars_iv_next6 = add i5 %tmp_9, %indvars_iv4" [layers_c/padding2d.cpp:13]   --->   Operation 140 'add' 'indvars_iv_next6' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.78ns)   --->   "%indvars_iv_next3 = add i5 %tmp_9, %indvars_iv9" [layers_c/padding2d.cpp:13]   --->   Operation 141 'add' 'indvars_iv_next3' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:13]   --->   Operation 142 'br' <Predicate = (exitcond8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read   (read             ) [ 0010000000]
input_height_read  (read             ) [ 0011111111]
input_height_cast3 (sext             ) [ 0010000000]
tmp_28             (trunc            ) [ 0010000000]
tmp                (add              ) [ 0010000000]
tmp_cast_cast      (zext             ) [ 0000000000]
input_height_cast1 (zext             ) [ 0000000000]
tmp_30             (mul              ) [ 0010000000]
tmp_29             (trunc            ) [ 0010000000]
tmp_31             (add              ) [ 0011111111]
tmp_37             (trunc            ) [ 0010000000]
input_depth_read   (read             ) [ 0000000000]
input_width_cast   (sext             ) [ 0000000000]
StgValue_23        (specresourcelimit) [ 0000000000]
StgValue_24        (specresourcelimit) [ 0000000000]
tmp_cast           (zext             ) [ 0001111111]
input_width_cast2  (zext             ) [ 0001111111]
input_height_cast  (zext             ) [ 0000000000]
tmp_s              (mul              ) [ 0001111111]
tmp_39_cast1       (zext             ) [ 0001111111]
tmp_40_cast9       (zext             ) [ 0001111111]
tmp_40_cast8       (zext             ) [ 0000000000]
tmp_40_cast7       (zext             ) [ 0000000000]
tmp_40_cast        (zext             ) [ 0011111111]
tmp_32             (add              ) [ 0000000000]
tmp_41_cast6       (zext             ) [ 0001111111]
tmp_41_cast        (zext             ) [ 0000000000]
tmp1               (add              ) [ 0000000000]
tmp_33             (add              ) [ 0000000000]
tmp_43_cast        (zext             ) [ 0001111111]
tmp_34             (add              ) [ 0000000000]
tmp_44_cast        (zext             ) [ 0011111111]
tmp_35             (shl              ) [ 0000000000]
tmp_48_cast        (zext             ) [ 0000000000]
tmp_36             (add              ) [ 0000000000]
tmp_49_cast        (zext             ) [ 0011111111]
tmp_6              (add              ) [ 0000000000]
tmp_7              (add              ) [ 0000000000]
tmp_8              (add              ) [ 0011111111]
tmp_9              (add              ) [ 0001111111]
tmp_38             (trunc            ) [ 0001111111]
tmp3               (add              ) [ 0000000000]
tmp_3              (add              ) [ 0000000000]
p_cast             (zext             ) [ 0001111111]
StgValue_54        (br               ) [ 0011111111]
indvars_iv9        (phi              ) [ 0001111111]
indvars_iv4        (phi              ) [ 0001111111]
indvars_iv1        (phi              ) [ 0001111111]
indvars_iv         (phi              ) [ 0001111111]
indvars_iv2        (phi              ) [ 0001111111]
o_count            (phi              ) [ 0001100000]
i_count            (phi              ) [ 0001111110]
depth              (phi              ) [ 0001000000]
depth_cast         (zext             ) [ 0000000000]
exitcond1          (icmp             ) [ 0001111111]
empty              (speclooptripcount) [ 0000000000]
depth_1            (add              ) [ 0011111111]
StgValue_67        (br               ) [ 0000000000]
StgValue_68        (br               ) [ 0001111111]
StgValue_69        (ret              ) [ 0000000000]
o_count_1          (phi              ) [ 0000100000]
empty_25           (speclooptripcount) [ 0000000000]
tmp_50             (trunc            ) [ 0000000000]
exitcond2          (icmp             ) [ 0001111111]
StgValue_74        (br               ) [ 0000000000]
tmp_40             (zext             ) [ 0000000000]
output_addr        (getelementptr    ) [ 0000000000]
StgValue_77        (store            ) [ 0000000000]
tmp_41             (add              ) [ 0001111111]
StgValue_79        (br               ) [ 0001111111]
i_count_3          (add              ) [ 0011011111]
tmp2               (add              ) [ 0000000000]
tmp_39             (add              ) [ 0000011111]
StgValue_83        (br               ) [ 0001111111]
indvars_iv3        (phi              ) [ 0000011110]
o_count_6          (phi              ) [ 0000011110]
o_count_2          (phi              ) [ 0000011100]
i_count_1          (phi              ) [ 0000011100]
height             (phi              ) [ 0000010000]
height_cast        (zext             ) [ 0000000000]
exitcond7          (icmp             ) [ 0001111111]
empty_26           (speclooptripcount) [ 0000000000]
height_1           (add              ) [ 0001111111]
StgValue_93        (br               ) [ 0000000000]
tmp_43             (add              ) [ 0001111111]
StgValue_95        (br               ) [ 0001111111]
tmp_42             (add              ) [ 0011000001]
StgValue_97        (br               ) [ 0001111111]
o_count_3          (phi              ) [ 0000001100]
i_count_2          (phi              ) [ 0000001000]
exitcond           (icmp             ) [ 0001111111]
empty_27           (speclooptripcount) [ 0000000000]
StgValue_102       (br               ) [ 0000000000]
tmp_46             (zext             ) [ 0000000000]
input_addr         (getelementptr    ) [ 0000000100]
tmp_48             (add              ) [ 0001111111]
tmp_45             (add              ) [ 0001110011]
StgValue_108       (br               ) [ 0001111111]
input_load         (load             ) [ 0000000000]
tmp_47             (zext             ) [ 0000000000]
output_addr_2      (getelementptr    ) [ 0000000000]
StgValue_112       (store            ) [ 0000000000]
o_count_8          (add              ) [ 0001111111]
StgValue_114       (br               ) [ 0001111111]
o_count_4          (phi              ) [ 0000000010]
exitcond5          (icmp             ) [ 0001111111]
empty_28           (speclooptripcount) [ 0000000000]
StgValue_118       (br               ) [ 0000000000]
tmp_49             (zext             ) [ 0000000000]
output_addr_3      (getelementptr    ) [ 0000000000]
StgValue_121       (store            ) [ 0000000000]
o_count_9          (add              ) [ 0001111111]
StgValue_123       (br               ) [ 0001111111]
indvars_iv_next5   (add              ) [ 0001111111]
indvars_iv_next4   (add              ) [ 0001111111]
StgValue_126       (br               ) [ 0001111111]
o_count_5          (phi              ) [ 0000000001]
empty_29           (speclooptripcount) [ 0000000000]
tmp_51             (trunc            ) [ 0000000000]
exitcond8          (icmp             ) [ 0001111111]
StgValue_131       (br               ) [ 0000000000]
tmp_44             (zext             ) [ 0000000000]
output_addr_1      (getelementptr    ) [ 0000000000]
StgValue_134       (store            ) [ 0000000000]
o_count_7          (add              ) [ 0001111111]
StgValue_136       (br               ) [ 0001111111]
indvars_iv_next    (add              ) [ 0011111111]
indvars_iv_next1   (add              ) [ 0011111111]
indvars_iv_next2   (add              ) [ 0011111111]
indvars_iv_next6   (add              ) [ 0011111111]
indvars_iv_next3   (add              ) [ 0011111111]
StgValue_142       (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_width_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_depth_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 StgValue_112/7 StgValue_121/8 StgValue_134/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvars_iv9_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv9 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvars_iv9_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="2"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv9/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvars_iv4_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="3"/>
<pin id="150" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv4 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvars_iv4_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="5" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv4/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvars_iv1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2"/>
<pin id="160" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvars_iv1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvars_iv_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="2"/>
<pin id="170" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvars_iv_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="6" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvars_iv2_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="2"/>
<pin id="180" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvars_iv2_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="o_count_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="o_count_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_count_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="1"/>
<pin id="202" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_count_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="depth_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="depth_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="o_count_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="o_count_1_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvars_iv3_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="2"/>
<pin id="235" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvars_iv3_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="14" slack="2"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="o_count_6_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="1"/>
<pin id="246" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="o_count_6_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="14" slack="2"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="o_count_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="1"/>
<pin id="257" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="o_count_2_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="14" slack="2"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_count_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="1"/>
<pin id="268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_count_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="14" slack="2"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="height_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="height_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="o_count_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="o_count_3_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="14" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_count_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_count_2_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="14" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="o_count_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="o_count_4_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="o_count_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="o_count_5_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="input_height_cast3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_height_cast3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_28_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_cast_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="input_height_cast1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_30_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_29_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_31_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_37_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="input_width_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="input_width_cast2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_width_cast2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="input_height_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_39_cast1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast1/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_40_cast9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast9/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_40_cast8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast8/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_40_cast7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast7/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_40_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_32_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="1"/>
<pin id="407" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_41_cast6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast6/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_41_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="1"/>
<pin id="420" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_33_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_43_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_34_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="1"/>
<pin id="435" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_44_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_35_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_48_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_49_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="0" index="1" bw="5" slack="1"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_38_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="10" slack="1"/>
<pin id="488" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="depth_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="depth_cast/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="exitcond1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="1"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="depth_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_50_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="exitcond2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_40_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_41_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_count_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="2"/>
<pin id="538" dir="0" index="1" bw="14" slack="1"/>
<pin id="539" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="2"/>
<pin id="543" dir="0" index="1" bw="16" slack="1"/>
<pin id="544" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_39_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="12" slack="2"/>
<pin id="549" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="height_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_cast/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="4"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="height_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_43_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="3"/>
<pin id="568" dir="0" index="1" bw="14" slack="0"/>
<pin id="569" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_42_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="0" index="1" bw="5" slack="3"/>
<pin id="574" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="exitcond_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="0"/>
<pin id="577" dir="0" index="1" bw="14" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_46_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_48_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_45_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="4"/>
<pin id="594" dir="0" index="1" bw="14" slack="1"/>
<pin id="595" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_47_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="o_count_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="1"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="0" index="1" bw="14" slack="2"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_49_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="o_count_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="indvars_iv_next5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="5"/>
<pin id="627" dir="0" index="1" bw="14" slack="2"/>
<pin id="628" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="indvars_iv_next4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="5"/>
<pin id="632" dir="0" index="1" bw="14" slack="2"/>
<pin id="633" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_51_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="exitcond8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="5" slack="3"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_44_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="o_count_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvars_iv_next_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="4"/>
<pin id="658" dir="0" index="1" bw="14" slack="3"/>
<pin id="659" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="indvars_iv_next1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="4"/>
<pin id="663" dir="0" index="1" bw="14" slack="3"/>
<pin id="664" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="indvars_iv_next2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="14" slack="3"/>
<pin id="668" dir="0" index="1" bw="10" slack="4"/>
<pin id="669" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="indvars_iv_next6_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="4"/>
<pin id="673" dir="0" index="1" bw="5" slack="3"/>
<pin id="674" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="indvars_iv_next3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="4"/>
<pin id="678" dir="0" index="1" bw="5" slack="3"/>
<pin id="679" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3/9 "/>
</bind>
</comp>

<comp id="681" class="1005" name="input_width_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="1"/>
<pin id="683" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="input_height_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="4"/>
<pin id="690" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="input_height_cast3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="1"/>
<pin id="695" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_height_cast3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_28_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="1"/>
<pin id="706" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_30_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="1"/>
<pin id="711" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_29_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="1"/>
<pin id="716" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_31_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="1"/>
<pin id="722" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_37_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="1"/>
<pin id="732" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_cast_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="4"/>
<pin id="737" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="742" class="1005" name="input_width_cast2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="3"/>
<pin id="744" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="input_width_cast2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_s_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="14" slack="2"/>
<pin id="749" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_39_cast1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="2"/>
<pin id="754" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_39_cast1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_40_cast9_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="2"/>
<pin id="759" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40_cast9 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_40_cast_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="1"/>
<pin id="764" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_41_cast6_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="3"/>
<pin id="769" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_41_cast6 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_43_cast_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="14" slack="4"/>
<pin id="774" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_44_cast_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="1"/>
<pin id="780" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_cast "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_49_cast_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="1"/>
<pin id="785" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="1"/>
<pin id="790" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_9_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="4"/>
<pin id="795" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_38_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="1"/>
<pin id="801" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="804" class="1005" name="p_cast_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="4"/>
<pin id="806" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="812" class="1005" name="depth_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_41_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="825" class="1005" name="i_count_3_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="1"/>
<pin id="827" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_39_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="839" class="1005" name="height_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="0"/>
<pin id="841" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_43_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="0"/>
<pin id="846" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_42_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="857" class="1005" name="input_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="1"/>
<pin id="859" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_48_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="14" slack="0"/>
<pin id="864" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_45_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="14" slack="1"/>
<pin id="869" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="872" class="1005" name="o_count_8_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="14" slack="1"/>
<pin id="874" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="880" class="1005" name="o_count_9_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="14" slack="0"/>
<pin id="882" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="885" class="1005" name="indvars_iv_next5_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="14" slack="1"/>
<pin id="887" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="890" class="1005" name="indvars_iv_next4_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="1"/>
<pin id="892" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="898" class="1005" name="o_count_7_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="903" class="1005" name="indvars_iv_next_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="1"/>
<pin id="905" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="908" class="1005" name="indvars_iv_next1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="1"/>
<pin id="910" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="indvars_iv_next2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="14" slack="1"/>
<pin id="915" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="indvars_iv_next6_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="1"/>
<pin id="920" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

<comp id="923" class="1005" name="indvars_iv_next3_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="1"/>
<pin id="925" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="107" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="177"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="181" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="188" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="158" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="253"><net_src comp="168" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="264"><net_src comp="178" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="275"><net_src comp="200" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="297"><net_src comp="255" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="308"><net_src comp="266" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="318"><net_src comp="244" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="331"><net_src comp="74" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="68" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="332" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="398" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="413" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="395" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="441" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="460" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="404" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="80" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="446" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="216" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="216" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="226" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="138" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="226" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="534"><net_src comp="226" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="200" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="188" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="281" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="281" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="269" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="291" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="244" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="302" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="590"><net_src comp="302" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="255" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="288" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="606"><net_src comp="288" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="60" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="312" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="233" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="312" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="623"><net_src comp="312" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="60" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="244" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="233" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="322" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="148" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="322" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="654"><net_src comp="322" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="54" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="178" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="168" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="158" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="148" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="138" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="68" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="691"><net_src comp="74" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="696"><net_src comp="328" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="701"><net_src comp="332" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="707"><net_src comp="336" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="712"><net_src comp="350" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="717"><net_src comp="356" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="723"><net_src comp="360" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="733"><net_src comp="366" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="738"><net_src comp="373" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="745"><net_src comp="376" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="750"><net_src comp="383" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="755"><net_src comp="389" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="760"><net_src comp="392" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="765"><net_src comp="401" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="770"><net_src comp="409" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="775"><net_src comp="428" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="781"><net_src comp="437" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="786"><net_src comp="456" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="791"><net_src comp="469" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="796"><net_src comp="475" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="802"><net_src comp="481" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="807"><net_src comp="496" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="815"><net_src comp="509" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="823"><net_src comp="530" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="828"><net_src comp="536" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="833"><net_src comp="546" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="842"><net_src comp="560" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="847"><net_src comp="566" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="852"><net_src comp="571" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="860"><net_src comp="100" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="865"><net_src comp="586" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="870"><net_src comp="592" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="875"><net_src comp="602" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="883"><net_src comp="619" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="888"><net_src comp="625" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="893"><net_src comp="630" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="901"><net_src comp="650" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="906"><net_src comp="656" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="911"><net_src comp="661" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="916"><net_src comp="666" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="921"><net_src comp="671" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="926"><net_src comp="676" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 7 8 9 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {2 }
	Port: padding2d_fix16 : input_height | {1 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {6 7 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast_cast : 2
		input_height_cast1 : 1
		tmp_30 : 3
		tmp_29 : 4
		tmp_31 : 1
		tmp_37 : 4
	State 2
		input_width_cast2 : 1
		tmp_s : 2
		tmp_41_cast6 : 1
		tmp_41_cast : 1
		tmp1 : 1
		tmp_33 : 2
		tmp_43_cast : 3
		tmp_34 : 1
		tmp_44_cast : 2
		tmp_49_cast : 1
		tmp_7 : 1
		tmp_8 : 2
		tmp_9 : 1
		tmp_3 : 1
		p_cast : 2
	State 3
		depth_cast : 1
		exitcond1 : 2
		depth_1 : 1
		StgValue_67 : 3
	State 4
		tmp_50 : 1
		exitcond2 : 2
		StgValue_74 : 3
		tmp_40 : 1
		output_addr : 2
		StgValue_77 : 3
		tmp_41 : 1
		tmp_39 : 1
	State 5
		height_cast : 1
		exitcond7 : 2
		height_1 : 1
		StgValue_93 : 3
		tmp_43 : 1
	State 6
		exitcond : 1
		StgValue_102 : 2
		tmp_46 : 1
		input_addr : 2
		input_load : 3
		tmp_48 : 1
	State 7
		output_addr_2 : 1
		StgValue_112 : 2
	State 8
		exitcond5 : 1
		StgValue_118 : 2
		tmp_49 : 1
		output_addr_3 : 2
		StgValue_121 : 3
		o_count_9 : 1
	State 9
		tmp_51 : 1
		exitcond8 : 2
		StgValue_131 : 3
		tmp_44 : 1
		output_addr_1 : 2
		StgValue_134 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_336          |    0    |    0    |    15   |
|          |         tmp_31_fu_360        |    0    |    0    |    15   |
|          |         tmp_32_fu_404        |    0    |    0    |    15   |
|          |          tmp1_fu_417         |    0    |    0    |    14   |
|          |         tmp_33_fu_422        |    0    |    0    |    14   |
|          |         tmp_34_fu_432        |    0    |    0    |    15   |
|          |         tmp_36_fu_450        |    0    |    0    |    15   |
|          |         tmp_6_fu_460         |    0    |    0    |    15   |
|          |         tmp_7_fu_464         |    0    |    0    |    15   |
|          |         tmp_8_fu_469         |    0    |    0    |    15   |
|          |         tmp_9_fu_475         |    0    |    0    |    15   |
|          |          tmp3_fu_485         |    0    |    0    |    14   |
|          |         tmp_3_fu_490         |    0    |    0    |    14   |
|          |        depth_1_fu_509        |    0    |    0    |    15   |
|          |         tmp_41_fu_530        |    0    |    0    |    23   |
|          |       i_count_3_fu_536       |    0    |    0    |    19   |
|    add   |          tmp2_fu_541         |    0    |    0    |    23   |
|          |         tmp_39_fu_546        |    0    |    0    |    23   |
|          |        height_1_fu_560       |    0    |    0    |    15   |
|          |         tmp_43_fu_566        |    0    |    0    |    19   |
|          |         tmp_42_fu_571        |    0    |    0    |    23   |
|          |         tmp_48_fu_586        |    0    |    0    |    19   |
|          |         tmp_45_fu_592        |    0    |    0    |    19   |
|          |       o_count_8_fu_602       |    0    |    0    |    19   |
|          |       o_count_9_fu_619       |    0    |    0    |    19   |
|          |    indvars_iv_next5_fu_625   |    0    |    0    |    19   |
|          |    indvars_iv_next4_fu_630   |    0    |    0    |    19   |
|          |       o_count_7_fu_650       |    0    |    0    |    23   |
|          |    indvars_iv_next_fu_656    |    0    |    0    |    19   |
|          |    indvars_iv_next1_fu_661   |    0    |    0    |    19   |
|          |    indvars_iv_next2_fu_666   |    0    |    0    |    19   |
|          |    indvars_iv_next6_fu_671   |    0    |    0    |    15   |
|          |    indvars_iv_next3_fu_676   |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_504       |    0    |    0    |    11   |
|          |       exitcond2_fu_519       |    0    |    0    |    11   |
|   icmp   |       exitcond7_fu_555       |    0    |    0    |    11   |
|          |        exitcond_fu_575       |    0    |    0    |    13   |
|          |       exitcond5_fu_608       |    0    |    0    |    13   |
|          |       exitcond8_fu_639       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_30_fu_350        |    0    |    0    |    33   |
|          |         tmp_s_fu_383         |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_68 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_74 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_80 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |   input_height_cast3_fu_328  |    0    |    0    |    0    |
|          |    input_width_cast_fu_370   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_28_fu_332        |    0    |    0    |    0    |
|          |         tmp_29_fu_356        |    0    |    0    |    0    |
|   trunc  |         tmp_37_fu_366        |    0    |    0    |    0    |
|          |         tmp_38_fu_481        |    0    |    0    |    0    |
|          |         tmp_50_fu_515        |    0    |    0    |    0    |
|          |         tmp_51_fu_635        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_cast_cast_fu_342     |    0    |    0    |    0    |
|          |   input_height_cast1_fu_346  |    0    |    0    |    0    |
|          |        tmp_cast_fu_373       |    0    |    0    |    0    |
|          |   input_width_cast2_fu_376   |    0    |    0    |    0    |
|          |   input_height_cast_fu_380   |    0    |    0    |    0    |
|          |      tmp_39_cast1_fu_389     |    0    |    0    |    0    |
|          |      tmp_40_cast9_fu_392     |    0    |    0    |    0    |
|          |      tmp_40_cast8_fu_395     |    0    |    0    |    0    |
|          |      tmp_40_cast7_fu_398     |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_401      |    0    |    0    |    0    |
|          |      tmp_41_cast6_fu_409     |    0    |    0    |    0    |
|   zext   |      tmp_41_cast_fu_413      |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_428      |    0    |    0    |    0    |
|          |      tmp_44_cast_fu_437      |    0    |    0    |    0    |
|          |      tmp_48_cast_fu_446      |    0    |    0    |    0    |
|          |      tmp_49_cast_fu_456      |    0    |    0    |    0    |
|          |         p_cast_fu_496        |    0    |    0    |    0    |
|          |       depth_cast_fu_500      |    0    |    0    |    0    |
|          |         tmp_40_fu_525        |    0    |    0    |    0    |
|          |      height_cast_fu_551      |    0    |    0    |    0    |
|          |         tmp_46_fu_581        |    0    |    0    |    0    |
|          |         tmp_47_fu_597        |    0    |    0    |    0    |
|          |         tmp_49_fu_614        |    0    |    0    |    0    |
|          |         tmp_44_fu_645        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_35_fu_441        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   711   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      depth_1_reg_812     |    5   |
|       depth_reg_212      |    5   |
|     height_1_reg_839     |    5   |
|      height_reg_277      |    5   |
|     i_count_1_reg_266    |   14   |
|     i_count_2_reg_299    |   14   |
|     i_count_3_reg_825    |   14   |
|      i_count_reg_200     |   14   |
|    indvars_iv1_reg_158   |   14   |
|    indvars_iv2_reg_178   |   14   |
|    indvars_iv3_reg_233   |   14   |
|    indvars_iv4_reg_148   |    5   |
|    indvars_iv9_reg_138   |    5   |
| indvars_iv_next1_reg_908 |   14   |
| indvars_iv_next2_reg_913 |   14   |
| indvars_iv_next3_reg_923 |    5   |
| indvars_iv_next4_reg_890 |   14   |
| indvars_iv_next5_reg_885 |   14   |
| indvars_iv_next6_reg_918 |    5   |
|  indvars_iv_next_reg_903 |   14   |
|    indvars_iv_reg_168    |   14   |
|    input_addr_reg_857    |   14   |
|input_height_cast3_reg_693|    7   |
| input_height_read_reg_688|    6   |
| input_width_cast2_reg_742|   14   |
| input_width_read_reg_681 |    6   |
|     o_count_1_reg_223    |   16   |
|     o_count_2_reg_255    |   14   |
|     o_count_3_reg_288    |   14   |
|     o_count_4_reg_309    |   14   |
|     o_count_5_reg_319    |   16   |
|     o_count_6_reg_244    |   14   |
|     o_count_7_reg_898    |   16   |
|     o_count_8_reg_872    |   14   |
|     o_count_9_reg_880    |   14   |
|      o_count_reg_188     |   16   |
|      p_cast_reg_804      |   14   |
|      tmp_28_reg_698      |    5   |
|      tmp_29_reg_714      |   10   |
|      tmp_30_reg_709      |   12   |
|      tmp_31_reg_720      |    5   |
|      tmp_37_reg_730      |    5   |
|      tmp_38_reg_799      |    6   |
|   tmp_39_cast1_reg_752   |   16   |
|      tmp_39_reg_830      |   16   |
|   tmp_40_cast9_reg_757   |   16   |
|    tmp_40_cast_reg_762   |   14   |
|   tmp_41_cast6_reg_767   |   16   |
|      tmp_41_reg_820      |   16   |
|      tmp_42_reg_849      |   16   |
|    tmp_43_cast_reg_772   |   14   |
|      tmp_43_reg_844      |   14   |
|    tmp_44_cast_reg_778   |   14   |
|      tmp_45_reg_867      |   14   |
|      tmp_48_reg_862      |   14   |
|    tmp_49_cast_reg_783   |   14   |
|       tmp_8_reg_788      |    5   |
|       tmp_9_reg_793      |    5   |
|     tmp_cast_reg_735     |   14   |
|        tmp_reg_704       |    5   |
|       tmp_s_reg_747      |   14   |
+--------------------------+--------+
|           Total          |   711  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_93 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
|  o_count_reg_188  |  p0  |   2  |  16  |   32   ||    9    |
|  i_count_reg_200  |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   711  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   711  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   711  |   768  |
+-----------+--------+--------+--------+--------+
