
TIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e8c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  08007070  08007070  00017070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007388  08007388  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007388  08007388  00017388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007390  08007390  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007390  08007390  00017390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007394  08007394  00017394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007398  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  200001dc  08007574  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ec  08007574  000208ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012250  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002991  00000000  00000000  0003245c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f88  00000000  00000000  00034df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e08  00000000  00000000  00035d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023a9c  00000000  00000000  00036b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d9d5  00000000  00000000  0005a61c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d26ac  00000000  00000000  00067ff1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013a69d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d70  00000000  00000000  0013a718  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007054 	.word	0x08007054

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08007054 	.word	0x08007054

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_Init+0x40>)
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_Init+0x40>)
 8000fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_Init+0x40>)
 8000fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 fd29 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f003 f978 	bl	80042c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fd41 	bl	8001a82 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 fd09 	bl	8001a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000008 	.word	0x20000008
 8001034:	20000004 	.word	0x20000004
 8001038:	20000000 	.word	0x20000000

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000004 	.word	0x20000004
 8001060:	20000614 	.word	0x20000614

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000614 	.word	0x20000614

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff ffee 	bl	8001064 <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_Delay+0x40>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4413      	add	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010a2:	bf00      	nop
 80010a4:	f7ff ffde 	bl	8001064 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000004 	.word	0x20000004

080010c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010c8:	2300      	movs	r3, #0
 80010ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e033      	b.n	800113e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d109      	bne.n	80010f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f002 fd82 	bl	8003be8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f6:	f003 0310 	and.w	r3, r3, #16
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d118      	bne.n	8001130 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	f043 0202 	orr.w	r2, r3, #2
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 fa32 	bl	800157c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	f023 0303 	bic.w	r3, r3, #3
 8001126:	f043 0201 	orr.w	r2, r3, #1
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	641a      	str	r2, [r3, #64]	; 0x40
 800112e:	e001      	b.n	8001134 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800113c:	7bfb      	ldrb	r3, [r7, #15]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800115e:	2b01      	cmp	r3, #1
 8001160:	d101      	bne.n	8001166 <HAL_ADC_Start_DMA+0x1e>
 8001162:	2302      	movs	r3, #2
 8001164:	e0b1      	b.n	80012ca <HAL_ADC_Start_DMA+0x182>
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2201      	movs	r2, #1
 800116a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	2b01      	cmp	r3, #1
 800117a:	d018      	beq.n	80011ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f042 0201 	orr.w	r2, r2, #1
 800118a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800118c:	4b51      	ldr	r3, [pc, #324]	; (80012d4 <HAL_ADC_Start_DMA+0x18c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a51      	ldr	r2, [pc, #324]	; (80012d8 <HAL_ADC_Start_DMA+0x190>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	0c9a      	lsrs	r2, r3, #18
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80011a0:	e002      	b.n	80011a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f9      	bne.n	80011a2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	f040 8085 	bne.w	80012c8 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011c6:	f023 0301 	bic.w	r3, r3, #1
 80011ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d007      	beq.n	80011f0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011fc:	d106      	bne.n	800120c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f023 0206 	bic.w	r2, r3, #6
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	645a      	str	r2, [r3, #68]	; 0x44
 800120a:	e002      	b.n	8001212 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2200      	movs	r2, #0
 8001210:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2200      	movs	r2, #0
 8001216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800121a:	4b30      	ldr	r3, [pc, #192]	; (80012dc <HAL_ADC_Start_DMA+0x194>)
 800121c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001222:	4a2f      	ldr	r2, [pc, #188]	; (80012e0 <HAL_ADC_Start_DMA+0x198>)
 8001224:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122a:	4a2e      	ldr	r2, [pc, #184]	; (80012e4 <HAL_ADC_Start_DMA+0x19c>)
 800122c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001232:	4a2d      	ldr	r2, [pc, #180]	; (80012e8 <HAL_ADC_Start_DMA+0x1a0>)
 8001234:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800123e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800124e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800125e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	334c      	adds	r3, #76	; 0x4c
 800126a:	4619      	mov	r1, r3
 800126c:	68ba      	ldr	r2, [r7, #8]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f000 fcc2 	bl	8001bf8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 031f 	and.w	r3, r3, #31
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10f      	bne.n	80012a0 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d11c      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	e013      	b.n	80012c8 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a11      	ldr	r2, [pc, #68]	; (80012ec <HAL_ADC_Start_DMA+0x1a4>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d10e      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d107      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000008 	.word	0x20000008
 80012d8:	431bde83 	.word	0x431bde83
 80012dc:	40012300 	.word	0x40012300
 80012e0:	08001775 	.word	0x08001775
 80012e4:	0800182f 	.word	0x0800182f
 80012e8:	0800184b 	.word	0x0800184b
 80012ec:	40012000 	.word	0x40012000

080012f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <HAL_ADC_ConfigChannel+0x1c>
 8001330:	2302      	movs	r3, #2
 8001332:	e113      	b.n	800155c <HAL_ADC_ConfigChannel+0x244>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b09      	cmp	r3, #9
 8001342:	d925      	bls.n	8001390 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68d9      	ldr	r1, [r3, #12]
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	b29b      	uxth	r3, r3
 8001350:	461a      	mov	r2, r3
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	3b1e      	subs	r3, #30
 800135a:	2207      	movs	r2, #7
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43da      	mvns	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	400a      	ands	r2, r1
 8001368:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	68d9      	ldr	r1, [r3, #12]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	4618      	mov	r0, r3
 800137c:	4603      	mov	r3, r0
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4403      	add	r3, r0
 8001382:	3b1e      	subs	r3, #30
 8001384:	409a      	lsls	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	e022      	b.n	80013d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6919      	ldr	r1, [r3, #16]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	b29b      	uxth	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	2207      	movs	r2, #7
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43da      	mvns	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	400a      	ands	r2, r1
 80013b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6919      	ldr	r1, [r3, #16]
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	4603      	mov	r3, r0
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4403      	add	r3, r0
 80013cc:	409a      	lsls	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d824      	bhi.n	8001428 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	4613      	mov	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	3b05      	subs	r3, #5
 80013f0:	221f      	movs	r2, #31
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	400a      	ands	r2, r1
 80013fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	b29b      	uxth	r3, r3
 800140c:	4618      	mov	r0, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	3b05      	subs	r3, #5
 800141a:	fa00 f203 	lsl.w	r2, r0, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
 8001426:	e04c      	b.n	80014c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b0c      	cmp	r3, #12
 800142e:	d824      	bhi.n	800147a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	3b23      	subs	r3, #35	; 0x23
 8001442:	221f      	movs	r2, #31
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43da      	mvns	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	400a      	ands	r2, r1
 8001450:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4618      	mov	r0, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	3b23      	subs	r3, #35	; 0x23
 800146c:	fa00 f203 	lsl.w	r2, r0, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	430a      	orrs	r2, r1
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
 8001478:	e023      	b.n	80014c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	3b41      	subs	r3, #65	; 0x41
 800148c:	221f      	movs	r2, #31
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	400a      	ands	r2, r1
 800149a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	4618      	mov	r0, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	3b41      	subs	r3, #65	; 0x41
 80014b6:	fa00 f203 	lsl.w	r2, r0, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	430a      	orrs	r2, r1
 80014c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014c2:	4b29      	ldr	r3, [pc, #164]	; (8001568 <HAL_ADC_ConfigChannel+0x250>)
 80014c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a28      	ldr	r2, [pc, #160]	; (800156c <HAL_ADC_ConfigChannel+0x254>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d10f      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x1d8>
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b12      	cmp	r3, #18
 80014d6:	d10b      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a1d      	ldr	r2, [pc, #116]	; (800156c <HAL_ADC_ConfigChannel+0x254>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d12b      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1c      	ldr	r2, [pc, #112]	; (8001570 <HAL_ADC_ConfigChannel+0x258>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d003      	beq.n	800150c <HAL_ADC_ConfigChannel+0x1f4>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b11      	cmp	r3, #17
 800150a:	d122      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a11      	ldr	r2, [pc, #68]	; (8001570 <HAL_ADC_ConfigChannel+0x258>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d111      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <HAL_ADC_ConfigChannel+0x25c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a11      	ldr	r2, [pc, #68]	; (8001578 <HAL_ADC_ConfigChannel+0x260>)
 8001534:	fba2 2303 	umull	r2, r3, r2, r3
 8001538:	0c9a      	lsrs	r2, r3, #18
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001544:	e002      	b.n	800154c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	3b01      	subs	r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f9      	bne.n	8001546 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40012300 	.word	0x40012300
 800156c:	40012000 	.word	0x40012000
 8001570:	10000012 	.word	0x10000012
 8001574:	20000008 	.word	0x20000008
 8001578:	431bde83 	.word	0x431bde83

0800157c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001584:	4b79      	ldr	r3, [pc, #484]	; (800176c <ADC_Init+0x1f0>)
 8001586:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	431a      	orrs	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6859      	ldr	r1, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	691b      	ldr	r3, [r3, #16]
 80015bc:	021a      	lsls	r2, r3, #8
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6859      	ldr	r1, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	689a      	ldr	r2, [r3, #8]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6899      	ldr	r1, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	430a      	orrs	r2, r1
 8001608:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160e:	4a58      	ldr	r2, [pc, #352]	; (8001770 <ADC_Init+0x1f4>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d022      	beq.n	800165a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689a      	ldr	r2, [r3, #8]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001622:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6899      	ldr	r1, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	430a      	orrs	r2, r1
 8001634:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6899      	ldr	r1, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	e00f      	b.n	800167a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	689a      	ldr	r2, [r3, #8]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001678:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 0202 	bic.w	r2, r2, #2
 8001688:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6899      	ldr	r1, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	7e1b      	ldrb	r3, [r3, #24]
 8001694:	005a      	lsls	r2, r3, #1
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	430a      	orrs	r2, r1
 800169c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d01b      	beq.n	80016e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6859      	ldr	r1, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	3b01      	subs	r3, #1
 80016d4:	035a      	lsls	r2, r3, #13
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	430a      	orrs	r2, r1
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	e007      	b.n	80016f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	3b01      	subs	r3, #1
 800170c:	051a      	lsls	r2, r3, #20
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6899      	ldr	r1, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001732:	025a      	lsls	r2, r3, #9
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800174a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6899      	ldr	r1, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	029a      	lsls	r2, r3, #10
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	609a      	str	r2, [r3, #8]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40012300 	.word	0x40012300
 8001770:	0f000001 	.word	0x0f000001

08001774 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001780:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800178a:	2b00      	cmp	r3, #0
 800178c:	d13c      	bne.n	8001808 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d12b      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d127      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d119      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0220 	bic.w	r2, r2, #32
 80017da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f8:	f043 0201 	orr.w	r2, r3, #1
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001800:	68f8      	ldr	r0, [r7, #12]
 8001802:	f002 fa85 	bl	8003d10 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001806:	e00e      	b.n	8001826 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f7ff fd75 	bl	8001304 <HAL_ADC_ErrorCallback>
}
 800181a:	e004      	b.n	8001826 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	4798      	blx	r3
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b084      	sub	sp, #16
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800183a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f7ff fd57 	bl	80012f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b084      	sub	sp, #16
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001856:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2240      	movs	r2, #64	; 0x40
 800185c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	f043 0204 	orr.w	r2, r3, #4
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f7ff fd4a 	bl	8001304 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4907      	ldr	r1, [pc, #28]	; (8001914 <__NVIC_EnableIRQ+0x38>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	e000e100 	.word	0xe000e100

08001918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	6039      	str	r1, [r7, #0]
 8001922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	2b00      	cmp	r3, #0
 800192a:	db0a      	blt.n	8001942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	b2da      	uxtb	r2, r3
 8001930:	490c      	ldr	r1, [pc, #48]	; (8001964 <__NVIC_SetPriority+0x4c>)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	0112      	lsls	r2, r2, #4
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	440b      	add	r3, r1
 800193c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001940:	e00a      	b.n	8001958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	b2da      	uxtb	r2, r3
 8001946:	4908      	ldr	r1, [pc, #32]	; (8001968 <__NVIC_SetPriority+0x50>)
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	3b04      	subs	r3, #4
 8001950:	0112      	lsls	r2, r2, #4
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	440b      	add	r3, r1
 8001956:	761a      	strb	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800196c:	b480      	push	{r7}
 800196e:	b089      	sub	sp, #36	; 0x24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f1c3 0307 	rsb	r3, r3, #7
 8001986:	2b04      	cmp	r3, #4
 8001988:	bf28      	it	cs
 800198a:	2304      	movcs	r3, #4
 800198c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3304      	adds	r3, #4
 8001992:	2b06      	cmp	r3, #6
 8001994:	d902      	bls.n	800199c <NVIC_EncodePriority+0x30>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3b03      	subs	r3, #3
 800199a:	e000      	b.n	800199e <NVIC_EncodePriority+0x32>
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43da      	mvns	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	401a      	ands	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	43d9      	mvns	r1, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	4313      	orrs	r3, r2
         );
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3724      	adds	r7, #36	; 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e4:	d301      	bcc.n	80019ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00f      	b.n	8001a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <SysTick_Config+0x40>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f2:	210f      	movs	r1, #15
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f7ff ff8e 	bl	8001918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <SysTick_Config+0x40>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <SysTick_Config+0x40>)
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff29 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a40:	f7ff ff3e 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 8001a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6978      	ldr	r0, [r7, #20]
 8001a4c:	f7ff ff8e 	bl	800196c <NVIC_EncodePriority>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff5d 	bl	8001918 <__NVIC_SetPriority>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff31 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffa2 	bl	80019d4 <SysTick_Config>
 8001a90:	4603      	mov	r3, r0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001aa8:	f7ff fadc 	bl	8001064 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e099      	b.n	8001bec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0201 	bic.w	r2, r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ad8:	e00f      	b.n	8001afa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ada:	f7ff fac3 	bl	8001064 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b05      	cmp	r3, #5
 8001ae6:	d908      	bls.n	8001afa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2220      	movs	r2, #32
 8001aec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2203      	movs	r2, #3
 8001af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e078      	b.n	8001bec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e8      	bne.n	8001ada <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	4b38      	ldr	r3, [pc, #224]	; (8001bf4 <HAL_DMA_Init+0x158>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685a      	ldr	r2, [r3, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d107      	bne.n	8001b64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f023 0307 	bic.w	r3, r3, #7
 8001b7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d117      	bne.n	8001bbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d00e      	beq.n	8001bbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 fa77 	bl	8002094 <DMA_CheckFifoParam>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d008      	beq.n	8001bbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2240      	movs	r2, #64	; 0x40
 8001bb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e016      	b.n	8001bec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 fa2e 	bl	8002028 <DMA_CalcBaseAndBitshift>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd4:	223f      	movs	r2, #63	; 0x3f
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	e010803f 	.word	0xe010803f

08001bf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <HAL_DMA_Start_IT+0x26>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e048      	b.n	8001cb0 <HAL_DMA_Start_IT+0xb8>
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d137      	bne.n	8001ca2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2202      	movs	r2, #2
 8001c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f9c0 	bl	8001fcc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c50:	223f      	movs	r2, #63	; 0x3f
 8001c52:	409a      	lsls	r2, r3
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0216 	orr.w	r2, r2, #22
 8001c66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	695a      	ldr	r2, [r3, #20]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c76:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d007      	beq.n	8001c90 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f042 0208 	orr.w	r2, r2, #8
 8001c8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0201 	orr.w	r2, r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e005      	b.n	8001cae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001caa:	2302      	movs	r3, #2
 8001cac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cc4:	4b92      	ldr	r3, [pc, #584]	; (8001f10 <HAL_DMA_IRQHandler+0x258>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a92      	ldr	r2, [pc, #584]	; (8001f14 <HAL_DMA_IRQHandler+0x25c>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	0a9b      	lsrs	r3, r3, #10
 8001cd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	409a      	lsls	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d01a      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d013      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0204 	bic.w	r2, r2, #4
 8001d0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	2208      	movs	r2, #8
 8001d12:	409a      	lsls	r2, r3
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1c:	f043 0201 	orr.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d28:	2201      	movs	r2, #1
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d012      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00b      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d46:	2201      	movs	r2, #1
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d52:	f043 0202 	orr.w	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d5e:	2204      	movs	r2, #4
 8001d60:	409a      	lsls	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d012      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d00b      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d88:	f043 0204 	orr.w	r2, r3, #4
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d94:	2210      	movs	r2, #16
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d043      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d03c      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db2:	2210      	movs	r2, #16
 8001db4:	409a      	lsls	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d018      	beq.n	8001dfa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d108      	bne.n	8001de8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d024      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	4798      	blx	r3
 8001de6:	e01f      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d01b      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	4798      	blx	r3
 8001df8:	e016      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d107      	bne.n	8001e18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0208 	bic.w	r2, r2, #8
 8001e16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 808e 	beq.w	8001f56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 8086 	beq.w	8001f56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e4e:	2220      	movs	r2, #32
 8001e50:	409a      	lsls	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d136      	bne.n	8001ed0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 0216 	bic.w	r2, r2, #22
 8001e70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d103      	bne.n	8001e92 <HAL_DMA_IRQHandler+0x1da>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d007      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0208 	bic.w	r2, r2, #8
 8001ea0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea6:	223f      	movs	r2, #63	; 0x3f
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d07d      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	4798      	blx	r3
        }
        return;
 8001ece:	e078      	b.n	8001fc2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01c      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d108      	bne.n	8001efe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d030      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	4798      	blx	r3
 8001efc:	e02b      	b.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d027      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	4798      	blx	r3
 8001f0e:	e022      	b.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
 8001f10:	20000008 	.word	0x20000008
 8001f14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10f      	bne.n	8001f46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 0210 	bic.w	r2, r2, #16
 8001f34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d032      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d022      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2205      	movs	r2, #5
 8001f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0201 	bic.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3301      	adds	r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d307      	bcc.n	8001f9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f2      	bne.n	8001f82 <HAL_DMA_IRQHandler+0x2ca>
 8001f9c:	e000      	b.n	8001fa0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	4798      	blx	r3
 8001fc0:	e000      	b.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001fc2:	bf00      	nop
    }
  }
}
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop

08001fcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fe8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b40      	cmp	r3, #64	; 0x40
 8001ff8:	d108      	bne.n	800200c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800200a:	e007      	b.n	800201c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68ba      	ldr	r2, [r7, #8]
 8002012:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	60da      	str	r2, [r3, #12]
}
 800201c:	bf00      	nop
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	b2db      	uxtb	r3, r3
 8002036:	3b10      	subs	r3, #16
 8002038:	4a14      	ldr	r2, [pc, #80]	; (800208c <DMA_CalcBaseAndBitshift+0x64>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	091b      	lsrs	r3, r3, #4
 8002040:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002042:	4a13      	ldr	r2, [pc, #76]	; (8002090 <DMA_CalcBaseAndBitshift+0x68>)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	461a      	mov	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b03      	cmp	r3, #3
 8002054:	d909      	bls.n	800206a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800205e:	f023 0303 	bic.w	r3, r3, #3
 8002062:	1d1a      	adds	r2, r3, #4
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	659a      	str	r2, [r3, #88]	; 0x58
 8002068:	e007      	b.n	800207a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002072:	f023 0303 	bic.w	r3, r3, #3
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	aaaaaaab 	.word	0xaaaaaaab
 8002090:	080070b0 	.word	0x080070b0

08002094 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d11f      	bne.n	80020ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	d855      	bhi.n	8002160 <DMA_CheckFifoParam+0xcc>
 80020b4:	a201      	add	r2, pc, #4	; (adr r2, 80020bc <DMA_CheckFifoParam+0x28>)
 80020b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ba:	bf00      	nop
 80020bc:	080020cd 	.word	0x080020cd
 80020c0:	080020df 	.word	0x080020df
 80020c4:	080020cd 	.word	0x080020cd
 80020c8:	08002161 	.word	0x08002161
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d045      	beq.n	8002164 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020dc:	e042      	b.n	8002164 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020e6:	d13f      	bne.n	8002168 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020ec:	e03c      	b.n	8002168 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020f6:	d121      	bne.n	800213c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d836      	bhi.n	800216c <DMA_CheckFifoParam+0xd8>
 80020fe:	a201      	add	r2, pc, #4	; (adr r2, 8002104 <DMA_CheckFifoParam+0x70>)
 8002100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002104:	08002115 	.word	0x08002115
 8002108:	0800211b 	.word	0x0800211b
 800210c:	08002115 	.word	0x08002115
 8002110:	0800212d 	.word	0x0800212d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
      break;
 8002118:	e02f      	b.n	800217a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d024      	beq.n	8002170 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800212a:	e021      	b.n	8002170 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002134:	d11e      	bne.n	8002174 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800213a:	e01b      	b.n	8002174 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b02      	cmp	r3, #2
 8002140:	d902      	bls.n	8002148 <DMA_CheckFifoParam+0xb4>
 8002142:	2b03      	cmp	r3, #3
 8002144:	d003      	beq.n	800214e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002146:	e018      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
      break;
 800214c:	e015      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00e      	beq.n	8002178 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	73fb      	strb	r3, [r7, #15]
      break;
 800215e:	e00b      	b.n	8002178 <DMA_CheckFifoParam+0xe4>
      break;
 8002160:	bf00      	nop
 8002162:	e00a      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002164:	bf00      	nop
 8002166:	e008      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002168:	bf00      	nop
 800216a:	e006      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 800216c:	bf00      	nop
 800216e:	e004      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002170:	bf00      	nop
 8002172:	e002      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;   
 8002174:	bf00      	nop
 8002176:	e000      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002178:	bf00      	nop
    }
  } 
  
  return status; 
 800217a:	7bfb      	ldrb	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002188:	b480      	push	{r7}
 800218a:	b089      	sub	sp, #36	; 0x24
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800219e:	2300      	movs	r3, #0
 80021a0:	61fb      	str	r3, [r7, #28]
 80021a2:	e165      	b.n	8002470 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021a4:	2201      	movs	r2, #1
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	429a      	cmp	r2, r3
 80021be:	f040 8154 	bne.w	800246a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d003      	beq.n	80021d2 <HAL_GPIO_Init+0x4a>
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b12      	cmp	r3, #18
 80021d0:	d123      	bne.n	800221a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	08da      	lsrs	r2, r3, #3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3208      	adds	r2, #8
 80021da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	220f      	movs	r2, #15
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	08da      	lsrs	r2, r3, #3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3208      	adds	r2, #8
 8002214:	69b9      	ldr	r1, [r7, #24]
 8002216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	2203      	movs	r2, #3
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4013      	ands	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0203 	and.w	r2, r3, #3
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4313      	orrs	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d00b      	beq.n	800226e <HAL_GPIO_Init+0xe6>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d007      	beq.n	800226e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002262:	2b11      	cmp	r3, #17
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b12      	cmp	r3, #18
 800226c:	d130      	bne.n	80022d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	2203      	movs	r2, #3
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4013      	ands	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a4:	2201      	movs	r2, #1
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4013      	ands	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	091b      	lsrs	r3, r3, #4
 80022ba:	f003 0201 	and.w	r2, r3, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 80ae 	beq.w	800246a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	4b5c      	ldr	r3, [pc, #368]	; (8002484 <HAL_GPIO_Init+0x2fc>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	4a5b      	ldr	r2, [pc, #364]	; (8002484 <HAL_GPIO_Init+0x2fc>)
 8002318:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800231c:	6453      	str	r3, [r2, #68]	; 0x44
 800231e:	4b59      	ldr	r3, [pc, #356]	; (8002484 <HAL_GPIO_Init+0x2fc>)
 8002320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800232a:	4a57      	ldr	r2, [pc, #348]	; (8002488 <HAL_GPIO_Init+0x300>)
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	089b      	lsrs	r3, r3, #2
 8002330:	3302      	adds	r3, #2
 8002332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002336:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	220f      	movs	r2, #15
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43db      	mvns	r3, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4013      	ands	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a4e      	ldr	r2, [pc, #312]	; (800248c <HAL_GPIO_Init+0x304>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d025      	beq.n	80023a2 <HAL_GPIO_Init+0x21a>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a4d      	ldr	r2, [pc, #308]	; (8002490 <HAL_GPIO_Init+0x308>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d01f      	beq.n	800239e <HAL_GPIO_Init+0x216>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a4c      	ldr	r2, [pc, #304]	; (8002494 <HAL_GPIO_Init+0x30c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d019      	beq.n	800239a <HAL_GPIO_Init+0x212>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a4b      	ldr	r2, [pc, #300]	; (8002498 <HAL_GPIO_Init+0x310>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d013      	beq.n	8002396 <HAL_GPIO_Init+0x20e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a4a      	ldr	r2, [pc, #296]	; (800249c <HAL_GPIO_Init+0x314>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00d      	beq.n	8002392 <HAL_GPIO_Init+0x20a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a49      	ldr	r2, [pc, #292]	; (80024a0 <HAL_GPIO_Init+0x318>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d007      	beq.n	800238e <HAL_GPIO_Init+0x206>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a48      	ldr	r2, [pc, #288]	; (80024a4 <HAL_GPIO_Init+0x31c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d101      	bne.n	800238a <HAL_GPIO_Init+0x202>
 8002386:	2306      	movs	r3, #6
 8002388:	e00c      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 800238a:	2307      	movs	r3, #7
 800238c:	e00a      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 800238e:	2305      	movs	r3, #5
 8002390:	e008      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 8002392:	2304      	movs	r3, #4
 8002394:	e006      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 8002396:	2303      	movs	r3, #3
 8002398:	e004      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 800239a:	2302      	movs	r3, #2
 800239c:	e002      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <HAL_GPIO_Init+0x21c>
 80023a2:	2300      	movs	r3, #0
 80023a4:	69fa      	ldr	r2, [r7, #28]
 80023a6:	f002 0203 	and.w	r2, r2, #3
 80023aa:	0092      	lsls	r2, r2, #2
 80023ac:	4093      	lsls	r3, r2
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023b4:	4934      	ldr	r1, [pc, #208]	; (8002488 <HAL_GPIO_Init+0x300>)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	089b      	lsrs	r3, r3, #2
 80023ba:	3302      	adds	r3, #2
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c2:	4b39      	ldr	r3, [pc, #228]	; (80024a8 <HAL_GPIO_Init+0x320>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4013      	ands	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023e6:	4a30      	ldr	r2, [pc, #192]	; (80024a8 <HAL_GPIO_Init+0x320>)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023ec:	4b2e      	ldr	r3, [pc, #184]	; (80024a8 <HAL_GPIO_Init+0x320>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002410:	4a25      	ldr	r2, [pc, #148]	; (80024a8 <HAL_GPIO_Init+0x320>)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002416:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <HAL_GPIO_Init+0x320>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800243a:	4a1b      	ldr	r2, [pc, #108]	; (80024a8 <HAL_GPIO_Init+0x320>)
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002440:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <HAL_GPIO_Init+0x320>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	43db      	mvns	r3, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002464:	4a10      	ldr	r2, [pc, #64]	; (80024a8 <HAL_GPIO_Init+0x320>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3301      	adds	r3, #1
 800246e:	61fb      	str	r3, [r7, #28]
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	2b0f      	cmp	r3, #15
 8002474:	f67f ae96 	bls.w	80021a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002478:	bf00      	nop
 800247a:	3724      	adds	r7, #36	; 0x24
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	40023800 	.word	0x40023800
 8002488:	40013800 	.word	0x40013800
 800248c:	40020000 	.word	0x40020000
 8002490:	40020400 	.word	0x40020400
 8002494:	40020800 	.word	0x40020800
 8002498:	40020c00 	.word	0x40020c00
 800249c:	40021000 	.word	0x40021000
 80024a0:	40021400 	.word	0x40021400
 80024a4:	40021800 	.word	0x40021800
 80024a8:	40013c00 	.word	0x40013c00

080024ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	887b      	ldrh	r3, [r7, #2]
 80024be:	4013      	ands	r3, r2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d002      	beq.n	80024ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	e001      	b.n	80024ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024ca:	2300      	movs	r3, #0
 80024cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	807b      	strh	r3, [r7, #2]
 80024e8:	4613      	mov	r3, r2
 80024ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024ec:	787b      	ldrb	r3, [r7, #1]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024f8:	e003      	b.n	8002502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024fa:	887b      	ldrh	r3, [r7, #2]
 80024fc:	041a      	lsls	r2, r3, #16
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	619a      	str	r2, [r3, #24]
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0ca      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b67      	ldr	r3, [pc, #412]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 030f 	and.w	r3, r3, #15
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d90c      	bls.n	800254c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b64      	ldr	r3, [pc, #400]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800253a:	4b62      	ldr	r3, [pc, #392]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	429a      	cmp	r2, r3
 8002546:	d001      	beq.n	800254c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0b6      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d020      	beq.n	800259a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002564:	4b58      	ldr	r3, [pc, #352]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	4a57      	ldr	r2, [pc, #348]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 800256a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800256e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800257c:	4b52      	ldr	r3, [pc, #328]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	4a51      	ldr	r2, [pc, #324]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002582:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002588:	4b4f      	ldr	r3, [pc, #316]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	494c      	ldr	r1, [pc, #304]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d044      	beq.n	8002630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ae:	4b46      	ldr	r3, [pc, #280]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d119      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e07d      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d003      	beq.n	80025ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ce:	4b3e      	ldr	r3, [pc, #248]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d109      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e06d      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025de:	4b3a      	ldr	r3, [pc, #232]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e065      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ee:	4b36      	ldr	r3, [pc, #216]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f023 0203 	bic.w	r2, r3, #3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4933      	ldr	r1, [pc, #204]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002600:	f7fe fd30 	bl	8001064 <HAL_GetTick>
 8002604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	e00a      	b.n	800261e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7fe fd2c 	bl	8001064 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	; 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e04d      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	4b2a      	ldr	r3, [pc, #168]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 020c 	and.w	r2, r3, #12
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	429a      	cmp	r2, r3
 800262e:	d1eb      	bne.n	8002608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002630:	4b24      	ldr	r3, [pc, #144]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 030f 	and.w	r3, r3, #15
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	429a      	cmp	r2, r3
 800263c:	d20c      	bcs.n	8002658 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800263e:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002646:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <HAL_RCC_ClockConfig+0x1b4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d001      	beq.n	8002658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e030      	b.n	80026ba <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d008      	beq.n	8002676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002664:	4b18      	ldr	r3, [pc, #96]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4915      	ldr	r1, [pc, #84]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002672:	4313      	orrs	r3, r2
 8002674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d009      	beq.n	8002696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002682:	4b11      	ldr	r3, [pc, #68]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	490d      	ldr	r1, [pc, #52]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002696:	f000 f81d 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 800269a:	4601      	mov	r1, r0
 800269c:	4b0a      	ldr	r3, [pc, #40]	; (80026c8 <HAL_RCC_ClockConfig+0x1b8>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	4a09      	ldr	r2, [pc, #36]	; (80026cc <HAL_RCC_ClockConfig+0x1bc>)
 80026a8:	5cd3      	ldrb	r3, [r2, r3]
 80026aa:	fa21 f303 	lsr.w	r3, r1, r3
 80026ae:	4a08      	ldr	r2, [pc, #32]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 80026b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80026b2:	2000      	movs	r0, #0
 80026b4:	f7fe fc92 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40023c00 	.word	0x40023c00
 80026c8:	40023800 	.word	0x40023800
 80026cc:	080070b8 	.word	0x080070b8
 80026d0:	20000008 	.word	0x20000008

080026d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	2300      	movs	r3, #0
 80026e4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026ea:	4b63      	ldr	r3, [pc, #396]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	d007      	beq.n	8002706 <HAL_RCC_GetSysClockFreq+0x32>
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d008      	beq.n	800270c <HAL_RCC_GetSysClockFreq+0x38>
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 80b4 	bne.w	8002868 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002700:	4b5e      	ldr	r3, [pc, #376]	; (800287c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002702:	60bb      	str	r3, [r7, #8]
       break;
 8002704:	e0b3      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002706:	4b5d      	ldr	r3, [pc, #372]	; (800287c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002708:	60bb      	str	r3, [r7, #8]
      break;
 800270a:	e0b0      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800270c:	4b5a      	ldr	r3, [pc, #360]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002714:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002716:	4b58      	ldr	r3, [pc, #352]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d04a      	beq.n	80027b8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002722:	4b55      	ldr	r3, [pc, #340]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	099b      	lsrs	r3, r3, #6
 8002728:	f04f 0400 	mov.w	r4, #0
 800272c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	ea03 0501 	and.w	r5, r3, r1
 8002738:	ea04 0602 	and.w	r6, r4, r2
 800273c:	4629      	mov	r1, r5
 800273e:	4632      	mov	r2, r6
 8002740:	f04f 0300 	mov.w	r3, #0
 8002744:	f04f 0400 	mov.w	r4, #0
 8002748:	0154      	lsls	r4, r2, #5
 800274a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800274e:	014b      	lsls	r3, r1, #5
 8002750:	4619      	mov	r1, r3
 8002752:	4622      	mov	r2, r4
 8002754:	1b49      	subs	r1, r1, r5
 8002756:	eb62 0206 	sbc.w	r2, r2, r6
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	f04f 0400 	mov.w	r4, #0
 8002762:	0194      	lsls	r4, r2, #6
 8002764:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002768:	018b      	lsls	r3, r1, #6
 800276a:	1a5b      	subs	r3, r3, r1
 800276c:	eb64 0402 	sbc.w	r4, r4, r2
 8002770:	f04f 0100 	mov.w	r1, #0
 8002774:	f04f 0200 	mov.w	r2, #0
 8002778:	00e2      	lsls	r2, r4, #3
 800277a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800277e:	00d9      	lsls	r1, r3, #3
 8002780:	460b      	mov	r3, r1
 8002782:	4614      	mov	r4, r2
 8002784:	195b      	adds	r3, r3, r5
 8002786:	eb44 0406 	adc.w	r4, r4, r6
 800278a:	f04f 0100 	mov.w	r1, #0
 800278e:	f04f 0200 	mov.w	r2, #0
 8002792:	02a2      	lsls	r2, r4, #10
 8002794:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002798:	0299      	lsls	r1, r3, #10
 800279a:	460b      	mov	r3, r1
 800279c:	4614      	mov	r4, r2
 800279e:	4618      	mov	r0, r3
 80027a0:	4621      	mov	r1, r4
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f04f 0400 	mov.w	r4, #0
 80027a8:	461a      	mov	r2, r3
 80027aa:	4623      	mov	r3, r4
 80027ac:	f7fe fa74 	bl	8000c98 <__aeabi_uldivmod>
 80027b0:	4603      	mov	r3, r0
 80027b2:	460c      	mov	r4, r1
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	e049      	b.n	800284c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b8:	4b2f      	ldr	r3, [pc, #188]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	099b      	lsrs	r3, r3, #6
 80027be:	f04f 0400 	mov.w	r4, #0
 80027c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	ea03 0501 	and.w	r5, r3, r1
 80027ce:	ea04 0602 	and.w	r6, r4, r2
 80027d2:	4629      	mov	r1, r5
 80027d4:	4632      	mov	r2, r6
 80027d6:	f04f 0300 	mov.w	r3, #0
 80027da:	f04f 0400 	mov.w	r4, #0
 80027de:	0154      	lsls	r4, r2, #5
 80027e0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80027e4:	014b      	lsls	r3, r1, #5
 80027e6:	4619      	mov	r1, r3
 80027e8:	4622      	mov	r2, r4
 80027ea:	1b49      	subs	r1, r1, r5
 80027ec:	eb62 0206 	sbc.w	r2, r2, r6
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	f04f 0400 	mov.w	r4, #0
 80027f8:	0194      	lsls	r4, r2, #6
 80027fa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80027fe:	018b      	lsls	r3, r1, #6
 8002800:	1a5b      	subs	r3, r3, r1
 8002802:	eb64 0402 	sbc.w	r4, r4, r2
 8002806:	f04f 0100 	mov.w	r1, #0
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	00e2      	lsls	r2, r4, #3
 8002810:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002814:	00d9      	lsls	r1, r3, #3
 8002816:	460b      	mov	r3, r1
 8002818:	4614      	mov	r4, r2
 800281a:	195b      	adds	r3, r3, r5
 800281c:	eb44 0406 	adc.w	r4, r4, r6
 8002820:	f04f 0100 	mov.w	r1, #0
 8002824:	f04f 0200 	mov.w	r2, #0
 8002828:	02a2      	lsls	r2, r4, #10
 800282a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800282e:	0299      	lsls	r1, r3, #10
 8002830:	460b      	mov	r3, r1
 8002832:	4614      	mov	r4, r2
 8002834:	4618      	mov	r0, r3
 8002836:	4621      	mov	r1, r4
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f04f 0400 	mov.w	r4, #0
 800283e:	461a      	mov	r2, r3
 8002840:	4623      	mov	r3, r4
 8002842:	f7fe fa29 	bl	8000c98 <__aeabi_uldivmod>
 8002846:	4603      	mov	r3, r0
 8002848:	460c      	mov	r4, r1
 800284a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800284c:	4b0a      	ldr	r3, [pc, #40]	; (8002878 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	0c1b      	lsrs	r3, r3, #16
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	3301      	adds	r3, #1
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	fbb2 f3f3 	udiv	r3, r2, r3
 8002864:	60bb      	str	r3, [r7, #8]
      break;
 8002866:	e002      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002868:	4b04      	ldr	r3, [pc, #16]	; (800287c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800286a:	60bb      	str	r3, [r7, #8]
      break;
 800286c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800286e:	68bb      	ldr	r3, [r7, #8]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002878:	40023800 	.word	0x40023800
 800287c:	00f42400 	.word	0x00f42400

08002880 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d075      	beq.n	8002984 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002898:	4ba2      	ldr	r3, [pc, #648]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d00c      	beq.n	80028be <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028a4:	4b9f      	ldr	r3, [pc, #636]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d112      	bne.n	80028d6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028b0:	4b9c      	ldr	r3, [pc, #624]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028bc:	d10b      	bne.n	80028d6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028be:	4b99      	ldr	r3, [pc, #612]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d05b      	beq.n	8002982 <HAL_RCC_OscConfig+0x102>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d157      	bne.n	8002982 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e20b      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028de:	d106      	bne.n	80028ee <HAL_RCC_OscConfig+0x6e>
 80028e0:	4b90      	ldr	r3, [pc, #576]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a8f      	ldr	r2, [pc, #572]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	e01d      	b.n	800292a <HAL_RCC_OscConfig+0xaa>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028f6:	d10c      	bne.n	8002912 <HAL_RCC_OscConfig+0x92>
 80028f8:	4b8a      	ldr	r3, [pc, #552]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a89      	ldr	r2, [pc, #548]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80028fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b87      	ldr	r3, [pc, #540]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a86      	ldr	r2, [pc, #536]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 800290a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	e00b      	b.n	800292a <HAL_RCC_OscConfig+0xaa>
 8002912:	4b84      	ldr	r3, [pc, #528]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a83      	ldr	r2, [pc, #524]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002918:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800291c:	6013      	str	r3, [r2, #0]
 800291e:	4b81      	ldr	r3, [pc, #516]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a80      	ldr	r2, [pc, #512]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002924:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002928:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d013      	beq.n	800295a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002932:	f7fe fb97 	bl	8001064 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800293a:	f7fe fb93 	bl	8001064 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b64      	cmp	r3, #100	; 0x64
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e1d0      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800294c:	4b75      	ldr	r3, [pc, #468]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0xba>
 8002958:	e014      	b.n	8002984 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295a:	f7fe fb83 	bl	8001064 <HAL_GetTick>
 800295e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002962:	f7fe fb7f 	bl	8001064 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b64      	cmp	r3, #100	; 0x64
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e1bc      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002974:	4b6b      	ldr	r3, [pc, #428]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1f0      	bne.n	8002962 <HAL_RCC_OscConfig+0xe2>
 8002980:	e000      	b.n	8002984 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002982:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d063      	beq.n	8002a58 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002990:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00b      	beq.n	80029b4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800299c:	4b61      	ldr	r3, [pc, #388]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d11c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029a8:	4b5e      	ldr	r3, [pc, #376]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d116      	bne.n	80029e2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029b4:	4b5b      	ldr	r3, [pc, #364]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_OscConfig+0x14c>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e190      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029cc:	4b55      	ldr	r3, [pc, #340]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4952      	ldr	r1, [pc, #328]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029e0:	e03a      	b.n	8002a58 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d020      	beq.n	8002a2c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029ea:	4b4f      	ldr	r3, [pc, #316]	; (8002b28 <HAL_RCC_OscConfig+0x2a8>)
 80029ec:	2201      	movs	r2, #1
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f0:	f7fe fb38 	bl	8001064 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f8:	f7fe fb34 	bl	8001064 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e171      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a0a:	4b46      	ldr	r3, [pc, #280]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0f0      	beq.n	80029f8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a16:	4b43      	ldr	r3, [pc, #268]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	493f      	ldr	r1, [pc, #252]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	600b      	str	r3, [r1, #0]
 8002a2a:	e015      	b.n	8002a58 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a2c:	4b3e      	ldr	r3, [pc, #248]	; (8002b28 <HAL_RCC_OscConfig+0x2a8>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7fe fb17 	bl	8001064 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7fe fb13 	bl	8001064 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e150      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a4c:	4b35      	ldr	r3, [pc, #212]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d030      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d016      	beq.n	8002a9a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a6c:	4b2f      	ldr	r3, [pc, #188]	; (8002b2c <HAL_RCC_OscConfig+0x2ac>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a72:	f7fe faf7 	bl	8001064 <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a7a:	f7fe faf3 	bl	8001064 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e130      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a8c:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002a8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f0      	beq.n	8002a7a <HAL_RCC_OscConfig+0x1fa>
 8002a98:	e015      	b.n	8002ac6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a9a:	4b24      	ldr	r3, [pc, #144]	; (8002b2c <HAL_RCC_OscConfig+0x2ac>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa0:	f7fe fae0 	bl	8001064 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aa8:	f7fe fadc 	bl	8001064 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e119      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aba:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 809f 	beq.w	8002c12 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad8:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10f      	bne.n	8002b04 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	4a0d      	ldr	r2, [pc, #52]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af2:	6413      	str	r3, [r2, #64]	; 0x40
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <HAL_RCC_OscConfig+0x2a4>)
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b00:	2301      	movs	r3, #1
 8002b02:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b04:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <HAL_RCC_OscConfig+0x2b0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d120      	bne.n	8002b52 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b10:	4b07      	ldr	r3, [pc, #28]	; (8002b30 <HAL_RCC_OscConfig+0x2b0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a06      	ldr	r2, [pc, #24]	; (8002b30 <HAL_RCC_OscConfig+0x2b0>)
 8002b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b1c:	f7fe faa2 	bl	8001064 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b22:	e010      	b.n	8002b46 <HAL_RCC_OscConfig+0x2c6>
 8002b24:	40023800 	.word	0x40023800
 8002b28:	42470000 	.word	0x42470000
 8002b2c:	42470e80 	.word	0x42470e80
 8002b30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b34:	f7fe fa96 	bl	8001064 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e0d3      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b46:	4b6c      	ldr	r3, [pc, #432]	; (8002cf8 <HAL_RCC_OscConfig+0x478>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d106      	bne.n	8002b68 <HAL_RCC_OscConfig+0x2e8>
 8002b5a:	4b68      	ldr	r3, [pc, #416]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a67      	ldr	r2, [pc, #412]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
 8002b66:	e01c      	b.n	8002ba2 <HAL_RCC_OscConfig+0x322>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b05      	cmp	r3, #5
 8002b6e:	d10c      	bne.n	8002b8a <HAL_RCC_OscConfig+0x30a>
 8002b70:	4b62      	ldr	r3, [pc, #392]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b74:	4a61      	ldr	r2, [pc, #388]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b76:	f043 0304 	orr.w	r3, r3, #4
 8002b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b7c:	4b5f      	ldr	r3, [pc, #380]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b80:	4a5e      	ldr	r2, [pc, #376]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b82:	f043 0301 	orr.w	r3, r3, #1
 8002b86:	6713      	str	r3, [r2, #112]	; 0x70
 8002b88:	e00b      	b.n	8002ba2 <HAL_RCC_OscConfig+0x322>
 8002b8a:	4b5c      	ldr	r3, [pc, #368]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8e:	4a5b      	ldr	r2, [pc, #364]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b90:	f023 0301 	bic.w	r3, r3, #1
 8002b94:	6713      	str	r3, [r2, #112]	; 0x70
 8002b96:	4b59      	ldr	r3, [pc, #356]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b9a:	4a58      	ldr	r2, [pc, #352]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002b9c:	f023 0304 	bic.w	r3, r3, #4
 8002ba0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d015      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002baa:	f7fe fa5b 	bl	8001064 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb0:	e00a      	b.n	8002bc8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb2:	f7fe fa57 	bl	8001064 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e092      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc8:	4b4c      	ldr	r3, [pc, #304]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0ee      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x332>
 8002bd4:	e014      	b.n	8002c00 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd6:	f7fe fa45 	bl	8001064 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bdc:	e00a      	b.n	8002bf4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bde:	f7fe fa41 	bl	8001064 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e07c      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bf4:	4b41      	ldr	r3, [pc, #260]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1ee      	bne.n	8002bde <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c00:	7dfb      	ldrb	r3, [r7, #23]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d105      	bne.n	8002c12 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c06:	4b3d      	ldr	r3, [pc, #244]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	4a3c      	ldr	r2, [pc, #240]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002c0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d068      	beq.n	8002cec <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c1a:	4b38      	ldr	r3, [pc, #224]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d060      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d145      	bne.n	8002cba <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b34      	ldr	r3, [pc, #208]	; (8002d00 <HAL_RCC_OscConfig+0x480>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c34:	f7fe fa16 	bl	8001064 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c3c:	f7fe fa12 	bl	8001064 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e04f      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4e:	4b2b      	ldr	r3, [pc, #172]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69da      	ldr	r2, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	019b      	lsls	r3, r3, #6
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c70:	085b      	lsrs	r3, r3, #1
 8002c72:	3b01      	subs	r3, #1
 8002c74:	041b      	lsls	r3, r3, #16
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7c:	061b      	lsls	r3, r3, #24
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	071b      	lsls	r3, r3, #28
 8002c86:	491d      	ldr	r1, [pc, #116]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <HAL_RCC_OscConfig+0x480>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c92:	f7fe f9e7 	bl	8001064 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c9a:	f7fe f9e3 	bl	8001064 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e020      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cac:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x41a>
 8002cb8:	e018      	b.n	8002cec <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <HAL_RCC_OscConfig+0x480>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc0:	f7fe f9d0 	bl	8001064 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fe f9cc 	bl	8001064 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e009      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cda:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <HAL_RCC_OscConfig+0x47c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x448>
 8002ce6:	e001      	b.n	8002cec <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	42470060 	.word	0x42470060

08002d04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e056      	b.n	8002dc4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d106      	bne.n	8002d36 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f001 fa37 	bl	80041a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d4c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	ea42 0103 	orr.w	r1, r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	0c1b      	lsrs	r3, r3, #16
 8002d94:	f003 0104 	and.w	r1, r3, #4
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	69da      	ldr	r2, [r3, #28]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002db2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e01d      	b.n	8002e1a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f001 fcb8 	bl	8004768 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3304      	adds	r3, #4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	f000 fa34 	bl	8003278 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d101      	bne.n	8002e34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e01d      	b.n	8002e70 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d106      	bne.n	8002e4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f001 fc57 	bl	80046fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4610      	mov	r0, r2
 8002e62:	f000 fa09 	bl	8003278 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d122      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d11b      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0202 	mvn.w	r2, #2
 8002ea4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 f9be 	bl	800323c <HAL_TIM_IC_CaptureCallback>
 8002ec0:	e005      	b.n	8002ece <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 f9b0 	bl	8003228 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f9c1 	bl	8003250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f003 0304 	and.w	r3, r3, #4
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d122      	bne.n	8002f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b04      	cmp	r3, #4
 8002eee:	d11b      	bne.n	8002f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f06f 0204 	mvn.w	r2, #4
 8002ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2202      	movs	r2, #2
 8002efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f994 	bl	800323c <HAL_TIM_IC_CaptureCallback>
 8002f14:	e005      	b.n	8002f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 f986 	bl	8003228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f997 	bl	8003250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d122      	bne.n	8002f7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	f003 0308 	and.w	r3, r3, #8
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d11b      	bne.n	8002f7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f06f 0208 	mvn.w	r2, #8
 8002f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2204      	movs	r2, #4
 8002f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d003      	beq.n	8002f6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f96a 	bl	800323c <HAL_TIM_IC_CaptureCallback>
 8002f68:	e005      	b.n	8002f76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f95c 	bl	8003228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f96d 	bl	8003250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	f003 0310 	and.w	r3, r3, #16
 8002f86:	2b10      	cmp	r3, #16
 8002f88:	d122      	bne.n	8002fd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	2b10      	cmp	r3, #16
 8002f96:	d11b      	bne.n	8002fd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f06f 0210 	mvn.w	r2, #16
 8002fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2208      	movs	r2, #8
 8002fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f940 	bl	800323c <HAL_TIM_IC_CaptureCallback>
 8002fbc:	e005      	b.n	8002fca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f932 	bl	8003228 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f943 	bl	8003250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10e      	bne.n	8002ffc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d107      	bne.n	8002ffc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f06f 0201 	mvn.w	r2, #1
 8002ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f90c 	bl	8003214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003006:	2b80      	cmp	r3, #128	; 0x80
 8003008:	d10e      	bne.n	8003028 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003014:	2b80      	cmp	r3, #128	; 0x80
 8003016:	d107      	bne.n	8003028 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 fbc7 	bl	80037b6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b40      	cmp	r3, #64	; 0x40
 8003034:	d10e      	bne.n	8003054 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003040:	2b40      	cmp	r3, #64	; 0x40
 8003042:	d107      	bne.n	8003054 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800304c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f908 	bl	8003264 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	2b20      	cmp	r3, #32
 8003060:	d10e      	bne.n	8003080 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	f003 0320 	and.w	r3, r3, #32
 800306c:	2b20      	cmp	r3, #32
 800306e:	d107      	bne.n	8003080 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f06f 0220 	mvn.w	r2, #32
 8003078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fb91 	bl	80037a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003080:	bf00      	nop
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800309e:	2302      	movs	r3, #2
 80030a0:	e0b4      	b.n	800320c <HAL_TIM_PWM_ConfigChannel+0x184>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2202      	movs	r2, #2
 80030ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	f200 809f 	bhi.w	80031f8 <HAL_TIM_PWM_ConfigChannel+0x170>
 80030ba:	a201      	add	r2, pc, #4	; (adr r2, 80030c0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80030bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c0:	080030f5 	.word	0x080030f5
 80030c4:	080031f9 	.word	0x080031f9
 80030c8:	080031f9 	.word	0x080031f9
 80030cc:	080031f9 	.word	0x080031f9
 80030d0:	08003135 	.word	0x08003135
 80030d4:	080031f9 	.word	0x080031f9
 80030d8:	080031f9 	.word	0x080031f9
 80030dc:	080031f9 	.word	0x080031f9
 80030e0:	08003177 	.word	0x08003177
 80030e4:	080031f9 	.word	0x080031f9
 80030e8:	080031f9 	.word	0x080031f9
 80030ec:	080031f9 	.word	0x080031f9
 80030f0:	080031b7 	.word	0x080031b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68b9      	ldr	r1, [r7, #8]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 f95c 	bl	80033b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0208 	orr.w	r2, r2, #8
 800310e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699a      	ldr	r2, [r3, #24]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0204 	bic.w	r2, r2, #4
 800311e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6999      	ldr	r1, [r3, #24]
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	619a      	str	r2, [r3, #24]
      break;
 8003132:	e062      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68b9      	ldr	r1, [r7, #8]
 800313a:	4618      	mov	r0, r3
 800313c:	f000 f9ac 	bl	8003498 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699a      	ldr	r2, [r3, #24]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800314e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800315e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6999      	ldr	r1, [r3, #24]
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	021a      	lsls	r2, r3, #8
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	619a      	str	r2, [r3, #24]
      break;
 8003174:	e041      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68b9      	ldr	r1, [r7, #8]
 800317c:	4618      	mov	r0, r3
 800317e:	f000 fa01 	bl	8003584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	69da      	ldr	r2, [r3, #28]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f042 0208 	orr.w	r2, r2, #8
 8003190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0204 	bic.w	r2, r2, #4
 80031a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69d9      	ldr	r1, [r3, #28]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	61da      	str	r2, [r3, #28]
      break;
 80031b4:	e021      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68b9      	ldr	r1, [r7, #8]
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 fa55 	bl	800366c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69da      	ldr	r2, [r3, #28]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69d9      	ldr	r1, [r3, #28]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	021a      	lsls	r2, r3, #8
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	61da      	str	r2, [r3, #28]
      break;
 80031f6:	e000      	b.n	80031fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80031f8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a40      	ldr	r2, [pc, #256]	; (800338c <TIM_Base_SetConfig+0x114>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d013      	beq.n	80032b8 <TIM_Base_SetConfig+0x40>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003296:	d00f      	beq.n	80032b8 <TIM_Base_SetConfig+0x40>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a3d      	ldr	r2, [pc, #244]	; (8003390 <TIM_Base_SetConfig+0x118>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d00b      	beq.n	80032b8 <TIM_Base_SetConfig+0x40>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a3c      	ldr	r2, [pc, #240]	; (8003394 <TIM_Base_SetConfig+0x11c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d007      	beq.n	80032b8 <TIM_Base_SetConfig+0x40>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a3b      	ldr	r2, [pc, #236]	; (8003398 <TIM_Base_SetConfig+0x120>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d003      	beq.n	80032b8 <TIM_Base_SetConfig+0x40>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a3a      	ldr	r2, [pc, #232]	; (800339c <TIM_Base_SetConfig+0x124>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d108      	bne.n	80032ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a2f      	ldr	r2, [pc, #188]	; (800338c <TIM_Base_SetConfig+0x114>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d02b      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d8:	d027      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a2c      	ldr	r2, [pc, #176]	; (8003390 <TIM_Base_SetConfig+0x118>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d023      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a2b      	ldr	r2, [pc, #172]	; (8003394 <TIM_Base_SetConfig+0x11c>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d01f      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a2a      	ldr	r2, [pc, #168]	; (8003398 <TIM_Base_SetConfig+0x120>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d01b      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a29      	ldr	r2, [pc, #164]	; (800339c <TIM_Base_SetConfig+0x124>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d017      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a28      	ldr	r2, [pc, #160]	; (80033a0 <TIM_Base_SetConfig+0x128>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d013      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a27      	ldr	r2, [pc, #156]	; (80033a4 <TIM_Base_SetConfig+0x12c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d00f      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a26      	ldr	r2, [pc, #152]	; (80033a8 <TIM_Base_SetConfig+0x130>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d00b      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a25      	ldr	r2, [pc, #148]	; (80033ac <TIM_Base_SetConfig+0x134>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d007      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a24      	ldr	r2, [pc, #144]	; (80033b0 <TIM_Base_SetConfig+0x138>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d003      	beq.n	800332a <TIM_Base_SetConfig+0xb2>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a23      	ldr	r2, [pc, #140]	; (80033b4 <TIM_Base_SetConfig+0x13c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d108      	bne.n	800333c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	4313      	orrs	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a0a      	ldr	r2, [pc, #40]	; (800338c <TIM_Base_SetConfig+0x114>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d003      	beq.n	8003370 <TIM_Base_SetConfig+0xf8>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a0c      	ldr	r2, [pc, #48]	; (800339c <TIM_Base_SetConfig+0x124>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d103      	bne.n	8003378 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	615a      	str	r2, [r3, #20]
}
 800337e:	bf00      	nop
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40010000 	.word	0x40010000
 8003390:	40000400 	.word	0x40000400
 8003394:	40000800 	.word	0x40000800
 8003398:	40000c00 	.word	0x40000c00
 800339c:	40010400 	.word	0x40010400
 80033a0:	40014000 	.word	0x40014000
 80033a4:	40014400 	.word	0x40014400
 80033a8:	40014800 	.word	0x40014800
 80033ac:	40001800 	.word	0x40001800
 80033b0:	40001c00 	.word	0x40001c00
 80033b4:	40002000 	.word	0x40002000

080033b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	f023 0201 	bic.w	r2, r3, #1
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f023 0302 	bic.w	r3, r3, #2
 8003400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a20      	ldr	r2, [pc, #128]	; (8003490 <TIM_OC1_SetConfig+0xd8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d003      	beq.n	800341c <TIM_OC1_SetConfig+0x64>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a1f      	ldr	r2, [pc, #124]	; (8003494 <TIM_OC1_SetConfig+0xdc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d10c      	bne.n	8003436 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f023 0308 	bic.w	r3, r3, #8
 8003422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	4313      	orrs	r3, r2
 800342c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f023 0304 	bic.w	r3, r3, #4
 8003434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a15      	ldr	r2, [pc, #84]	; (8003490 <TIM_OC1_SetConfig+0xd8>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d003      	beq.n	8003446 <TIM_OC1_SetConfig+0x8e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a14      	ldr	r2, [pc, #80]	; (8003494 <TIM_OC1_SetConfig+0xdc>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d111      	bne.n	800346a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800344c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	621a      	str	r2, [r3, #32]
}
 8003484:	bf00      	nop
 8003486:	371c      	adds	r7, #28
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	40010000 	.word	0x40010000
 8003494:	40010400 	.word	0x40010400

08003498 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f023 0210 	bic.w	r2, r3, #16
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	021b      	lsls	r3, r3, #8
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4313      	orrs	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f023 0320 	bic.w	r3, r3, #32
 80034e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a22      	ldr	r2, [pc, #136]	; (800357c <TIM_OC2_SetConfig+0xe4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d003      	beq.n	8003500 <TIM_OC2_SetConfig+0x68>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a21      	ldr	r2, [pc, #132]	; (8003580 <TIM_OC2_SetConfig+0xe8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d10d      	bne.n	800351c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800351a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a17      	ldr	r2, [pc, #92]	; (800357c <TIM_OC2_SetConfig+0xe4>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d003      	beq.n	800352c <TIM_OC2_SetConfig+0x94>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a16      	ldr	r2, [pc, #88]	; (8003580 <TIM_OC2_SetConfig+0xe8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d113      	bne.n	8003554 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003532:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800353a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	621a      	str	r2, [r3, #32]
}
 800356e:	bf00      	nop
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40010000 	.word	0x40010000
 8003580:	40010400 	.word	0x40010400

08003584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 0303 	bic.w	r3, r3, #3
 80035ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a21      	ldr	r2, [pc, #132]	; (8003664 <TIM_OC3_SetConfig+0xe0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d003      	beq.n	80035ea <TIM_OC3_SetConfig+0x66>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a20      	ldr	r2, [pc, #128]	; (8003668 <TIM_OC3_SetConfig+0xe4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d10d      	bne.n	8003606 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	021b      	lsls	r3, r3, #8
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003604:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a16      	ldr	r2, [pc, #88]	; (8003664 <TIM_OC3_SetConfig+0xe0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d003      	beq.n	8003616 <TIM_OC3_SetConfig+0x92>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a15      	ldr	r2, [pc, #84]	; (8003668 <TIM_OC3_SetConfig+0xe4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d113      	bne.n	800363e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800361c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	621a      	str	r2, [r3, #32]
}
 8003658:	bf00      	nop
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	40010000 	.word	0x40010000
 8003668:	40010400 	.word	0x40010400

0800366c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800369a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	021b      	lsls	r3, r3, #8
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	031b      	lsls	r3, r3, #12
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a12      	ldr	r2, [pc, #72]	; (8003710 <TIM_OC4_SetConfig+0xa4>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d003      	beq.n	80036d4 <TIM_OC4_SetConfig+0x68>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a11      	ldr	r2, [pc, #68]	; (8003714 <TIM_OC4_SetConfig+0xa8>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d109      	bne.n	80036e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	019b      	lsls	r3, r3, #6
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	621a      	str	r2, [r3, #32]
}
 8003702:	bf00      	nop
 8003704:	371c      	adds	r7, #28
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40010000 	.word	0x40010000
 8003714:	40010400 	.word	0x40010400

08003718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003728:	2b01      	cmp	r3, #1
 800372a:	d101      	bne.n	8003730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800372c:	2302      	movs	r3, #2
 800372e:	e032      	b.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003756:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	4313      	orrs	r3, r2
 8003760:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003768:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	4313      	orrs	r3, r2
 8003772:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037a2:	b480      	push	{r7}
 80037a4:	b083      	sub	sp, #12
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b083      	sub	sp, #12
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037be:	bf00      	nop
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
	...

080037cc <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 80037d2:	4b21      	ldr	r3, [pc, #132]	; (8003858 <_DoInit+0x8c>)
 80037d4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2203      	movs	r2, #3
 80037da:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2203      	movs	r2, #3
 80037e0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a1d      	ldr	r2, [pc, #116]	; (800385c <_DoInit+0x90>)
 80037e6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a1d      	ldr	r2, [pc, #116]	; (8003860 <_DoInit+0x94>)
 80037ec:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037f4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a14      	ldr	r2, [pc, #80]	; (800385c <_DoInit+0x90>)
 800380c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a14      	ldr	r2, [pc, #80]	; (8003864 <_DoInit+0x98>)
 8003812:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2210      	movs	r2, #16
 8003818:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3307      	adds	r3, #7
 8003830:	4a0d      	ldr	r2, [pc, #52]	; (8003868 <_DoInit+0x9c>)
 8003832:	6810      	ldr	r0, [r2, #0]
 8003834:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a0c      	ldr	r2, [pc, #48]	; (800386c <_DoInit+0xa0>)
 800383a:	6810      	ldr	r0, [r2, #0]
 800383c:	6018      	str	r0, [r3, #0]
 800383e:	8891      	ldrh	r1, [r2, #4]
 8003840:	7992      	ldrb	r2, [r2, #6]
 8003842:	8099      	strh	r1, [r3, #4]
 8003844:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2220      	movs	r2, #32
 800384a:	719a      	strb	r2, [r3, #6]
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	20000618 	.word	0x20000618
 800385c:	08007070 	.word	0x08007070
 8003860:	200001f8 	.word	0x200001f8
 8003864:	200005f8 	.word	0x200005f8
 8003868:	0800707c 	.word	0x0800707c
 800386c:	08007080 	.word	0x08007080

08003870 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003870:	b580      	push	{r7, lr}
 8003872:	b088      	sub	sp, #32
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800387c:	2300      	movs	r3, #0
 800387e:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	429a      	cmp	r2, r3
 8003892:	d905      	bls.n	80038a0 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	3b01      	subs	r3, #1
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	e007      	b.n	80038b0 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	6939      	ldr	r1, [r7, #16]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	1acb      	subs	r3, r1, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	3b01      	subs	r3, #1
 80038ae:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	69fa      	ldr	r2, [r7, #28]
 80038ba:	4293      	cmp	r3, r2
 80038bc:	bf28      	it	cs
 80038be:	4613      	movcs	r3, r2
 80038c0:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80038c2:	69fa      	ldr	r2, [r7, #28]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4293      	cmp	r3, r2
 80038c8:	bf28      	it	cs
 80038ca:	4613      	movcs	r3, r2
 80038cc:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	4413      	add	r3, r2
 80038d6:	69fa      	ldr	r2, [r7, #28]
 80038d8:	68b9      	ldr	r1, [r7, #8]
 80038da:	4618      	mov	r0, r3
 80038dc:	f001 f83e 	bl	800495c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	4413      	add	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	4413      	add	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	4413      	add	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	429a      	cmp	r2, r3
 8003908:	d101      	bne.n	800390e <_WriteBlocking+0x9e>
      WrOff = 0u;
 800390a:	2300      	movs	r3, #0
 800390c:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1b5      	bne.n	8003886 <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 800391a:	69bb      	ldr	r3, [r7, #24]
}
 800391c:	4618      	mov	r0, r3
 800391e:	3720      	adds	r7, #32
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b088      	sub	sp, #32
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	429a      	cmp	r2, r3
 8003946:	d90e      	bls.n	8003966 <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	4413      	add	r3, r2
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	68b9      	ldr	r1, [r7, #8]
 8003954:	4618      	mov	r0, r3
 8003956:	f001 f801 	bl	800495c <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	441a      	add	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003964:	e01a      	b.n	800399c <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	4413      	add	r3, r2
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	4618      	mov	r0, r3
 8003978:	f000 fff0 	bl	800495c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6858      	ldr	r0, [r3, #4]
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	4413      	add	r3, r2
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	4619      	mov	r1, r3
 8003992:	f000 ffe3 	bl	800495c <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	60da      	str	r2, [r3, #12]
}
 800399c:	bf00      	nop
 800399e:	3720      	adds	r7, #32
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d808      	bhi.n	80039d2 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1ad2      	subs	r2, r2, r3
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	4413      	add	r3, r2
 80039cc:	3b01      	subs	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	e004      	b.n	80039dc <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	617b      	str	r3, [r7, #20]
  }
  return r;
 80039dc:	697b      	ldr	r3, [r7, #20]
}
 80039de:	4618      	mov	r0, r3
 80039e0:	371c      	adds	r7, #28
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
	...

080039ec <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b088      	sub	sp, #32
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	4613      	mov	r3, r2
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	4413      	add	r3, r2
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	4a1e      	ldr	r2, [pc, #120]	; (8003a84 <SEGGER_RTT_WriteNoLock+0x98>)
 8003a0a:	4413      	add	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d017      	beq.n	8003a46 <SEGGER_RTT_WriteNoLock+0x5a>
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d302      	bcc.n	8003a20 <SEGGER_RTT_WriteNoLock+0x34>
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d023      	beq.n	8003a66 <SEGGER_RTT_WriteNoLock+0x7a>
 8003a1e:	e029      	b.n	8003a74 <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003a20:	6978      	ldr	r0, [r7, #20]
 8003a22:	f7ff ffbf 	bl	80039a4 <_GetAvailWriteSpace>
 8003a26:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d202      	bcs.n	8003a36 <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 8003a30:	2300      	movs	r3, #0
 8003a32:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003a34:	e021      	b.n	8003a7a <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	69b9      	ldr	r1, [r7, #24]
 8003a3e:	6978      	ldr	r0, [r7, #20]
 8003a40:	f7ff ff70 	bl	8003924 <_WriteNoCheck>
    break;
 8003a44:	e019      	b.n	8003a7a <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003a46:	6978      	ldr	r0, [r7, #20]
 8003a48:	f7ff ffac 	bl	80039a4 <_GetAvailWriteSpace>
 8003a4c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4293      	cmp	r3, r2
 8003a54:	bf28      	it	cs
 8003a56:	4613      	movcs	r3, r2
 8003a58:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003a5a:	69fa      	ldr	r2, [r7, #28]
 8003a5c:	69b9      	ldr	r1, [r7, #24]
 8003a5e:	6978      	ldr	r0, [r7, #20]
 8003a60:	f7ff ff60 	bl	8003924 <_WriteNoCheck>
    break;
 8003a64:	e009      	b.n	8003a7a <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	69b9      	ldr	r1, [r7, #24]
 8003a6a:	6978      	ldr	r0, [r7, #20]
 8003a6c:	f7ff ff00 	bl	8003870 <_WriteBlocking>
 8003a70:	61f8      	str	r0, [r7, #28]
    break;
 8003a72:	e002      	b.n	8003a7a <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
    break;
 8003a78:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003a7a:	69fb      	ldr	r3, [r7, #28]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3720      	adds	r7, #32
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000618 	.word	0x20000618

08003a88 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8003a94:	4b0d      	ldr	r3, [pc, #52]	; (8003acc <SEGGER_RTT_Write+0x44>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <SEGGER_RTT_Write+0x18>
 8003a9c:	f7ff fe96 	bl	80037cc <_DoInit>
  SEGGER_RTT_LOCK();
 8003aa0:	f3ef 8311 	mrs	r3, BASEPRI
 8003aa4:	f04f 0120 	mov.w	r1, #32
 8003aa8:	f381 8811 	msr	BASEPRI, r1
 8003aac:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	68b9      	ldr	r1, [r7, #8]
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f7ff ff9a 	bl	80039ec <SEGGER_RTT_WriteNoLock>
 8003ab8:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8003ac0:	693b      	ldr	r3, [r7, #16]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000618 	.word	0x20000618

08003ad0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8003ad6:	463b      	mov	r3, r7
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003ae2:	4b3e      	ldr	r3, [pc, #248]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003ae4:	4a3e      	ldr	r2, [pc, #248]	; (8003be0 <MX_ADC1_Init+0x110>)
 8003ae6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003ae8:	4b3c      	ldr	r3, [pc, #240]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003aea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003aee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003af0:	4b3a      	ldr	r3, [pc, #232]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003af6:	4b39      	ldr	r3, [pc, #228]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003afc:	4b37      	ldr	r3, [pc, #220]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b02:	4b36      	ldr	r3, [pc, #216]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b0a:	4b34      	ldr	r3, [pc, #208]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b10:	4b32      	ldr	r3, [pc, #200]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b12:	4a34      	ldr	r2, [pc, #208]	; (8003be4 <MX_ADC1_Init+0x114>)
 8003b14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b16:	4b31      	ldr	r3, [pc, #196]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8003b1c:	4b2f      	ldr	r3, [pc, #188]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b1e:	2205      	movs	r2, #5
 8003b20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003b22:	4b2e      	ldr	r3, [pc, #184]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b2a:	4b2c      	ldr	r3, [pc, #176]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b30:	482a      	ldr	r0, [pc, #168]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b32:	f7fd fac5 	bl	80010c0 <HAL_ADC_Init>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003b3c:	f000 fabe 	bl	80040bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003b40:	2309      	movs	r3, #9
 8003b42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003b44:	2301      	movs	r3, #1
 8003b46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b4c:	463b      	mov	r3, r7
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4822      	ldr	r0, [pc, #136]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b52:	f7fd fbe1 	bl	8001318 <HAL_ADC_ConfigChannel>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003b5c:	f000 faae 	bl	80040bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003b60:	2300      	movs	r3, #0
 8003b62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003b64:	2302      	movs	r3, #2
 8003b66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b6c:	463b      	mov	r3, r7
 8003b6e:	4619      	mov	r1, r3
 8003b70:	481a      	ldr	r0, [pc, #104]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b72:	f7fd fbd1 	bl	8001318 <HAL_ADC_ConfigChannel>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8003b7c:	f000 fa9e 	bl	80040bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003b80:	2301      	movs	r3, #1
 8003b82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003b84:	2303      	movs	r3, #3
 8003b86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b88:	463b      	mov	r3, r7
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4813      	ldr	r0, [pc, #76]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003b8e:	f7fd fbc3 	bl	8001318 <HAL_ADC_ConfigChannel>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003b98:	f000 fa90 	bl	80040bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ba4:	463b      	mov	r3, r7
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	480c      	ldr	r0, [pc, #48]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003baa:	f7fd fbb5 	bl	8001318 <HAL_ADC_ConfigChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003bb4:	f000 fa82 	bl	80040bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8003bbc:	2305      	movs	r3, #5
 8003bbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bc0:	463b      	mov	r3, r7
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4805      	ldr	r0, [pc, #20]	; (8003bdc <MX_ADC1_Init+0x10c>)
 8003bc6:	f7fd fba7 	bl	8001318 <HAL_ADC_ConfigChannel>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003bd0:	f000 fa74 	bl	80040bc <Error_Handler>
  }

}
 8003bd4:	bf00      	nop
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	200006c0 	.word	0x200006c0
 8003be0:	40012000 	.word	0x40012000
 8003be4:	0f000001 	.word	0x0f000001

08003be8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf0:	f107 0314 	add.w	r3, r7, #20
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	609a      	str	r2, [r3, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a3b      	ldr	r2, [pc, #236]	; (8003cf4 <HAL_ADC_MspInit+0x10c>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d170      	bne.n	8003cec <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	4b3a      	ldr	r3, [pc, #232]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	4a39      	ldr	r2, [pc, #228]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c18:	6453      	str	r3, [r2, #68]	; 0x44
 8003c1a:	4b37      	ldr	r3, [pc, #220]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	4b33      	ldr	r3, [pc, #204]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	4a32      	ldr	r2, [pc, #200]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c30:	f043 0301 	orr.w	r3, r3, #1
 8003c34:	6313      	str	r3, [r2, #48]	; 0x30
 8003c36:	4b30      	ldr	r3, [pc, #192]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c42:	2300      	movs	r3, #0
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	4b2c      	ldr	r3, [pc, #176]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	4a2b      	ldr	r2, [pc, #172]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c4c:	f043 0302 	orr.w	r3, r3, #2
 8003c50:	6313      	str	r3, [r2, #48]	; 0x30
 8003c52:	4b29      	ldr	r3, [pc, #164]	; (8003cf8 <HAL_ADC_MspInit+0x110>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	60bb      	str	r3, [r7, #8]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = SEN_RF_Pin|SEN_R_Pin|SEN_L_Pin|SEN_LF_Pin;
 8003c5e:	230f      	movs	r3, #15
 8003c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c62:	2303      	movs	r3, #3
 8003c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c6a:	f107 0314 	add.w	r3, r7, #20
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4822      	ldr	r0, [pc, #136]	; (8003cfc <HAL_ADC_MspInit+0x114>)
 8003c72:	f7fe fa89 	bl	8002188 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Battery_Pin;
 8003c76:	2302      	movs	r3, #2
 8003c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_GPIO_Port, &GPIO_InitStruct);
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	4619      	mov	r1, r3
 8003c88:	481d      	ldr	r0, [pc, #116]	; (8003d00 <HAL_ADC_MspInit+0x118>)
 8003c8a:	f7fe fa7d 	bl	8002188 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003c8e:	4b1d      	ldr	r3, [pc, #116]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003c90:	4a1d      	ldr	r2, [pc, #116]	; (8003d08 <HAL_ADC_MspInit+0x120>)
 8003c92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003c94:	4b1b      	ldr	r3, [pc, #108]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c9a:	4b1a      	ldr	r3, [pc, #104]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ca0:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003ca6:	4b17      	ldr	r3, [pc, #92]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003ca8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003cae:	4b15      	ldr	r3, [pc, #84]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003cb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003cb6:	4b13      	ldr	r3, [pc, #76]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003cb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003cbe:	4b11      	ldr	r3, [pc, #68]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003cc4:	4b0f      	ldr	r3, [pc, #60]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cca:	4b0e      	ldr	r3, [pc, #56]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003cd0:	480c      	ldr	r0, [pc, #48]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003cd2:	f7fd fee3 	bl	8001a9c <HAL_DMA_Init>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8003cdc:	f000 f9ee 	bl	80040bc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a08      	ldr	r2, [pc, #32]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003ce4:	639a      	str	r2, [r3, #56]	; 0x38
 8003ce6:	4a07      	ldr	r2, [pc, #28]	; (8003d04 <HAL_ADC_MspInit+0x11c>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003cec:	bf00      	nop
 8003cee:	3728      	adds	r7, #40	; 0x28
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40012000 	.word	0x40012000
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	40020000 	.word	0x40020000
 8003d00:	40020400 	.word	0x40020400
 8003d04:	20000708 	.word	0x20000708
 8003d08:	40026410 	.word	0x40026410
 8003d0c:	00000000 	.word	0x00000000

08003d10 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	6078      	str	r0, [r7, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d18:	4b2b      	ldr	r3, [pc, #172]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d1a:	881b      	ldrh	r3, [r3, #0]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d20:	885b      	ldrh	r3, [r3, #2]
 8003d22:	4618      	mov	r0, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d24:	4b28      	ldr	r3, [pc, #160]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d26:	889b      	ldrh	r3, [r3, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d28:	461c      	mov	r4, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d2a:	4b27      	ldr	r3, [pc, #156]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d2c:	88db      	ldrh	r3, [r3, #6]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d2e:	461a      	mov	r2, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d32:	891b      	ldrh	r3, [r3, #8]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d34:	9301      	str	r3, [sp, #4]
 8003d36:	9200      	str	r2, [sp, #0]
 8003d38:	4623      	mov	r3, r4
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	4823      	ldr	r0, [pc, #140]	; (8003dcc <HAL_ADC_ConvCpltCallback+0xbc>)
 8003d3e:	f001 fa7d 	bl	800523c <iprintf>

	printf("%d\n", g_ADCBuffer[0]);
 8003d42:	4b21      	ldr	r3, [pc, #132]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	4619      	mov	r1, r3
 8003d48:	4821      	ldr	r0, [pc, #132]	; (8003dd0 <HAL_ADC_ConvCpltCallback+0xc0>)
 8003d4a:	f001 fa77 	bl	800523c <iprintf>
	Batt = (float) g_ADCBuffer[0] / 4095 * 3.3 * 2;
 8003d4e:	4b1e      	ldr	r3, [pc, #120]	; (8003dc8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	ee07 3a90 	vmov	s15, r3
 8003d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003dd4 <HAL_ADC_ConvCpltCallback+0xc4>
 8003d5e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003d62:	ee16 0a90 	vmov	r0, s13
 8003d66:	f7fc fc17 	bl	8000598 <__aeabi_f2d>
 8003d6a:	a315      	add	r3, pc, #84	; (adr r3, 8003dc0 <HAL_ADC_ConvCpltCallback+0xb0>)
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f7fc fc6a 	bl	8000648 <__aeabi_dmul>
 8003d74:	4603      	mov	r3, r0
 8003d76:	460c      	mov	r4, r1
 8003d78:	4618      	mov	r0, r3
 8003d7a:	4621      	mov	r1, r4
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	f7fc faac 	bl	80002dc <__adddf3>
 8003d84:	4603      	mov	r3, r0
 8003d86:	460c      	mov	r4, r1
 8003d88:	4618      	mov	r0, r3
 8003d8a:	4621      	mov	r1, r4
 8003d8c:	f7fc ff34 	bl	8000bf8 <__aeabi_d2f>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4b11      	ldr	r3, [pc, #68]	; (8003dd8 <HAL_ADC_ConvCpltCallback+0xc8>)
 8003d94:	601a      	str	r2, [r3, #0]
	printf("Batt=%.4f\n", Batt);
 8003d96:	4b10      	ldr	r3, [pc, #64]	; (8003dd8 <HAL_ADC_ConvCpltCallback+0xc8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fc fbfc 	bl	8000598 <__aeabi_f2d>
 8003da0:	4603      	mov	r3, r0
 8003da2:	460c      	mov	r4, r1
 8003da4:	461a      	mov	r2, r3
 8003da6:	4623      	mov	r3, r4
 8003da8:	480c      	ldr	r0, [pc, #48]	; (8003ddc <HAL_ADC_ConvCpltCallback+0xcc>)
 8003daa:	f001 fa47 	bl	800523c <iprintf>
	printf("\n");
 8003dae:	200a      	movs	r0, #10
 8003db0:	f001 fa5c 	bl	800526c <putchar>

}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd90      	pop	{r4, r7, pc}
 8003dbc:	f3af 8000 	nop.w
 8003dc0:	66666666 	.word	0x66666666
 8003dc4:	400a6666 	.word	0x400a6666
 8003dc8:	200008dc 	.word	0x200008dc
 8003dcc:	08007088 	.word	0x08007088
 8003dd0:	080070a0 	.word	0x080070a0
 8003dd4:	457ff000 	.word	0x457ff000
 8003dd8:	200008d8 	.word	0x200008d8
 8003ddc:	080070a4 	.word	0x080070a4

08003de0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003de6:	2300      	movs	r3, #0
 8003de8:	607b      	str	r3, [r7, #4]
 8003dea:	4b0c      	ldr	r3, [pc, #48]	; (8003e1c <MX_DMA_Init+0x3c>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	4a0b      	ldr	r2, [pc, #44]	; (8003e1c <MX_DMA_Init+0x3c>)
 8003df0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003df4:	6313      	str	r3, [r2, #48]	; 0x30
 8003df6:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <MX_DMA_Init+0x3c>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dfe:	607b      	str	r3, [r7, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003e02:	2200      	movs	r2, #0
 8003e04:	2100      	movs	r1, #0
 8003e06:	2038      	movs	r0, #56	; 0x38
 8003e08:	f7fd fe11 	bl	8001a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003e0c:	2038      	movs	r0, #56	; 0x38
 8003e0e:	f7fd fe2a 	bl	8001a66 <HAL_NVIC_EnableIRQ>

}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40023800 	.word	0x40023800

08003e20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e26:	f107 0314 	add.w	r3, r7, #20
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	605a      	str	r2, [r3, #4]
 8003e30:	609a      	str	r2, [r3, #8]
 8003e32:	60da      	str	r2, [r3, #12]
 8003e34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	4b43      	ldr	r3, [pc, #268]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	4a42      	ldr	r2, [pc, #264]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	6313      	str	r3, [r2, #48]	; 0x30
 8003e46:	4b40      	ldr	r3, [pc, #256]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	613b      	str	r3, [r7, #16]
 8003e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e52:	2300      	movs	r3, #0
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	4a3b      	ldr	r2, [pc, #236]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e60:	6313      	str	r3, [r2, #48]	; 0x30
 8003e62:	4b39      	ldr	r3, [pc, #228]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	4b35      	ldr	r3, [pc, #212]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7e:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	607b      	str	r3, [r7, #4]
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	4a2d      	ldr	r2, [pc, #180]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e94:	f043 0302 	orr.w	r3, r3, #2
 8003e98:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <MX_GPIO_Init+0x128>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	607b      	str	r3, [r7, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|SENLED_R_Pin, GPIO_PIN_RESET);
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8003eac:	4827      	ldr	r0, [pc, #156]	; (8003f4c <MX_GPIO_Init+0x12c>)
 8003eae:	f7fe fb15 	bl	80024dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f641 3170 	movw	r1, #7024	; 0x1b70
 8003eb8:	4825      	ldr	r0, [pc, #148]	; (8003f50 <MX_GPIO_Init+0x130>)
 8003eba:	f7fe fb0f 	bl	80024dc <HAL_GPIO_WritePin>
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f240 31c1 	movw	r1, #961	; 0x3c1
 8003ec4:	4823      	ldr	r0, [pc, #140]	; (8003f54 <MX_GPIO_Init+0x134>)
 8003ec6:	f7fe fb09 	bl	80024dc <HAL_GPIO_WritePin>
                          |MOTER_L_CWCCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|SENLED_R_Pin;
 8003eca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003edc:	f107 0314 	add.w	r3, r7, #20
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	481a      	ldr	r0, [pc, #104]	; (8003f4c <MX_GPIO_Init+0x12c>)
 8003ee4:	f7fe f950 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 8003ee8:	f641 3370 	movw	r3, #7024	; 0x1b70
 8003eec:	617b      	str	r3, [r7, #20]
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efa:	f107 0314 	add.w	r3, r7, #20
 8003efe:	4619      	mov	r1, r3
 8003f00:	4813      	ldr	r0, [pc, #76]	; (8003f50 <MX_GPIO_Init+0x130>)
 8003f02:	f7fe f941 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 8003f06:	f240 33c1 	movw	r3, #961	; 0x3c1
 8003f0a:	617b      	str	r3, [r7, #20]
                          |MOTER_L_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f14:	2300      	movs	r3, #0
 8003f16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f18:	f107 0314 	add.w	r3, r7, #20
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	480d      	ldr	r0, [pc, #52]	; (8003f54 <MX_GPIO_Init+0x134>)
 8003f20:	f7fe f932 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 8003f24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 8003f32:	f107 0314 	add.w	r3, r7, #20
 8003f36:	4619      	mov	r1, r3
 8003f38:	4806      	ldr	r0, [pc, #24]	; (8003f54 <MX_GPIO_Init+0x134>)
 8003f3a:	f7fe f925 	bl	8002188 <HAL_GPIO_Init>

}
 8003f3e:	bf00      	nop
 8003f40:	3728      	adds	r7, #40	; 0x28
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	40020800 	.word	0x40020800
 8003f50:	40020000 	.word	0x40020000
 8003f54:	40020400 	.word	0x40020400

08003f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f5e:	f7fd f81b 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f62:	f000 f841 	bl	8003fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f66:	f7ff ff5b 	bl	8003e20 <MX_GPIO_Init>
  MX_DMA_Init();
 8003f6a:	f7ff ff39 	bl	8003de0 <MX_DMA_Init>
  MX_ADC1_Init();
 8003f6e:	f7ff fdaf 	bl	8003ad0 <MX_ADC1_Init>
  MX_SPI2_Init();
 8003f72:	f000 f8ab 	bl	80040cc <MX_SPI2_Init>
  MX_SPI3_Init();
 8003f76:	f000 f8df 	bl	8004138 <MX_SPI3_Init>
  MX_TIM2_Init();
 8003f7a:	f000 facf 	bl	800451c <MX_TIM2_Init>
  MX_TIM3_Init();
 8003f7e:	f000 fb2f 	bl	80045e0 <MX_TIM3_Init>
  MX_TIM6_Init();
 8003f82:	f000 fb85 	bl	8004690 <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int i = 33;
 8003f86:	2321      	movs	r3, #33	; 0x21
 8003f88:	607b      	str	r3, [r7, #4]
	float pi = 3.14;
 8003f8a:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <main+0x7c>)
 8003f8c:	603b      	str	r3, [r7, #0]

	HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer)/sizeof(uint16_t));
 8003f8e:	2205      	movs	r2, #5
 8003f90:	4911      	ldr	r1, [pc, #68]	; (8003fd8 <main+0x80>)
 8003f92:	4812      	ldr	r0, [pc, #72]	; (8003fdc <main+0x84>)
 8003f94:	f7fd f8d8 	bl	8001148 <HAL_ADC_Start_DMA>
//		printf("Hello World!\n");
//		printf("i=%d,pi=%f\r\n",i,pi);
//		HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 1);
//		HAL_Delay(500);
//		HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 0);
		HAL_Delay(500);
 8003f98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f9c:	f7fd f86e 	bl	800107c <HAL_Delay>



		if (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 8003fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fa4:	480e      	ldr	r0, [pc, #56]	; (8003fe0 <main+0x88>)
 8003fa6:	f7fe fa81 	bl	80024ac <HAL_GPIO_ReadPin>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <main+0x6e>
			HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 1);
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	2110      	movs	r1, #16
 8003fb4:	480b      	ldr	r0, [pc, #44]	; (8003fe4 <main+0x8c>)
 8003fb6:	f7fe fa91 	bl	80024dc <HAL_GPIO_WritePin>
			HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer, sizeof(g_ADCBuffer)/sizeof(uint16_t));
 8003fba:	2205      	movs	r2, #5
 8003fbc:	4906      	ldr	r1, [pc, #24]	; (8003fd8 <main+0x80>)
 8003fbe:	4807      	ldr	r0, [pc, #28]	; (8003fdc <main+0x84>)
 8003fc0:	f7fd f8c2 	bl	8001148 <HAL_ADC_Start_DMA>
 8003fc4:	e7e8      	b.n	8003f98 <main+0x40>
		} else {
			HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 0);
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2110      	movs	r1, #16
 8003fca:	4806      	ldr	r0, [pc, #24]	; (8003fe4 <main+0x8c>)
 8003fcc:	f7fe fa86 	bl	80024dc <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8003fd0:	e7e2      	b.n	8003f98 <main+0x40>
 8003fd2:	bf00      	nop
 8003fd4:	4048f5c3 	.word	0x4048f5c3
 8003fd8:	200008dc 	.word	0x200008dc
 8003fdc:	200006c0 	.word	0x200006c0
 8003fe0:	40020400 	.word	0x40020400
 8003fe4:	40020000 	.word	0x40020000

08003fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b094      	sub	sp, #80	; 0x50
 8003fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fee:	f107 031c 	add.w	r3, r7, #28
 8003ff2:	2234      	movs	r2, #52	; 0x34
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fcbb 	bl	8004972 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ffc:	f107 0308 	add.w	r3, r7, #8
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	605a      	str	r2, [r3, #4]
 8004006:	609a      	str	r2, [r3, #8]
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800400c:	2300      	movs	r3, #0
 800400e:	607b      	str	r3, [r7, #4]
 8004010:	4b28      	ldr	r3, [pc, #160]	; (80040b4 <SystemClock_Config+0xcc>)
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	4a27      	ldr	r2, [pc, #156]	; (80040b4 <SystemClock_Config+0xcc>)
 8004016:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800401a:	6413      	str	r3, [r2, #64]	; 0x40
 800401c:	4b25      	ldr	r3, [pc, #148]	; (80040b4 <SystemClock_Config+0xcc>)
 800401e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004024:	607b      	str	r3, [r7, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004028:	2300      	movs	r3, #0
 800402a:	603b      	str	r3, [r7, #0]
 800402c:	4b22      	ldr	r3, [pc, #136]	; (80040b8 <SystemClock_Config+0xd0>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a21      	ldr	r2, [pc, #132]	; (80040b8 <SystemClock_Config+0xd0>)
 8004032:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <SystemClock_Config+0xd0>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004040:	603b      	str	r3, [r7, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004044:	2301      	movs	r3, #1
 8004046:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004048:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800404c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800404e:	2302      	movs	r3, #2
 8004050:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004052:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004056:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004058:	2308      	movs	r3, #8
 800405a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800405c:	2364      	movs	r3, #100	; 0x64
 800405e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004060:	2302      	movs	r3, #2
 8004062:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004064:	2302      	movs	r3, #2
 8004066:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004068:	2302      	movs	r3, #2
 800406a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800406c:	f107 031c 	add.w	r3, r7, #28
 8004070:	4618      	mov	r0, r3
 8004072:	f7fe fc05 	bl	8002880 <HAL_RCC_OscConfig>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800407c:	f000 f81e 	bl	80040bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004080:	230f      	movs	r3, #15
 8004082:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004084:	2302      	movs	r3, #2
 8004086:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004088:	2300      	movs	r3, #0
 800408a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800408c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004090:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004092:	2300      	movs	r3, #0
 8004094:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004096:	f107 0308 	add.w	r3, r7, #8
 800409a:	2103      	movs	r1, #3
 800409c:	4618      	mov	r0, r3
 800409e:	f7fe fa37 	bl	8002510 <HAL_RCC_ClockConfig>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80040a8:	f000 f808 	bl	80040bc <Error_Handler>
  }
}
 80040ac:	bf00      	nop
 80040ae:	3750      	adds	r7, #80	; 0x50
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40007000 	.word	0x40007000

080040bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80040c0:	bf00      	nop
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
	...

080040cc <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80040d0:	4b17      	ldr	r3, [pc, #92]	; (8004130 <MX_SPI2_Init+0x64>)
 80040d2:	4a18      	ldr	r2, [pc, #96]	; (8004134 <MX_SPI2_Init+0x68>)
 80040d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80040d6:	4b16      	ldr	r3, [pc, #88]	; (8004130 <MX_SPI2_Init+0x64>)
 80040d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80040dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80040de:	4b14      	ldr	r3, [pc, #80]	; (8004130 <MX_SPI2_Init+0x64>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80040e4:	4b12      	ldr	r3, [pc, #72]	; (8004130 <MX_SPI2_Init+0x64>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80040ea:	4b11      	ldr	r3, [pc, #68]	; (8004130 <MX_SPI2_Init+0x64>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80040f0:	4b0f      	ldr	r3, [pc, #60]	; (8004130 <MX_SPI2_Init+0x64>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80040f6:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <MX_SPI2_Init+0x64>)
 80040f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040fe:	4b0c      	ldr	r3, [pc, #48]	; (8004130 <MX_SPI2_Init+0x64>)
 8004100:	2200      	movs	r2, #0
 8004102:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004104:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <MX_SPI2_Init+0x64>)
 8004106:	2200      	movs	r2, #0
 8004108:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800410a:	4b09      	ldr	r3, [pc, #36]	; (8004130 <MX_SPI2_Init+0x64>)
 800410c:	2200      	movs	r2, #0
 800410e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004110:	4b07      	ldr	r3, [pc, #28]	; (8004130 <MX_SPI2_Init+0x64>)
 8004112:	2200      	movs	r2, #0
 8004114:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004116:	4b06      	ldr	r3, [pc, #24]	; (8004130 <MX_SPI2_Init+0x64>)
 8004118:	220a      	movs	r2, #10
 800411a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800411c:	4804      	ldr	r0, [pc, #16]	; (8004130 <MX_SPI2_Init+0x64>)
 800411e:	f7fe fdf1 	bl	8002d04 <HAL_SPI_Init>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004128:	f7ff ffc8 	bl	80040bc <Error_Handler>
  }

}
 800412c:	bf00      	nop
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20000768 	.word	0x20000768
 8004134:	40003800 	.word	0x40003800

08004138 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800413c:	4b17      	ldr	r3, [pc, #92]	; (800419c <MX_SPI3_Init+0x64>)
 800413e:	4a18      	ldr	r2, [pc, #96]	; (80041a0 <MX_SPI3_Init+0x68>)
 8004140:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004142:	4b16      	ldr	r3, [pc, #88]	; (800419c <MX_SPI3_Init+0x64>)
 8004144:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004148:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800414a:	4b14      	ldr	r3, [pc, #80]	; (800419c <MX_SPI3_Init+0x64>)
 800414c:	2200      	movs	r2, #0
 800414e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004150:	4b12      	ldr	r3, [pc, #72]	; (800419c <MX_SPI3_Init+0x64>)
 8004152:	2200      	movs	r2, #0
 8004154:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004156:	4b11      	ldr	r3, [pc, #68]	; (800419c <MX_SPI3_Init+0x64>)
 8004158:	2200      	movs	r2, #0
 800415a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800415c:	4b0f      	ldr	r3, [pc, #60]	; (800419c <MX_SPI3_Init+0x64>)
 800415e:	2200      	movs	r2, #0
 8004160:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004162:	4b0e      	ldr	r3, [pc, #56]	; (800419c <MX_SPI3_Init+0x64>)
 8004164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004168:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800416a:	4b0c      	ldr	r3, [pc, #48]	; (800419c <MX_SPI3_Init+0x64>)
 800416c:	2200      	movs	r2, #0
 800416e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004170:	4b0a      	ldr	r3, [pc, #40]	; (800419c <MX_SPI3_Init+0x64>)
 8004172:	2200      	movs	r2, #0
 8004174:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004176:	4b09      	ldr	r3, [pc, #36]	; (800419c <MX_SPI3_Init+0x64>)
 8004178:	2200      	movs	r2, #0
 800417a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800417c:	4b07      	ldr	r3, [pc, #28]	; (800419c <MX_SPI3_Init+0x64>)
 800417e:	2200      	movs	r2, #0
 8004180:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004182:	4b06      	ldr	r3, [pc, #24]	; (800419c <MX_SPI3_Init+0x64>)
 8004184:	220a      	movs	r2, #10
 8004186:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004188:	4804      	ldr	r0, [pc, #16]	; (800419c <MX_SPI3_Init+0x64>)
 800418a:	f7fe fdbb 	bl	8002d04 <HAL_SPI_Init>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004194:	f7ff ff92 	bl	80040bc <Error_Handler>
  }

}
 8004198:	bf00      	nop
 800419a:	bd80      	pop	{r7, pc}
 800419c:	200007c0 	.word	0x200007c0
 80041a0:	40003c00 	.word	0x40003c00

080041a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08c      	sub	sp, #48	; 0x30
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ac:	f107 031c 	add.w	r3, r7, #28
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	605a      	str	r2, [r3, #4]
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a3b      	ldr	r2, [pc, #236]	; (80042b0 <HAL_SPI_MspInit+0x10c>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d12d      	bne.n	8004222 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80041c6:	2300      	movs	r3, #0
 80041c8:	61bb      	str	r3, [r7, #24]
 80041ca:	4b3a      	ldr	r3, [pc, #232]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	4a39      	ldr	r2, [pc, #228]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041d4:	6413      	str	r3, [r2, #64]	; 0x40
 80041d6:	4b37      	ldr	r3, [pc, #220]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041de:	61bb      	str	r3, [r7, #24]
 80041e0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	617b      	str	r3, [r7, #20]
 80041e6:	4b33      	ldr	r3, [pc, #204]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	4a32      	ldr	r2, [pc, #200]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041ec:	f043 0302 	orr.w	r3, r3, #2
 80041f0:	6313      	str	r3, [r2, #48]	; 0x30
 80041f2:	4b30      	ldr	r3, [pc, #192]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SCLK_GY_Pin|MISO_GY_Pin|MOSI_GY_Pin;
 80041fe:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8004202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004204:	2302      	movs	r3, #2
 8004206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004208:	2300      	movs	r3, #0
 800420a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800420c:	2303      	movs	r3, #3
 800420e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004210:	2305      	movs	r3, #5
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004214:	f107 031c 	add.w	r3, r7, #28
 8004218:	4619      	mov	r1, r3
 800421a:	4827      	ldr	r0, [pc, #156]	; (80042b8 <HAL_SPI_MspInit+0x114>)
 800421c:	f7fd ffb4 	bl	8002188 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004220:	e041      	b.n	80042a6 <HAL_SPI_MspInit+0x102>
  else if(spiHandle->Instance==SPI3)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a25      	ldr	r2, [pc, #148]	; (80042bc <HAL_SPI_MspInit+0x118>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d13c      	bne.n	80042a6 <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800422c:	2300      	movs	r3, #0
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	4b20      	ldr	r3, [pc, #128]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 8004232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004234:	4a1f      	ldr	r2, [pc, #124]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 8004236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800423a:	6413      	str	r3, [r2, #64]	; 0x40
 800423c:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 800423e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004244:	613b      	str	r3, [r7, #16]
 8004246:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004248:	2300      	movs	r3, #0
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 800424e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004250:	4a18      	ldr	r2, [pc, #96]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 8004252:	f043 0302 	orr.w	r3, r3, #2
 8004256:	6313      	str	r3, [r2, #48]	; 0x30
 8004258:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <HAL_SPI_MspInit+0x110>)
 800425a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCLK_EN_Pin;
 8004264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426a:	2302      	movs	r3, #2
 800426c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	2300      	movs	r3, #0
 8004270:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004272:	2303      	movs	r3, #3
 8004274:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004276:	2307      	movs	r3, #7
 8004278:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCLK_EN_GPIO_Port, &GPIO_InitStruct);
 800427a:	f107 031c 	add.w	r3, r7, #28
 800427e:	4619      	mov	r1, r3
 8004280:	480d      	ldr	r0, [pc, #52]	; (80042b8 <HAL_SPI_MspInit+0x114>)
 8004282:	f7fd ff81 	bl	8002188 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_EN_Pin|MOSI_EN_Pin;
 8004286:	2330      	movs	r3, #48	; 0x30
 8004288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428a:	2302      	movs	r3, #2
 800428c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	2300      	movs	r3, #0
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004292:	2303      	movs	r3, #3
 8004294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004296:	2306      	movs	r3, #6
 8004298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800429a:	f107 031c 	add.w	r3, r7, #28
 800429e:	4619      	mov	r1, r3
 80042a0:	4805      	ldr	r0, [pc, #20]	; (80042b8 <HAL_SPI_MspInit+0x114>)
 80042a2:	f7fd ff71 	bl	8002188 <HAL_GPIO_Init>
}
 80042a6:	bf00      	nop
 80042a8:	3730      	adds	r7, #48	; 0x30
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	40003800 	.word	0x40003800
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40020400 	.word	0x40020400
 80042bc:	40003c00 	.word	0x40003c00

080042c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	607b      	str	r3, [r7, #4]
 80042ca:	4b10      	ldr	r3, [pc, #64]	; (800430c <HAL_MspInit+0x4c>)
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	4a0f      	ldr	r2, [pc, #60]	; (800430c <HAL_MspInit+0x4c>)
 80042d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042d4:	6453      	str	r3, [r2, #68]	; 0x44
 80042d6:	4b0d      	ldr	r3, [pc, #52]	; (800430c <HAL_MspInit+0x4c>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042de:	607b      	str	r3, [r7, #4]
 80042e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	603b      	str	r3, [r7, #0]
 80042e6:	4b09      	ldr	r3, [pc, #36]	; (800430c <HAL_MspInit+0x4c>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	4a08      	ldr	r2, [pc, #32]	; (800430c <HAL_MspInit+0x4c>)
 80042ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042f0:	6413      	str	r3, [r2, #64]	; 0x40
 80042f2:	4b06      	ldr	r3, [pc, #24]	; (800430c <HAL_MspInit+0x4c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042fa:	603b      	str	r3, [r7, #0]
 80042fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40023800 	.word	0x40023800

08004310 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004314:	bf00      	nop
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800431e:	b480      	push	{r7}
 8004320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004322:	e7fe      	b.n	8004322 <HardFault_Handler+0x4>

08004324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004328:	e7fe      	b.n	8004328 <MemManage_Handler+0x4>

0800432a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800432a:	b480      	push	{r7}
 800432c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800432e:	e7fe      	b.n	800432e <BusFault_Handler+0x4>

08004330 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004334:	e7fe      	b.n	8004334 <UsageFault_Handler+0x4>

08004336 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004336:	b480      	push	{r7}
 8004338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800433a:	bf00      	nop
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004348:	bf00      	nop
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004352:	b480      	push	{r7}
 8004354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004356:	bf00      	nop
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004364:	f7fc fe6a 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004368:	bf00      	nop
 800436a:	bd80      	pop	{r7, pc}

0800436c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004370:	4802      	ldr	r0, [pc, #8]	; (800437c <TIM6_DAC_IRQHandler+0x10>)
 8004372:	f7fe fd81 	bl	8002e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000858 	.word	0x20000858

08004380 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004384:	4802      	ldr	r0, [pc, #8]	; (8004390 <DMA2_Stream0_IRQHandler+0x10>)
 8004386:	f7fd fc97 	bl	8001cb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800438a:	bf00      	nop
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000708 	.word	0x20000708

08004394 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	e00a      	b.n	80043bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80043a6:	f3af 8000 	nop.w
 80043aa:	4601      	mov	r1, r0
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	60ba      	str	r2, [r7, #8]
 80043b2:	b2ca      	uxtb	r2, r1
 80043b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	3301      	adds	r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	dbf0      	blt.n	80043a6 <_read+0x12>
	}

return len;
 80043c4:	687b      	ldr	r3, [r7, #4]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3718      	adds	r7, #24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b084      	sub	sp, #16
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	60f8      	str	r0, [r7, #12]
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
//		__io_putchar(*ptr++);
//	}
//	return len;

    (void) file; /* Not used, avoid warning */
    SEGGER_RTT_Write(0, ptr, len);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	461a      	mov	r2, r3
 80043de:	68b9      	ldr	r1, [r7, #8]
 80043e0:	2000      	movs	r0, #0
 80043e2:	f7ff fb51 	bl	8003a88 <SEGGER_RTT_Write>
    return len;
 80043e6:	687b      	ldr	r3, [r7, #4]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3710      	adds	r7, #16
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <_close>:

int _close(int file)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
	return -1;
 80043f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004418:	605a      	str	r2, [r3, #4]
	return 0;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <_isatty>:

int _isatty(int file)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	return 1;
 8004430:	2301      	movs	r3, #1
}
 8004432:	4618      	mov	r0, r3
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800443e:	b480      	push	{r7}
 8004440:	b085      	sub	sp, #20
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
	return 0;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004460:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <_sbrk+0x50>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d102      	bne.n	800446e <_sbrk+0x16>
		heap_end = &end;
 8004468:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <_sbrk+0x50>)
 800446a:	4a10      	ldr	r2, [pc, #64]	; (80044ac <_sbrk+0x54>)
 800446c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800446e:	4b0e      	ldr	r3, [pc, #56]	; (80044a8 <_sbrk+0x50>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004474:	4b0c      	ldr	r3, [pc, #48]	; (80044a8 <_sbrk+0x50>)
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	466a      	mov	r2, sp
 800447e:	4293      	cmp	r3, r2
 8004480:	d907      	bls.n	8004492 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004482:	f000 fa41 	bl	8004908 <__errno>
 8004486:	4602      	mov	r2, r0
 8004488:	230c      	movs	r3, #12
 800448a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800448c:	f04f 33ff 	mov.w	r3, #4294967295
 8004490:	e006      	b.n	80044a0 <_sbrk+0x48>
	}

	heap_end += incr;
 8004492:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <_sbrk+0x50>)
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4413      	add	r3, r2
 800449a:	4a03      	ldr	r2, [pc, #12]	; (80044a8 <_sbrk+0x50>)
 800449c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800449e:	68fb      	ldr	r3, [r7, #12]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000608 	.word	0x20000608
 80044ac:	200008f0 	.word	0x200008f0

080044b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044b4:	4b16      	ldr	r3, [pc, #88]	; (8004510 <SystemInit+0x60>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ba:	4a15      	ldr	r2, [pc, #84]	; (8004510 <SystemInit+0x60>)
 80044bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80044c4:	4b13      	ldr	r3, [pc, #76]	; (8004514 <SystemInit+0x64>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a12      	ldr	r2, [pc, #72]	; (8004514 <SystemInit+0x64>)
 80044ca:	f043 0301 	orr.w	r3, r3, #1
 80044ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <SystemInit+0x64>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80044d6:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <SystemInit+0x64>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a0e      	ldr	r2, [pc, #56]	; (8004514 <SystemInit+0x64>)
 80044dc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80044e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044e6:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <SystemInit+0x64>)
 80044e8:	4a0b      	ldr	r2, [pc, #44]	; (8004518 <SystemInit+0x68>)
 80044ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044ec:	4b09      	ldr	r3, [pc, #36]	; (8004514 <SystemInit+0x64>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a08      	ldr	r2, [pc, #32]	; (8004514 <SystemInit+0x64>)
 80044f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044f8:	4b06      	ldr	r3, [pc, #24]	; (8004514 <SystemInit+0x64>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044fe:	4b04      	ldr	r3, [pc, #16]	; (8004510 <SystemInit+0x60>)
 8004500:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004504:	609a      	str	r2, [r3, #8]
#endif
}
 8004506:	bf00      	nop
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	e000ed00 	.word	0xe000ed00
 8004514:	40023800 	.word	0x40023800
 8004518:	24003010 	.word	0x24003010

0800451c <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b08a      	sub	sp, #40	; 0x28
 8004520:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004522:	f107 0320 	add.w	r3, r7, #32
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800452c:	1d3b      	adds	r3, r7, #4
 800452e:	2200      	movs	r2, #0
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	605a      	str	r2, [r3, #4]
 8004534:	609a      	str	r2, [r3, #8]
 8004536:	60da      	str	r2, [r3, #12]
 8004538:	611a      	str	r2, [r3, #16]
 800453a:	615a      	str	r2, [r3, #20]
 800453c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800453e:	4b27      	ldr	r3, [pc, #156]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004540:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004544:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004546:	4b25      	ldr	r3, [pc, #148]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004548:	2200      	movs	r2, #0
 800454a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800454c:	4b23      	ldr	r3, [pc, #140]	; (80045dc <MX_TIM2_Init+0xc0>)
 800454e:	2200      	movs	r2, #0
 8004550:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8004552:	4b22      	ldr	r3, [pc, #136]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004554:	2200      	movs	r2, #0
 8004556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004558:	4b20      	ldr	r3, [pc, #128]	; (80045dc <MX_TIM2_Init+0xc0>)
 800455a:	2200      	movs	r2, #0
 800455c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800455e:	4b1f      	ldr	r3, [pc, #124]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004560:	2200      	movs	r2, #0
 8004562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004564:	481d      	ldr	r0, [pc, #116]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004566:	f7fe fc5c 	bl	8002e22 <HAL_TIM_PWM_Init>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004570:	f7ff fda4 	bl	80040bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004574:	2300      	movs	r3, #0
 8004576:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004578:	2300      	movs	r3, #0
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800457c:	f107 0320 	add.w	r3, r7, #32
 8004580:	4619      	mov	r1, r3
 8004582:	4816      	ldr	r0, [pc, #88]	; (80045dc <MX_TIM2_Init+0xc0>)
 8004584:	f7ff f8c8 	bl	8003718 <HAL_TIMEx_MasterConfigSynchronization>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800458e:	f7ff fd95 	bl	80040bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004592:	2360      	movs	r3, #96	; 0x60
 8004594:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800459a:	2300      	movs	r3, #0
 800459c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800459e:	2300      	movs	r3, #0
 80045a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045a2:	1d3b      	adds	r3, r7, #4
 80045a4:	2200      	movs	r2, #0
 80045a6:	4619      	mov	r1, r3
 80045a8:	480c      	ldr	r0, [pc, #48]	; (80045dc <MX_TIM2_Init+0xc0>)
 80045aa:	f7fe fd6d 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80045b4:	f7ff fd82 	bl	80040bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045b8:	1d3b      	adds	r3, r7, #4
 80045ba:	2204      	movs	r2, #4
 80045bc:	4619      	mov	r1, r3
 80045be:	4807      	ldr	r0, [pc, #28]	; (80045dc <MX_TIM2_Init+0xc0>)
 80045c0:	f7fe fd62 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80045ca:	f7ff fd77 	bl	80040bc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80045ce:	4803      	ldr	r0, [pc, #12]	; (80045dc <MX_TIM2_Init+0xc0>)
 80045d0:	f000 f8f2 	bl	80047b8 <HAL_TIM_MspPostInit>

}
 80045d4:	bf00      	nop
 80045d6:	3728      	adds	r7, #40	; 0x28
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	20000898 	.word	0x20000898

080045e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08a      	sub	sp, #40	; 0x28
 80045e4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045e6:	f107 0320 	add.w	r3, r7, #32
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]
 80045ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045f0:	1d3b      	adds	r3, r7, #4
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
 80045f8:	609a      	str	r2, [r3, #8]
 80045fa:	60da      	str	r2, [r3, #12]
 80045fc:	611a      	str	r2, [r3, #16]
 80045fe:	615a      	str	r2, [r3, #20]
 8004600:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8004602:	4b21      	ldr	r3, [pc, #132]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004604:	4a21      	ldr	r2, [pc, #132]	; (800468c <MX_TIM3_Init+0xac>)
 8004606:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004608:	4b1f      	ldr	r3, [pc, #124]	; (8004688 <MX_TIM3_Init+0xa8>)
 800460a:	2200      	movs	r2, #0
 800460c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800460e:	4b1e      	ldr	r3, [pc, #120]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004610:	2200      	movs	r2, #0
 8004612:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8004614:	4b1c      	ldr	r3, [pc, #112]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004616:	2200      	movs	r2, #0
 8004618:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800461a:	4b1b      	ldr	r3, [pc, #108]	; (8004688 <MX_TIM3_Init+0xa8>)
 800461c:	2200      	movs	r2, #0
 800461e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004620:	4b19      	ldr	r3, [pc, #100]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004622:	2200      	movs	r2, #0
 8004624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004626:	4818      	ldr	r0, [pc, #96]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004628:	f7fe fbfb 	bl	8002e22 <HAL_TIM_PWM_Init>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8004632:	f7ff fd43 	bl	80040bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004636:	2300      	movs	r3, #0
 8004638:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800463a:	2300      	movs	r3, #0
 800463c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800463e:	f107 0320 	add.w	r3, r7, #32
 8004642:	4619      	mov	r1, r3
 8004644:	4810      	ldr	r0, [pc, #64]	; (8004688 <MX_TIM3_Init+0xa8>)
 8004646:	f7ff f867 	bl	8003718 <HAL_TIMEx_MasterConfigSynchronization>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8004650:	f7ff fd34 	bl	80040bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004654:	2360      	movs	r3, #96	; 0x60
 8004656:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004664:	1d3b      	adds	r3, r7, #4
 8004666:	2204      	movs	r2, #4
 8004668:	4619      	mov	r1, r3
 800466a:	4807      	ldr	r0, [pc, #28]	; (8004688 <MX_TIM3_Init+0xa8>)
 800466c:	f7fe fd0c 	bl	8003088 <HAL_TIM_PWM_ConfigChannel>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004676:	f7ff fd21 	bl	80040bc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 800467a:	4803      	ldr	r0, [pc, #12]	; (8004688 <MX_TIM3_Init+0xa8>)
 800467c:	f000 f89c 	bl	80047b8 <HAL_TIM_MspPostInit>

}
 8004680:	bf00      	nop
 8004682:	3728      	adds	r7, #40	; 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	20000818 	.word	0x20000818
 800468c:	40000400 	.word	0x40000400

08004690 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004696:	463b      	mov	r3, r7
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]
 800469c:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800469e:	4b15      	ldr	r3, [pc, #84]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046a0:	4a15      	ldr	r2, [pc, #84]	; (80046f8 <MX_TIM6_Init+0x68>)
 80046a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 80046a4:	4b13      	ldr	r3, [pc, #76]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046a6:	2263      	movs	r2, #99	; 0x63
 80046a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046aa:	4b12      	ldr	r3, [pc, #72]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80046b0:	4b10      	ldr	r3, [pc, #64]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80046b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80046b8:	4b0e      	ldr	r3, [pc, #56]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046ba:	2280      	movs	r2, #128	; 0x80
 80046bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80046be:	480d      	ldr	r0, [pc, #52]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046c0:	f7fe fb84 	bl	8002dcc <HAL_TIM_Base_Init>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80046ca:	f7ff fcf7 	bl	80040bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046ce:	2300      	movs	r3, #0
 80046d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046d2:	2300      	movs	r3, #0
 80046d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80046d6:	463b      	mov	r3, r7
 80046d8:	4619      	mov	r1, r3
 80046da:	4806      	ldr	r0, [pc, #24]	; (80046f4 <MX_TIM6_Init+0x64>)
 80046dc:	f7ff f81c 	bl	8003718 <HAL_TIMEx_MasterConfigSynchronization>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80046e6:	f7ff fce9 	bl	80040bc <Error_Handler>
  }

}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20000858 	.word	0x20000858
 80046f8:	40001000 	.word	0x40001000

080046fc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470c:	d10e      	bne.n	800472c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800470e:	2300      	movs	r3, #0
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	4b13      	ldr	r3, [pc, #76]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 8004714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004716:	4a12      	ldr	r2, [pc, #72]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 8004718:	f043 0301 	orr.w	r3, r3, #1
 800471c:	6413      	str	r3, [r2, #64]	; 0x40
 800471e:	4b10      	ldr	r3, [pc, #64]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	60fb      	str	r3, [r7, #12]
 8004728:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800472a:	e012      	b.n	8004752 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a0c      	ldr	r2, [pc, #48]	; (8004764 <HAL_TIM_PWM_MspInit+0x68>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d10d      	bne.n	8004752 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004736:	2300      	movs	r3, #0
 8004738:	60bb      	str	r3, [r7, #8]
 800473a:	4b09      	ldr	r3, [pc, #36]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	4a08      	ldr	r2, [pc, #32]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 8004740:	f043 0302 	orr.w	r3, r3, #2
 8004744:	6413      	str	r3, [r2, #64]	; 0x40
 8004746:	4b06      	ldr	r3, [pc, #24]	; (8004760 <HAL_TIM_PWM_MspInit+0x64>)
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	60bb      	str	r3, [r7, #8]
 8004750:	68bb      	ldr	r3, [r7, #8]
}
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40023800 	.word	0x40023800
 8004764:	40000400 	.word	0x40000400

08004768 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a0e      	ldr	r2, [pc, #56]	; (80047b0 <HAL_TIM_Base_MspInit+0x48>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d115      	bne.n	80047a6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800477a:	2300      	movs	r3, #0
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	4b0d      	ldr	r3, [pc, #52]	; (80047b4 <HAL_TIM_Base_MspInit+0x4c>)
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	4a0c      	ldr	r2, [pc, #48]	; (80047b4 <HAL_TIM_Base_MspInit+0x4c>)
 8004784:	f043 0310 	orr.w	r3, r3, #16
 8004788:	6413      	str	r3, [r2, #64]	; 0x40
 800478a:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <HAL_TIM_Base_MspInit+0x4c>)
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004796:	2200      	movs	r2, #0
 8004798:	2100      	movs	r1, #0
 800479a:	2036      	movs	r0, #54	; 0x36
 800479c:	f7fd f947 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80047a0:	2036      	movs	r0, #54	; 0x36
 80047a2:	f7fd f960 	bl	8001a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80047a6:	bf00      	nop
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40001000 	.word	0x40001000
 80047b4:	40023800 	.word	0x40023800

080047b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08a      	sub	sp, #40	; 0x28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c0:	f107 0314 	add.w	r3, r7, #20
 80047c4:	2200      	movs	r2, #0
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	605a      	str	r2, [r3, #4]
 80047ca:	609a      	str	r2, [r3, #8]
 80047cc:	60da      	str	r2, [r3, #12]
 80047ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d8:	d13d      	bne.n	8004856 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047da:	2300      	movs	r3, #0
 80047dc:	613b      	str	r3, [r7, #16]
 80047de:	4b31      	ldr	r3, [pc, #196]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	4a30      	ldr	r2, [pc, #192]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	6313      	str	r3, [r2, #48]	; 0x30
 80047ea:	4b2e      	ldr	r3, [pc, #184]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	613b      	str	r3, [r7, #16]
 80047f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047f6:	2300      	movs	r3, #0
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	4b2a      	ldr	r3, [pc, #168]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	4a29      	ldr	r2, [pc, #164]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 8004800:	f043 0302 	orr.w	r3, r3, #2
 8004804:	6313      	str	r3, [r2, #48]	; 0x30
 8004806:	4b27      	ldr	r3, [pc, #156]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	60fb      	str	r3, [r7, #12]
 8004810:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MOTER_R_PWM_Pin;
 8004812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004818:	2302      	movs	r3, #2
 800481a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481c:	2300      	movs	r3, #0
 800481e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004820:	2300      	movs	r3, #0
 8004822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004824:	2301      	movs	r3, #1
 8004826:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8004828:	f107 0314 	add.w	r3, r7, #20
 800482c:	4619      	mov	r1, r3
 800482e:	481e      	ldr	r0, [pc, #120]	; (80048a8 <HAL_TIM_MspPostInit+0xf0>)
 8004830:	f7fd fcaa 	bl	8002188 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTER_L_PWM_Pin;
 8004834:	2308      	movs	r3, #8
 8004836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004838:	2302      	movs	r3, #2
 800483a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483c:	2300      	movs	r3, #0
 800483e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004840:	2300      	movs	r3, #0
 8004842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004844:	2301      	movs	r3, #1
 8004846:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8004848:	f107 0314 	add.w	r3, r7, #20
 800484c:	4619      	mov	r1, r3
 800484e:	4817      	ldr	r0, [pc, #92]	; (80048ac <HAL_TIM_MspPostInit+0xf4>)
 8004850:	f7fd fc9a 	bl	8002188 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004854:	e022      	b.n	800489c <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a15      	ldr	r2, [pc, #84]	; (80048b0 <HAL_TIM_MspPostInit+0xf8>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d11d      	bne.n	800489c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004860:	2300      	movs	r3, #0
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 8004866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004868:	4a0e      	ldr	r2, [pc, #56]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	6313      	str	r3, [r2, #48]	; 0x30
 8004870:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <HAL_TIM_MspPostInit+0xec>)
 8004872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Speaker_Pin;
 800487c:	2380      	movs	r3, #128	; 0x80
 800487e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004880:	2302      	movs	r3, #2
 8004882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004888:	2300      	movs	r3, #0
 800488a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800488c:	2302      	movs	r3, #2
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Speaker_GPIO_Port, &GPIO_InitStruct);
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	4619      	mov	r1, r3
 8004896:	4804      	ldr	r0, [pc, #16]	; (80048a8 <HAL_TIM_MspPostInit+0xf0>)
 8004898:	f7fd fc76 	bl	8002188 <HAL_GPIO_Init>
}
 800489c:	bf00      	nop
 800489e:	3728      	adds	r7, #40	; 0x28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40023800 	.word	0x40023800
 80048a8:	40020000 	.word	0x40020000
 80048ac:	40020400 	.word	0x40020400
 80048b0:	40000400 	.word	0x40000400

080048b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80048b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80048b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80048ba:	e003      	b.n	80048c4 <LoopCopyDataInit>

080048bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80048bc:	4b0c      	ldr	r3, [pc, #48]	; (80048f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80048be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80048c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80048c2:	3104      	adds	r1, #4

080048c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80048c4:	480b      	ldr	r0, [pc, #44]	; (80048f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80048c6:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80048c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80048ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80048cc:	d3f6      	bcc.n	80048bc <CopyDataInit>
  ldr  r2, =_sbss
 80048ce:	4a0b      	ldr	r2, [pc, #44]	; (80048fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80048d0:	e002      	b.n	80048d8 <LoopFillZerobss>

080048d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80048d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80048d4:	f842 3b04 	str.w	r3, [r2], #4

080048d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80048d8:	4b09      	ldr	r3, [pc, #36]	; (8004900 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80048da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80048dc:	d3f9      	bcc.n	80048d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80048de:	f7ff fde7 	bl	80044b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048e2:	f000 f817 	bl	8004914 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048e6:	f7ff fb37 	bl	8003f58 <main>
  bx  lr    
 80048ea:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80048ec:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80048f0:	08007398 	.word	0x08007398
  ldr  r0, =_sdata
 80048f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80048f8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80048fc:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004900:	200008ec 	.word	0x200008ec

08004904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004904:	e7fe      	b.n	8004904 <ADC_IRQHandler>
	...

08004908 <__errno>:
 8004908:	4b01      	ldr	r3, [pc, #4]	; (8004910 <__errno+0x8>)
 800490a:	6818      	ldr	r0, [r3, #0]
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	2000000c 	.word	0x2000000c

08004914 <__libc_init_array>:
 8004914:	b570      	push	{r4, r5, r6, lr}
 8004916:	4e0d      	ldr	r6, [pc, #52]	; (800494c <__libc_init_array+0x38>)
 8004918:	4c0d      	ldr	r4, [pc, #52]	; (8004950 <__libc_init_array+0x3c>)
 800491a:	1ba4      	subs	r4, r4, r6
 800491c:	10a4      	asrs	r4, r4, #2
 800491e:	2500      	movs	r5, #0
 8004920:	42a5      	cmp	r5, r4
 8004922:	d109      	bne.n	8004938 <__libc_init_array+0x24>
 8004924:	4e0b      	ldr	r6, [pc, #44]	; (8004954 <__libc_init_array+0x40>)
 8004926:	4c0c      	ldr	r4, [pc, #48]	; (8004958 <__libc_init_array+0x44>)
 8004928:	f002 fb94 	bl	8007054 <_init>
 800492c:	1ba4      	subs	r4, r4, r6
 800492e:	10a4      	asrs	r4, r4, #2
 8004930:	2500      	movs	r5, #0
 8004932:	42a5      	cmp	r5, r4
 8004934:	d105      	bne.n	8004942 <__libc_init_array+0x2e>
 8004936:	bd70      	pop	{r4, r5, r6, pc}
 8004938:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800493c:	4798      	blx	r3
 800493e:	3501      	adds	r5, #1
 8004940:	e7ee      	b.n	8004920 <__libc_init_array+0xc>
 8004942:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004946:	4798      	blx	r3
 8004948:	3501      	adds	r5, #1
 800494a:	e7f2      	b.n	8004932 <__libc_init_array+0x1e>
 800494c:	08007390 	.word	0x08007390
 8004950:	08007390 	.word	0x08007390
 8004954:	08007390 	.word	0x08007390
 8004958:	08007394 	.word	0x08007394

0800495c <memcpy>:
 800495c:	b510      	push	{r4, lr}
 800495e:	1e43      	subs	r3, r0, #1
 8004960:	440a      	add	r2, r1
 8004962:	4291      	cmp	r1, r2
 8004964:	d100      	bne.n	8004968 <memcpy+0xc>
 8004966:	bd10      	pop	{r4, pc}
 8004968:	f811 4b01 	ldrb.w	r4, [r1], #1
 800496c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004970:	e7f7      	b.n	8004962 <memcpy+0x6>

08004972 <memset>:
 8004972:	4402      	add	r2, r0
 8004974:	4603      	mov	r3, r0
 8004976:	4293      	cmp	r3, r2
 8004978:	d100      	bne.n	800497c <memset+0xa>
 800497a:	4770      	bx	lr
 800497c:	f803 1b01 	strb.w	r1, [r3], #1
 8004980:	e7f9      	b.n	8004976 <memset+0x4>

08004982 <__cvt>:
 8004982:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004986:	ec55 4b10 	vmov	r4, r5, d0
 800498a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800498c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004990:	2d00      	cmp	r5, #0
 8004992:	460e      	mov	r6, r1
 8004994:	4691      	mov	r9, r2
 8004996:	4619      	mov	r1, r3
 8004998:	bfb8      	it	lt
 800499a:	4622      	movlt	r2, r4
 800499c:	462b      	mov	r3, r5
 800499e:	f027 0720 	bic.w	r7, r7, #32
 80049a2:	bfbb      	ittet	lt
 80049a4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80049a8:	461d      	movlt	r5, r3
 80049aa:	2300      	movge	r3, #0
 80049ac:	232d      	movlt	r3, #45	; 0x2d
 80049ae:	bfb8      	it	lt
 80049b0:	4614      	movlt	r4, r2
 80049b2:	2f46      	cmp	r7, #70	; 0x46
 80049b4:	700b      	strb	r3, [r1, #0]
 80049b6:	d004      	beq.n	80049c2 <__cvt+0x40>
 80049b8:	2f45      	cmp	r7, #69	; 0x45
 80049ba:	d100      	bne.n	80049be <__cvt+0x3c>
 80049bc:	3601      	adds	r6, #1
 80049be:	2102      	movs	r1, #2
 80049c0:	e000      	b.n	80049c4 <__cvt+0x42>
 80049c2:	2103      	movs	r1, #3
 80049c4:	ab03      	add	r3, sp, #12
 80049c6:	9301      	str	r3, [sp, #4]
 80049c8:	ab02      	add	r3, sp, #8
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	4632      	mov	r2, r6
 80049ce:	4653      	mov	r3, sl
 80049d0:	ec45 4b10 	vmov	d0, r4, r5
 80049d4:	f000 fcec 	bl	80053b0 <_dtoa_r>
 80049d8:	2f47      	cmp	r7, #71	; 0x47
 80049da:	4680      	mov	r8, r0
 80049dc:	d102      	bne.n	80049e4 <__cvt+0x62>
 80049de:	f019 0f01 	tst.w	r9, #1
 80049e2:	d026      	beq.n	8004a32 <__cvt+0xb0>
 80049e4:	2f46      	cmp	r7, #70	; 0x46
 80049e6:	eb08 0906 	add.w	r9, r8, r6
 80049ea:	d111      	bne.n	8004a10 <__cvt+0x8e>
 80049ec:	f898 3000 	ldrb.w	r3, [r8]
 80049f0:	2b30      	cmp	r3, #48	; 0x30
 80049f2:	d10a      	bne.n	8004a0a <__cvt+0x88>
 80049f4:	2200      	movs	r2, #0
 80049f6:	2300      	movs	r3, #0
 80049f8:	4620      	mov	r0, r4
 80049fa:	4629      	mov	r1, r5
 80049fc:	f7fc f88c 	bl	8000b18 <__aeabi_dcmpeq>
 8004a00:	b918      	cbnz	r0, 8004a0a <__cvt+0x88>
 8004a02:	f1c6 0601 	rsb	r6, r6, #1
 8004a06:	f8ca 6000 	str.w	r6, [sl]
 8004a0a:	f8da 3000 	ldr.w	r3, [sl]
 8004a0e:	4499      	add	r9, r3
 8004a10:	2200      	movs	r2, #0
 8004a12:	2300      	movs	r3, #0
 8004a14:	4620      	mov	r0, r4
 8004a16:	4629      	mov	r1, r5
 8004a18:	f7fc f87e 	bl	8000b18 <__aeabi_dcmpeq>
 8004a1c:	b938      	cbnz	r0, 8004a2e <__cvt+0xac>
 8004a1e:	2230      	movs	r2, #48	; 0x30
 8004a20:	9b03      	ldr	r3, [sp, #12]
 8004a22:	454b      	cmp	r3, r9
 8004a24:	d205      	bcs.n	8004a32 <__cvt+0xb0>
 8004a26:	1c59      	adds	r1, r3, #1
 8004a28:	9103      	str	r1, [sp, #12]
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	e7f8      	b.n	8004a20 <__cvt+0x9e>
 8004a2e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a32:	9b03      	ldr	r3, [sp, #12]
 8004a34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a36:	eba3 0308 	sub.w	r3, r3, r8
 8004a3a:	4640      	mov	r0, r8
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	b004      	add	sp, #16
 8004a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004a44 <__exponent>:
 8004a44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a46:	2900      	cmp	r1, #0
 8004a48:	4604      	mov	r4, r0
 8004a4a:	bfba      	itte	lt
 8004a4c:	4249      	neglt	r1, r1
 8004a4e:	232d      	movlt	r3, #45	; 0x2d
 8004a50:	232b      	movge	r3, #43	; 0x2b
 8004a52:	2909      	cmp	r1, #9
 8004a54:	f804 2b02 	strb.w	r2, [r4], #2
 8004a58:	7043      	strb	r3, [r0, #1]
 8004a5a:	dd20      	ble.n	8004a9e <__exponent+0x5a>
 8004a5c:	f10d 0307 	add.w	r3, sp, #7
 8004a60:	461f      	mov	r7, r3
 8004a62:	260a      	movs	r6, #10
 8004a64:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a68:	fb06 1115 	mls	r1, r6, r5, r1
 8004a6c:	3130      	adds	r1, #48	; 0x30
 8004a6e:	2d09      	cmp	r5, #9
 8004a70:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a74:	f103 32ff 	add.w	r2, r3, #4294967295
 8004a78:	4629      	mov	r1, r5
 8004a7a:	dc09      	bgt.n	8004a90 <__exponent+0x4c>
 8004a7c:	3130      	adds	r1, #48	; 0x30
 8004a7e:	3b02      	subs	r3, #2
 8004a80:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004a84:	42bb      	cmp	r3, r7
 8004a86:	4622      	mov	r2, r4
 8004a88:	d304      	bcc.n	8004a94 <__exponent+0x50>
 8004a8a:	1a10      	subs	r0, r2, r0
 8004a8c:	b003      	add	sp, #12
 8004a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a90:	4613      	mov	r3, r2
 8004a92:	e7e7      	b.n	8004a64 <__exponent+0x20>
 8004a94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a98:	f804 2b01 	strb.w	r2, [r4], #1
 8004a9c:	e7f2      	b.n	8004a84 <__exponent+0x40>
 8004a9e:	2330      	movs	r3, #48	; 0x30
 8004aa0:	4419      	add	r1, r3
 8004aa2:	7083      	strb	r3, [r0, #2]
 8004aa4:	1d02      	adds	r2, r0, #4
 8004aa6:	70c1      	strb	r1, [r0, #3]
 8004aa8:	e7ef      	b.n	8004a8a <__exponent+0x46>
	...

08004aac <_printf_float>:
 8004aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab0:	b08d      	sub	sp, #52	; 0x34
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004ab8:	4616      	mov	r6, r2
 8004aba:	461f      	mov	r7, r3
 8004abc:	4605      	mov	r5, r0
 8004abe:	f001 faf9 	bl	80060b4 <_localeconv_r>
 8004ac2:	6803      	ldr	r3, [r0, #0]
 8004ac4:	9304      	str	r3, [sp, #16]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fb fbaa 	bl	8000220 <strlen>
 8004acc:	2300      	movs	r3, #0
 8004ace:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ad4:	9005      	str	r0, [sp, #20]
 8004ad6:	3307      	adds	r3, #7
 8004ad8:	f023 0307 	bic.w	r3, r3, #7
 8004adc:	f103 0208 	add.w	r2, r3, #8
 8004ae0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ae4:	f8d4 b000 	ldr.w	fp, [r4]
 8004ae8:	f8c8 2000 	str.w	r2, [r8]
 8004aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004af4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004af8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004afc:	9307      	str	r3, [sp, #28]
 8004afe:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b02:	f04f 32ff 	mov.w	r2, #4294967295
 8004b06:	4ba7      	ldr	r3, [pc, #668]	; (8004da4 <_printf_float+0x2f8>)
 8004b08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b0c:	f7fc f836 	bl	8000b7c <__aeabi_dcmpun>
 8004b10:	bb70      	cbnz	r0, 8004b70 <_printf_float+0xc4>
 8004b12:	f04f 32ff 	mov.w	r2, #4294967295
 8004b16:	4ba3      	ldr	r3, [pc, #652]	; (8004da4 <_printf_float+0x2f8>)
 8004b18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b1c:	f7fc f810 	bl	8000b40 <__aeabi_dcmple>
 8004b20:	bb30      	cbnz	r0, 8004b70 <_printf_float+0xc4>
 8004b22:	2200      	movs	r2, #0
 8004b24:	2300      	movs	r3, #0
 8004b26:	4640      	mov	r0, r8
 8004b28:	4649      	mov	r1, r9
 8004b2a:	f7fb ffff 	bl	8000b2c <__aeabi_dcmplt>
 8004b2e:	b110      	cbz	r0, 8004b36 <_printf_float+0x8a>
 8004b30:	232d      	movs	r3, #45	; 0x2d
 8004b32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b36:	4a9c      	ldr	r2, [pc, #624]	; (8004da8 <_printf_float+0x2fc>)
 8004b38:	4b9c      	ldr	r3, [pc, #624]	; (8004dac <_printf_float+0x300>)
 8004b3a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004b3e:	bf8c      	ite	hi
 8004b40:	4690      	movhi	r8, r2
 8004b42:	4698      	movls	r8, r3
 8004b44:	2303      	movs	r3, #3
 8004b46:	f02b 0204 	bic.w	r2, fp, #4
 8004b4a:	6123      	str	r3, [r4, #16]
 8004b4c:	6022      	str	r2, [r4, #0]
 8004b4e:	f04f 0900 	mov.w	r9, #0
 8004b52:	9700      	str	r7, [sp, #0]
 8004b54:	4633      	mov	r3, r6
 8004b56:	aa0b      	add	r2, sp, #44	; 0x2c
 8004b58:	4621      	mov	r1, r4
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f000 f9e6 	bl	8004f2c <_printf_common>
 8004b60:	3001      	adds	r0, #1
 8004b62:	f040 808d 	bne.w	8004c80 <_printf_float+0x1d4>
 8004b66:	f04f 30ff 	mov.w	r0, #4294967295
 8004b6a:	b00d      	add	sp, #52	; 0x34
 8004b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b70:	4642      	mov	r2, r8
 8004b72:	464b      	mov	r3, r9
 8004b74:	4640      	mov	r0, r8
 8004b76:	4649      	mov	r1, r9
 8004b78:	f7fc f800 	bl	8000b7c <__aeabi_dcmpun>
 8004b7c:	b110      	cbz	r0, 8004b84 <_printf_float+0xd8>
 8004b7e:	4a8c      	ldr	r2, [pc, #560]	; (8004db0 <_printf_float+0x304>)
 8004b80:	4b8c      	ldr	r3, [pc, #560]	; (8004db4 <_printf_float+0x308>)
 8004b82:	e7da      	b.n	8004b3a <_printf_float+0x8e>
 8004b84:	6861      	ldr	r1, [r4, #4]
 8004b86:	1c4b      	adds	r3, r1, #1
 8004b88:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004b8c:	a80a      	add	r0, sp, #40	; 0x28
 8004b8e:	d13e      	bne.n	8004c0e <_printf_float+0x162>
 8004b90:	2306      	movs	r3, #6
 8004b92:	6063      	str	r3, [r4, #4]
 8004b94:	2300      	movs	r3, #0
 8004b96:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004b9a:	ab09      	add	r3, sp, #36	; 0x24
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	ec49 8b10 	vmov	d0, r8, r9
 8004ba2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ba6:	6022      	str	r2, [r4, #0]
 8004ba8:	f8cd a004 	str.w	sl, [sp, #4]
 8004bac:	6861      	ldr	r1, [r4, #4]
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff fee7 	bl	8004982 <__cvt>
 8004bb4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004bb8:	2b47      	cmp	r3, #71	; 0x47
 8004bba:	4680      	mov	r8, r0
 8004bbc:	d109      	bne.n	8004bd2 <_printf_float+0x126>
 8004bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bc0:	1cd8      	adds	r0, r3, #3
 8004bc2:	db02      	blt.n	8004bca <_printf_float+0x11e>
 8004bc4:	6862      	ldr	r2, [r4, #4]
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	dd47      	ble.n	8004c5a <_printf_float+0x1ae>
 8004bca:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bce:	fa5f fa8a 	uxtb.w	sl, sl
 8004bd2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004bd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bd8:	d824      	bhi.n	8004c24 <_printf_float+0x178>
 8004bda:	3901      	subs	r1, #1
 8004bdc:	4652      	mov	r2, sl
 8004bde:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004be2:	9109      	str	r1, [sp, #36]	; 0x24
 8004be4:	f7ff ff2e 	bl	8004a44 <__exponent>
 8004be8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bea:	1813      	adds	r3, r2, r0
 8004bec:	2a01      	cmp	r2, #1
 8004bee:	4681      	mov	r9, r0
 8004bf0:	6123      	str	r3, [r4, #16]
 8004bf2:	dc02      	bgt.n	8004bfa <_printf_float+0x14e>
 8004bf4:	6822      	ldr	r2, [r4, #0]
 8004bf6:	07d1      	lsls	r1, r2, #31
 8004bf8:	d501      	bpl.n	8004bfe <_printf_float+0x152>
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	6123      	str	r3, [r4, #16]
 8004bfe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0a5      	beq.n	8004b52 <_printf_float+0xa6>
 8004c06:	232d      	movs	r3, #45	; 0x2d
 8004c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c0c:	e7a1      	b.n	8004b52 <_printf_float+0xa6>
 8004c0e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c12:	f000 8177 	beq.w	8004f04 <_printf_float+0x458>
 8004c16:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c1a:	d1bb      	bne.n	8004b94 <_printf_float+0xe8>
 8004c1c:	2900      	cmp	r1, #0
 8004c1e:	d1b9      	bne.n	8004b94 <_printf_float+0xe8>
 8004c20:	2301      	movs	r3, #1
 8004c22:	e7b6      	b.n	8004b92 <_printf_float+0xe6>
 8004c24:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004c28:	d119      	bne.n	8004c5e <_printf_float+0x1b2>
 8004c2a:	2900      	cmp	r1, #0
 8004c2c:	6863      	ldr	r3, [r4, #4]
 8004c2e:	dd0c      	ble.n	8004c4a <_printf_float+0x19e>
 8004c30:	6121      	str	r1, [r4, #16]
 8004c32:	b913      	cbnz	r3, 8004c3a <_printf_float+0x18e>
 8004c34:	6822      	ldr	r2, [r4, #0]
 8004c36:	07d2      	lsls	r2, r2, #31
 8004c38:	d502      	bpl.n	8004c40 <_printf_float+0x194>
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	440b      	add	r3, r1
 8004c3e:	6123      	str	r3, [r4, #16]
 8004c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c42:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c44:	f04f 0900 	mov.w	r9, #0
 8004c48:	e7d9      	b.n	8004bfe <_printf_float+0x152>
 8004c4a:	b913      	cbnz	r3, 8004c52 <_printf_float+0x1a6>
 8004c4c:	6822      	ldr	r2, [r4, #0]
 8004c4e:	07d0      	lsls	r0, r2, #31
 8004c50:	d501      	bpl.n	8004c56 <_printf_float+0x1aa>
 8004c52:	3302      	adds	r3, #2
 8004c54:	e7f3      	b.n	8004c3e <_printf_float+0x192>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e7f1      	b.n	8004c3e <_printf_float+0x192>
 8004c5a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004c5e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004c62:	4293      	cmp	r3, r2
 8004c64:	db05      	blt.n	8004c72 <_printf_float+0x1c6>
 8004c66:	6822      	ldr	r2, [r4, #0]
 8004c68:	6123      	str	r3, [r4, #16]
 8004c6a:	07d1      	lsls	r1, r2, #31
 8004c6c:	d5e8      	bpl.n	8004c40 <_printf_float+0x194>
 8004c6e:	3301      	adds	r3, #1
 8004c70:	e7e5      	b.n	8004c3e <_printf_float+0x192>
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	bfd4      	ite	le
 8004c76:	f1c3 0302 	rsble	r3, r3, #2
 8004c7a:	2301      	movgt	r3, #1
 8004c7c:	4413      	add	r3, r2
 8004c7e:	e7de      	b.n	8004c3e <_printf_float+0x192>
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	055a      	lsls	r2, r3, #21
 8004c84:	d407      	bmi.n	8004c96 <_printf_float+0x1ea>
 8004c86:	6923      	ldr	r3, [r4, #16]
 8004c88:	4642      	mov	r2, r8
 8004c8a:	4631      	mov	r1, r6
 8004c8c:	4628      	mov	r0, r5
 8004c8e:	47b8      	blx	r7
 8004c90:	3001      	adds	r0, #1
 8004c92:	d12b      	bne.n	8004cec <_printf_float+0x240>
 8004c94:	e767      	b.n	8004b66 <_printf_float+0xba>
 8004c96:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004c9a:	f240 80dc 	bls.w	8004e56 <_printf_float+0x3aa>
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ca6:	f7fb ff37 	bl	8000b18 <__aeabi_dcmpeq>
 8004caa:	2800      	cmp	r0, #0
 8004cac:	d033      	beq.n	8004d16 <_printf_float+0x26a>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	4a41      	ldr	r2, [pc, #260]	; (8004db8 <_printf_float+0x30c>)
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f43f af54 	beq.w	8004b66 <_printf_float+0xba>
 8004cbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	db02      	blt.n	8004ccc <_printf_float+0x220>
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	07d8      	lsls	r0, r3, #31
 8004cca:	d50f      	bpl.n	8004cec <_printf_float+0x240>
 8004ccc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cd0:	4631      	mov	r1, r6
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	47b8      	blx	r7
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	f43f af45 	beq.w	8004b66 <_printf_float+0xba>
 8004cdc:	f04f 0800 	mov.w	r8, #0
 8004ce0:	f104 091a 	add.w	r9, r4, #26
 8004ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	4543      	cmp	r3, r8
 8004cea:	dc09      	bgt.n	8004d00 <_printf_float+0x254>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	079b      	lsls	r3, r3, #30
 8004cf0:	f100 8103 	bmi.w	8004efa <_printf_float+0x44e>
 8004cf4:	68e0      	ldr	r0, [r4, #12]
 8004cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cf8:	4298      	cmp	r0, r3
 8004cfa:	bfb8      	it	lt
 8004cfc:	4618      	movlt	r0, r3
 8004cfe:	e734      	b.n	8004b6a <_printf_float+0xbe>
 8004d00:	2301      	movs	r3, #1
 8004d02:	464a      	mov	r2, r9
 8004d04:	4631      	mov	r1, r6
 8004d06:	4628      	mov	r0, r5
 8004d08:	47b8      	blx	r7
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	f43f af2b 	beq.w	8004b66 <_printf_float+0xba>
 8004d10:	f108 0801 	add.w	r8, r8, #1
 8004d14:	e7e6      	b.n	8004ce4 <_printf_float+0x238>
 8004d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	dc2b      	bgt.n	8004d74 <_printf_float+0x2c8>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	4a26      	ldr	r2, [pc, #152]	; (8004db8 <_printf_float+0x30c>)
 8004d20:	4631      	mov	r1, r6
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b8      	blx	r7
 8004d26:	3001      	adds	r0, #1
 8004d28:	f43f af1d 	beq.w	8004b66 <_printf_float+0xba>
 8004d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d2e:	b923      	cbnz	r3, 8004d3a <_printf_float+0x28e>
 8004d30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d32:	b913      	cbnz	r3, 8004d3a <_printf_float+0x28e>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	07d9      	lsls	r1, r3, #31
 8004d38:	d5d8      	bpl.n	8004cec <_printf_float+0x240>
 8004d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d3e:	4631      	mov	r1, r6
 8004d40:	4628      	mov	r0, r5
 8004d42:	47b8      	blx	r7
 8004d44:	3001      	adds	r0, #1
 8004d46:	f43f af0e 	beq.w	8004b66 <_printf_float+0xba>
 8004d4a:	f04f 0900 	mov.w	r9, #0
 8004d4e:	f104 0a1a 	add.w	sl, r4, #26
 8004d52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d54:	425b      	negs	r3, r3
 8004d56:	454b      	cmp	r3, r9
 8004d58:	dc01      	bgt.n	8004d5e <_printf_float+0x2b2>
 8004d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d5c:	e794      	b.n	8004c88 <_printf_float+0x1dc>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	4652      	mov	r2, sl
 8004d62:	4631      	mov	r1, r6
 8004d64:	4628      	mov	r0, r5
 8004d66:	47b8      	blx	r7
 8004d68:	3001      	adds	r0, #1
 8004d6a:	f43f aefc 	beq.w	8004b66 <_printf_float+0xba>
 8004d6e:	f109 0901 	add.w	r9, r9, #1
 8004d72:	e7ee      	b.n	8004d52 <_printf_float+0x2a6>
 8004d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	bfa8      	it	ge
 8004d7c:	461a      	movge	r2, r3
 8004d7e:	2a00      	cmp	r2, #0
 8004d80:	4691      	mov	r9, r2
 8004d82:	dd07      	ble.n	8004d94 <_printf_float+0x2e8>
 8004d84:	4613      	mov	r3, r2
 8004d86:	4631      	mov	r1, r6
 8004d88:	4642      	mov	r2, r8
 8004d8a:	4628      	mov	r0, r5
 8004d8c:	47b8      	blx	r7
 8004d8e:	3001      	adds	r0, #1
 8004d90:	f43f aee9 	beq.w	8004b66 <_printf_float+0xba>
 8004d94:	f104 031a 	add.w	r3, r4, #26
 8004d98:	f04f 0b00 	mov.w	fp, #0
 8004d9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004da0:	9306      	str	r3, [sp, #24]
 8004da2:	e015      	b.n	8004dd0 <_printf_float+0x324>
 8004da4:	7fefffff 	.word	0x7fefffff
 8004da8:	080070d0 	.word	0x080070d0
 8004dac:	080070cc 	.word	0x080070cc
 8004db0:	080070d8 	.word	0x080070d8
 8004db4:	080070d4 	.word	0x080070d4
 8004db8:	080070dc 	.word	0x080070dc
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	9a06      	ldr	r2, [sp, #24]
 8004dc0:	4631      	mov	r1, r6
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	47b8      	blx	r7
 8004dc6:	3001      	adds	r0, #1
 8004dc8:	f43f aecd 	beq.w	8004b66 <_printf_float+0xba>
 8004dcc:	f10b 0b01 	add.w	fp, fp, #1
 8004dd0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004dd4:	ebaa 0309 	sub.w	r3, sl, r9
 8004dd8:	455b      	cmp	r3, fp
 8004dda:	dcef      	bgt.n	8004dbc <_printf_float+0x310>
 8004ddc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004de0:	429a      	cmp	r2, r3
 8004de2:	44d0      	add	r8, sl
 8004de4:	db15      	blt.n	8004e12 <_printf_float+0x366>
 8004de6:	6823      	ldr	r3, [r4, #0]
 8004de8:	07da      	lsls	r2, r3, #31
 8004dea:	d412      	bmi.n	8004e12 <_printf_float+0x366>
 8004dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004df0:	eba3 020a 	sub.w	r2, r3, sl
 8004df4:	eba3 0a01 	sub.w	sl, r3, r1
 8004df8:	4592      	cmp	sl, r2
 8004dfa:	bfa8      	it	ge
 8004dfc:	4692      	movge	sl, r2
 8004dfe:	f1ba 0f00 	cmp.w	sl, #0
 8004e02:	dc0e      	bgt.n	8004e22 <_printf_float+0x376>
 8004e04:	f04f 0800 	mov.w	r8, #0
 8004e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004e0c:	f104 091a 	add.w	r9, r4, #26
 8004e10:	e019      	b.n	8004e46 <_printf_float+0x39a>
 8004e12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e16:	4631      	mov	r1, r6
 8004e18:	4628      	mov	r0, r5
 8004e1a:	47b8      	blx	r7
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	d1e5      	bne.n	8004dec <_printf_float+0x340>
 8004e20:	e6a1      	b.n	8004b66 <_printf_float+0xba>
 8004e22:	4653      	mov	r3, sl
 8004e24:	4642      	mov	r2, r8
 8004e26:	4631      	mov	r1, r6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	47b8      	blx	r7
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d1e9      	bne.n	8004e04 <_printf_float+0x358>
 8004e30:	e699      	b.n	8004b66 <_printf_float+0xba>
 8004e32:	2301      	movs	r3, #1
 8004e34:	464a      	mov	r2, r9
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f ae92 	beq.w	8004b66 <_printf_float+0xba>
 8004e42:	f108 0801 	add.w	r8, r8, #1
 8004e46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e4a:	1a9b      	subs	r3, r3, r2
 8004e4c:	eba3 030a 	sub.w	r3, r3, sl
 8004e50:	4543      	cmp	r3, r8
 8004e52:	dcee      	bgt.n	8004e32 <_printf_float+0x386>
 8004e54:	e74a      	b.n	8004cec <_printf_float+0x240>
 8004e56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e58:	2a01      	cmp	r2, #1
 8004e5a:	dc01      	bgt.n	8004e60 <_printf_float+0x3b4>
 8004e5c:	07db      	lsls	r3, r3, #31
 8004e5e:	d53a      	bpl.n	8004ed6 <_printf_float+0x42a>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4642      	mov	r2, r8
 8004e64:	4631      	mov	r1, r6
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	f43f ae7b 	beq.w	8004b66 <_printf_float+0xba>
 8004e70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e74:	4631      	mov	r1, r6
 8004e76:	4628      	mov	r0, r5
 8004e78:	47b8      	blx	r7
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	f108 0801 	add.w	r8, r8, #1
 8004e80:	f43f ae71 	beq.w	8004b66 <_printf_float+0xba>
 8004e84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e86:	2200      	movs	r2, #0
 8004e88:	f103 3aff 	add.w	sl, r3, #4294967295
 8004e8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e90:	2300      	movs	r3, #0
 8004e92:	f7fb fe41 	bl	8000b18 <__aeabi_dcmpeq>
 8004e96:	b9c8      	cbnz	r0, 8004ecc <_printf_float+0x420>
 8004e98:	4653      	mov	r3, sl
 8004e9a:	4642      	mov	r2, r8
 8004e9c:	4631      	mov	r1, r6
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	47b8      	blx	r7
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d10e      	bne.n	8004ec4 <_printf_float+0x418>
 8004ea6:	e65e      	b.n	8004b66 <_printf_float+0xba>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4652      	mov	r2, sl
 8004eac:	4631      	mov	r1, r6
 8004eae:	4628      	mov	r0, r5
 8004eb0:	47b8      	blx	r7
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	f43f ae57 	beq.w	8004b66 <_printf_float+0xba>
 8004eb8:	f108 0801 	add.w	r8, r8, #1
 8004ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	4543      	cmp	r3, r8
 8004ec2:	dcf1      	bgt.n	8004ea8 <_printf_float+0x3fc>
 8004ec4:	464b      	mov	r3, r9
 8004ec6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004eca:	e6de      	b.n	8004c8a <_printf_float+0x1de>
 8004ecc:	f04f 0800 	mov.w	r8, #0
 8004ed0:	f104 0a1a 	add.w	sl, r4, #26
 8004ed4:	e7f2      	b.n	8004ebc <_printf_float+0x410>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e7df      	b.n	8004e9a <_printf_float+0x3ee>
 8004eda:	2301      	movs	r3, #1
 8004edc:	464a      	mov	r2, r9
 8004ede:	4631      	mov	r1, r6
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	47b8      	blx	r7
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	f43f ae3e 	beq.w	8004b66 <_printf_float+0xba>
 8004eea:	f108 0801 	add.w	r8, r8, #1
 8004eee:	68e3      	ldr	r3, [r4, #12]
 8004ef0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ef2:	1a9b      	subs	r3, r3, r2
 8004ef4:	4543      	cmp	r3, r8
 8004ef6:	dcf0      	bgt.n	8004eda <_printf_float+0x42e>
 8004ef8:	e6fc      	b.n	8004cf4 <_printf_float+0x248>
 8004efa:	f04f 0800 	mov.w	r8, #0
 8004efe:	f104 0919 	add.w	r9, r4, #25
 8004f02:	e7f4      	b.n	8004eee <_printf_float+0x442>
 8004f04:	2900      	cmp	r1, #0
 8004f06:	f43f ae8b 	beq.w	8004c20 <_printf_float+0x174>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004f10:	ab09      	add	r3, sp, #36	; 0x24
 8004f12:	9300      	str	r3, [sp, #0]
 8004f14:	ec49 8b10 	vmov	d0, r8, r9
 8004f18:	6022      	str	r2, [r4, #0]
 8004f1a:	f8cd a004 	str.w	sl, [sp, #4]
 8004f1e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f22:	4628      	mov	r0, r5
 8004f24:	f7ff fd2d 	bl	8004982 <__cvt>
 8004f28:	4680      	mov	r8, r0
 8004f2a:	e648      	b.n	8004bbe <_printf_float+0x112>

08004f2c <_printf_common>:
 8004f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f30:	4691      	mov	r9, r2
 8004f32:	461f      	mov	r7, r3
 8004f34:	688a      	ldr	r2, [r1, #8]
 8004f36:	690b      	ldr	r3, [r1, #16]
 8004f38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	bfb8      	it	lt
 8004f40:	4613      	movlt	r3, r2
 8004f42:	f8c9 3000 	str.w	r3, [r9]
 8004f46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	b112      	cbz	r2, 8004f56 <_printf_common+0x2a>
 8004f50:	3301      	adds	r3, #1
 8004f52:	f8c9 3000 	str.w	r3, [r9]
 8004f56:	6823      	ldr	r3, [r4, #0]
 8004f58:	0699      	lsls	r1, r3, #26
 8004f5a:	bf42      	ittt	mi
 8004f5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f60:	3302      	addmi	r3, #2
 8004f62:	f8c9 3000 	strmi.w	r3, [r9]
 8004f66:	6825      	ldr	r5, [r4, #0]
 8004f68:	f015 0506 	ands.w	r5, r5, #6
 8004f6c:	d107      	bne.n	8004f7e <_printf_common+0x52>
 8004f6e:	f104 0a19 	add.w	sl, r4, #25
 8004f72:	68e3      	ldr	r3, [r4, #12]
 8004f74:	f8d9 2000 	ldr.w	r2, [r9]
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	42ab      	cmp	r3, r5
 8004f7c:	dc28      	bgt.n	8004fd0 <_printf_common+0xa4>
 8004f7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f82:	6822      	ldr	r2, [r4, #0]
 8004f84:	3300      	adds	r3, #0
 8004f86:	bf18      	it	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	0692      	lsls	r2, r2, #26
 8004f8c:	d42d      	bmi.n	8004fea <_printf_common+0xbe>
 8004f8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f92:	4639      	mov	r1, r7
 8004f94:	4630      	mov	r0, r6
 8004f96:	47c0      	blx	r8
 8004f98:	3001      	adds	r0, #1
 8004f9a:	d020      	beq.n	8004fde <_printf_common+0xb2>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	68e5      	ldr	r5, [r4, #12]
 8004fa0:	f8d9 2000 	ldr.w	r2, [r9]
 8004fa4:	f003 0306 	and.w	r3, r3, #6
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	bf08      	it	eq
 8004fac:	1aad      	subeq	r5, r5, r2
 8004fae:	68a3      	ldr	r3, [r4, #8]
 8004fb0:	6922      	ldr	r2, [r4, #16]
 8004fb2:	bf0c      	ite	eq
 8004fb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fb8:	2500      	movne	r5, #0
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	bfc4      	itt	gt
 8004fbe:	1a9b      	subgt	r3, r3, r2
 8004fc0:	18ed      	addgt	r5, r5, r3
 8004fc2:	f04f 0900 	mov.w	r9, #0
 8004fc6:	341a      	adds	r4, #26
 8004fc8:	454d      	cmp	r5, r9
 8004fca:	d11a      	bne.n	8005002 <_printf_common+0xd6>
 8004fcc:	2000      	movs	r0, #0
 8004fce:	e008      	b.n	8004fe2 <_printf_common+0xb6>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4652      	mov	r2, sl
 8004fd4:	4639      	mov	r1, r7
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	47c0      	blx	r8
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d103      	bne.n	8004fe6 <_printf_common+0xba>
 8004fde:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe6:	3501      	adds	r5, #1
 8004fe8:	e7c3      	b.n	8004f72 <_printf_common+0x46>
 8004fea:	18e1      	adds	r1, r4, r3
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	2030      	movs	r0, #48	; 0x30
 8004ff0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ff4:	4422      	add	r2, r4
 8004ff6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ffa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ffe:	3302      	adds	r3, #2
 8005000:	e7c5      	b.n	8004f8e <_printf_common+0x62>
 8005002:	2301      	movs	r3, #1
 8005004:	4622      	mov	r2, r4
 8005006:	4639      	mov	r1, r7
 8005008:	4630      	mov	r0, r6
 800500a:	47c0      	blx	r8
 800500c:	3001      	adds	r0, #1
 800500e:	d0e6      	beq.n	8004fde <_printf_common+0xb2>
 8005010:	f109 0901 	add.w	r9, r9, #1
 8005014:	e7d8      	b.n	8004fc8 <_printf_common+0x9c>
	...

08005018 <_printf_i>:
 8005018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800501c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005020:	460c      	mov	r4, r1
 8005022:	7e09      	ldrb	r1, [r1, #24]
 8005024:	b085      	sub	sp, #20
 8005026:	296e      	cmp	r1, #110	; 0x6e
 8005028:	4617      	mov	r7, r2
 800502a:	4606      	mov	r6, r0
 800502c:	4698      	mov	r8, r3
 800502e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005030:	f000 80b3 	beq.w	800519a <_printf_i+0x182>
 8005034:	d822      	bhi.n	800507c <_printf_i+0x64>
 8005036:	2963      	cmp	r1, #99	; 0x63
 8005038:	d036      	beq.n	80050a8 <_printf_i+0x90>
 800503a:	d80a      	bhi.n	8005052 <_printf_i+0x3a>
 800503c:	2900      	cmp	r1, #0
 800503e:	f000 80b9 	beq.w	80051b4 <_printf_i+0x19c>
 8005042:	2958      	cmp	r1, #88	; 0x58
 8005044:	f000 8083 	beq.w	800514e <_printf_i+0x136>
 8005048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800504c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005050:	e032      	b.n	80050b8 <_printf_i+0xa0>
 8005052:	2964      	cmp	r1, #100	; 0x64
 8005054:	d001      	beq.n	800505a <_printf_i+0x42>
 8005056:	2969      	cmp	r1, #105	; 0x69
 8005058:	d1f6      	bne.n	8005048 <_printf_i+0x30>
 800505a:	6820      	ldr	r0, [r4, #0]
 800505c:	6813      	ldr	r3, [r2, #0]
 800505e:	0605      	lsls	r5, r0, #24
 8005060:	f103 0104 	add.w	r1, r3, #4
 8005064:	d52a      	bpl.n	80050bc <_printf_i+0xa4>
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6011      	str	r1, [r2, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	da03      	bge.n	8005076 <_printf_i+0x5e>
 800506e:	222d      	movs	r2, #45	; 0x2d
 8005070:	425b      	negs	r3, r3
 8005072:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005076:	486f      	ldr	r0, [pc, #444]	; (8005234 <_printf_i+0x21c>)
 8005078:	220a      	movs	r2, #10
 800507a:	e039      	b.n	80050f0 <_printf_i+0xd8>
 800507c:	2973      	cmp	r1, #115	; 0x73
 800507e:	f000 809d 	beq.w	80051bc <_printf_i+0x1a4>
 8005082:	d808      	bhi.n	8005096 <_printf_i+0x7e>
 8005084:	296f      	cmp	r1, #111	; 0x6f
 8005086:	d020      	beq.n	80050ca <_printf_i+0xb2>
 8005088:	2970      	cmp	r1, #112	; 0x70
 800508a:	d1dd      	bne.n	8005048 <_printf_i+0x30>
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	f043 0320 	orr.w	r3, r3, #32
 8005092:	6023      	str	r3, [r4, #0]
 8005094:	e003      	b.n	800509e <_printf_i+0x86>
 8005096:	2975      	cmp	r1, #117	; 0x75
 8005098:	d017      	beq.n	80050ca <_printf_i+0xb2>
 800509a:	2978      	cmp	r1, #120	; 0x78
 800509c:	d1d4      	bne.n	8005048 <_printf_i+0x30>
 800509e:	2378      	movs	r3, #120	; 0x78
 80050a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80050a4:	4864      	ldr	r0, [pc, #400]	; (8005238 <_printf_i+0x220>)
 80050a6:	e055      	b.n	8005154 <_printf_i+0x13c>
 80050a8:	6813      	ldr	r3, [r2, #0]
 80050aa:	1d19      	adds	r1, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6011      	str	r1, [r2, #0]
 80050b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050b8:	2301      	movs	r3, #1
 80050ba:	e08c      	b.n	80051d6 <_printf_i+0x1be>
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6011      	str	r1, [r2, #0]
 80050c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050c4:	bf18      	it	ne
 80050c6:	b21b      	sxthne	r3, r3
 80050c8:	e7cf      	b.n	800506a <_printf_i+0x52>
 80050ca:	6813      	ldr	r3, [r2, #0]
 80050cc:	6825      	ldr	r5, [r4, #0]
 80050ce:	1d18      	adds	r0, r3, #4
 80050d0:	6010      	str	r0, [r2, #0]
 80050d2:	0628      	lsls	r0, r5, #24
 80050d4:	d501      	bpl.n	80050da <_printf_i+0xc2>
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	e002      	b.n	80050e0 <_printf_i+0xc8>
 80050da:	0668      	lsls	r0, r5, #25
 80050dc:	d5fb      	bpl.n	80050d6 <_printf_i+0xbe>
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	4854      	ldr	r0, [pc, #336]	; (8005234 <_printf_i+0x21c>)
 80050e2:	296f      	cmp	r1, #111	; 0x6f
 80050e4:	bf14      	ite	ne
 80050e6:	220a      	movne	r2, #10
 80050e8:	2208      	moveq	r2, #8
 80050ea:	2100      	movs	r1, #0
 80050ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80050f0:	6865      	ldr	r5, [r4, #4]
 80050f2:	60a5      	str	r5, [r4, #8]
 80050f4:	2d00      	cmp	r5, #0
 80050f6:	f2c0 8095 	blt.w	8005224 <_printf_i+0x20c>
 80050fa:	6821      	ldr	r1, [r4, #0]
 80050fc:	f021 0104 	bic.w	r1, r1, #4
 8005100:	6021      	str	r1, [r4, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d13d      	bne.n	8005182 <_printf_i+0x16a>
 8005106:	2d00      	cmp	r5, #0
 8005108:	f040 808e 	bne.w	8005228 <_printf_i+0x210>
 800510c:	4665      	mov	r5, ip
 800510e:	2a08      	cmp	r2, #8
 8005110:	d10b      	bne.n	800512a <_printf_i+0x112>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	07db      	lsls	r3, r3, #31
 8005116:	d508      	bpl.n	800512a <_printf_i+0x112>
 8005118:	6923      	ldr	r3, [r4, #16]
 800511a:	6862      	ldr	r2, [r4, #4]
 800511c:	429a      	cmp	r2, r3
 800511e:	bfde      	ittt	le
 8005120:	2330      	movle	r3, #48	; 0x30
 8005122:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005126:	f105 35ff 	addle.w	r5, r5, #4294967295
 800512a:	ebac 0305 	sub.w	r3, ip, r5
 800512e:	6123      	str	r3, [r4, #16]
 8005130:	f8cd 8000 	str.w	r8, [sp]
 8005134:	463b      	mov	r3, r7
 8005136:	aa03      	add	r2, sp, #12
 8005138:	4621      	mov	r1, r4
 800513a:	4630      	mov	r0, r6
 800513c:	f7ff fef6 	bl	8004f2c <_printf_common>
 8005140:	3001      	adds	r0, #1
 8005142:	d14d      	bne.n	80051e0 <_printf_i+0x1c8>
 8005144:	f04f 30ff 	mov.w	r0, #4294967295
 8005148:	b005      	add	sp, #20
 800514a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800514e:	4839      	ldr	r0, [pc, #228]	; (8005234 <_printf_i+0x21c>)
 8005150:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005154:	6813      	ldr	r3, [r2, #0]
 8005156:	6821      	ldr	r1, [r4, #0]
 8005158:	1d1d      	adds	r5, r3, #4
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6015      	str	r5, [r2, #0]
 800515e:	060a      	lsls	r2, r1, #24
 8005160:	d50b      	bpl.n	800517a <_printf_i+0x162>
 8005162:	07ca      	lsls	r2, r1, #31
 8005164:	bf44      	itt	mi
 8005166:	f041 0120 	orrmi.w	r1, r1, #32
 800516a:	6021      	strmi	r1, [r4, #0]
 800516c:	b91b      	cbnz	r3, 8005176 <_printf_i+0x15e>
 800516e:	6822      	ldr	r2, [r4, #0]
 8005170:	f022 0220 	bic.w	r2, r2, #32
 8005174:	6022      	str	r2, [r4, #0]
 8005176:	2210      	movs	r2, #16
 8005178:	e7b7      	b.n	80050ea <_printf_i+0xd2>
 800517a:	064d      	lsls	r5, r1, #25
 800517c:	bf48      	it	mi
 800517e:	b29b      	uxthmi	r3, r3
 8005180:	e7ef      	b.n	8005162 <_printf_i+0x14a>
 8005182:	4665      	mov	r5, ip
 8005184:	fbb3 f1f2 	udiv	r1, r3, r2
 8005188:	fb02 3311 	mls	r3, r2, r1, r3
 800518c:	5cc3      	ldrb	r3, [r0, r3]
 800518e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005192:	460b      	mov	r3, r1
 8005194:	2900      	cmp	r1, #0
 8005196:	d1f5      	bne.n	8005184 <_printf_i+0x16c>
 8005198:	e7b9      	b.n	800510e <_printf_i+0xf6>
 800519a:	6813      	ldr	r3, [r2, #0]
 800519c:	6825      	ldr	r5, [r4, #0]
 800519e:	6961      	ldr	r1, [r4, #20]
 80051a0:	1d18      	adds	r0, r3, #4
 80051a2:	6010      	str	r0, [r2, #0]
 80051a4:	0628      	lsls	r0, r5, #24
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	d501      	bpl.n	80051ae <_printf_i+0x196>
 80051aa:	6019      	str	r1, [r3, #0]
 80051ac:	e002      	b.n	80051b4 <_printf_i+0x19c>
 80051ae:	066a      	lsls	r2, r5, #25
 80051b0:	d5fb      	bpl.n	80051aa <_printf_i+0x192>
 80051b2:	8019      	strh	r1, [r3, #0]
 80051b4:	2300      	movs	r3, #0
 80051b6:	6123      	str	r3, [r4, #16]
 80051b8:	4665      	mov	r5, ip
 80051ba:	e7b9      	b.n	8005130 <_printf_i+0x118>
 80051bc:	6813      	ldr	r3, [r2, #0]
 80051be:	1d19      	adds	r1, r3, #4
 80051c0:	6011      	str	r1, [r2, #0]
 80051c2:	681d      	ldr	r5, [r3, #0]
 80051c4:	6862      	ldr	r2, [r4, #4]
 80051c6:	2100      	movs	r1, #0
 80051c8:	4628      	mov	r0, r5
 80051ca:	f7fb f831 	bl	8000230 <memchr>
 80051ce:	b108      	cbz	r0, 80051d4 <_printf_i+0x1bc>
 80051d0:	1b40      	subs	r0, r0, r5
 80051d2:	6060      	str	r0, [r4, #4]
 80051d4:	6863      	ldr	r3, [r4, #4]
 80051d6:	6123      	str	r3, [r4, #16]
 80051d8:	2300      	movs	r3, #0
 80051da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051de:	e7a7      	b.n	8005130 <_printf_i+0x118>
 80051e0:	6923      	ldr	r3, [r4, #16]
 80051e2:	462a      	mov	r2, r5
 80051e4:	4639      	mov	r1, r7
 80051e6:	4630      	mov	r0, r6
 80051e8:	47c0      	blx	r8
 80051ea:	3001      	adds	r0, #1
 80051ec:	d0aa      	beq.n	8005144 <_printf_i+0x12c>
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	079b      	lsls	r3, r3, #30
 80051f2:	d413      	bmi.n	800521c <_printf_i+0x204>
 80051f4:	68e0      	ldr	r0, [r4, #12]
 80051f6:	9b03      	ldr	r3, [sp, #12]
 80051f8:	4298      	cmp	r0, r3
 80051fa:	bfb8      	it	lt
 80051fc:	4618      	movlt	r0, r3
 80051fe:	e7a3      	b.n	8005148 <_printf_i+0x130>
 8005200:	2301      	movs	r3, #1
 8005202:	464a      	mov	r2, r9
 8005204:	4639      	mov	r1, r7
 8005206:	4630      	mov	r0, r6
 8005208:	47c0      	blx	r8
 800520a:	3001      	adds	r0, #1
 800520c:	d09a      	beq.n	8005144 <_printf_i+0x12c>
 800520e:	3501      	adds	r5, #1
 8005210:	68e3      	ldr	r3, [r4, #12]
 8005212:	9a03      	ldr	r2, [sp, #12]
 8005214:	1a9b      	subs	r3, r3, r2
 8005216:	42ab      	cmp	r3, r5
 8005218:	dcf2      	bgt.n	8005200 <_printf_i+0x1e8>
 800521a:	e7eb      	b.n	80051f4 <_printf_i+0x1dc>
 800521c:	2500      	movs	r5, #0
 800521e:	f104 0919 	add.w	r9, r4, #25
 8005222:	e7f5      	b.n	8005210 <_printf_i+0x1f8>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1ac      	bne.n	8005182 <_printf_i+0x16a>
 8005228:	7803      	ldrb	r3, [r0, #0]
 800522a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800522e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005232:	e76c      	b.n	800510e <_printf_i+0xf6>
 8005234:	080070de 	.word	0x080070de
 8005238:	080070ef 	.word	0x080070ef

0800523c <iprintf>:
 800523c:	b40f      	push	{r0, r1, r2, r3}
 800523e:	4b0a      	ldr	r3, [pc, #40]	; (8005268 <iprintf+0x2c>)
 8005240:	b513      	push	{r0, r1, r4, lr}
 8005242:	681c      	ldr	r4, [r3, #0]
 8005244:	b124      	cbz	r4, 8005250 <iprintf+0x14>
 8005246:	69a3      	ldr	r3, [r4, #24]
 8005248:	b913      	cbnz	r3, 8005250 <iprintf+0x14>
 800524a:	4620      	mov	r0, r4
 800524c:	f000 fea8 	bl	8005fa0 <__sinit>
 8005250:	ab05      	add	r3, sp, #20
 8005252:	9a04      	ldr	r2, [sp, #16]
 8005254:	68a1      	ldr	r1, [r4, #8]
 8005256:	9301      	str	r3, [sp, #4]
 8005258:	4620      	mov	r0, r4
 800525a:	f001 fafd 	bl	8006858 <_vfiprintf_r>
 800525e:	b002      	add	sp, #8
 8005260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005264:	b004      	add	sp, #16
 8005266:	4770      	bx	lr
 8005268:	2000000c 	.word	0x2000000c

0800526c <putchar>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4b08      	ldr	r3, [pc, #32]	; (8005290 <putchar+0x24>)
 8005270:	681c      	ldr	r4, [r3, #0]
 8005272:	4605      	mov	r5, r0
 8005274:	b124      	cbz	r4, 8005280 <putchar+0x14>
 8005276:	69a3      	ldr	r3, [r4, #24]
 8005278:	b913      	cbnz	r3, 8005280 <putchar+0x14>
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fe90 	bl	8005fa0 <__sinit>
 8005280:	68a2      	ldr	r2, [r4, #8]
 8005282:	4629      	mov	r1, r5
 8005284:	4620      	mov	r0, r4
 8005286:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800528a:	f001 bbfb 	b.w	8006a84 <_putc_r>
 800528e:	bf00      	nop
 8005290:	2000000c 	.word	0x2000000c

08005294 <quorem>:
 8005294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005298:	6903      	ldr	r3, [r0, #16]
 800529a:	690c      	ldr	r4, [r1, #16]
 800529c:	42a3      	cmp	r3, r4
 800529e:	4680      	mov	r8, r0
 80052a0:	f2c0 8082 	blt.w	80053a8 <quorem+0x114>
 80052a4:	3c01      	subs	r4, #1
 80052a6:	f101 0714 	add.w	r7, r1, #20
 80052aa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80052ae:	f100 0614 	add.w	r6, r0, #20
 80052b2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80052b6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80052ba:	eb06 030c 	add.w	r3, r6, ip
 80052be:	3501      	adds	r5, #1
 80052c0:	eb07 090c 	add.w	r9, r7, ip
 80052c4:	9301      	str	r3, [sp, #4]
 80052c6:	fbb0 f5f5 	udiv	r5, r0, r5
 80052ca:	b395      	cbz	r5, 8005332 <quorem+0x9e>
 80052cc:	f04f 0a00 	mov.w	sl, #0
 80052d0:	4638      	mov	r0, r7
 80052d2:	46b6      	mov	lr, r6
 80052d4:	46d3      	mov	fp, sl
 80052d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80052da:	b293      	uxth	r3, r2
 80052dc:	fb05 a303 	mla	r3, r5, r3, sl
 80052e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	ebab 0303 	sub.w	r3, fp, r3
 80052ea:	0c12      	lsrs	r2, r2, #16
 80052ec:	f8de b000 	ldr.w	fp, [lr]
 80052f0:	fb05 a202 	mla	r2, r5, r2, sl
 80052f4:	fa13 f38b 	uxtah	r3, r3, fp
 80052f8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80052fc:	fa1f fb82 	uxth.w	fp, r2
 8005300:	f8de 2000 	ldr.w	r2, [lr]
 8005304:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005308:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800530c:	b29b      	uxth	r3, r3
 800530e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005312:	4581      	cmp	r9, r0
 8005314:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005318:	f84e 3b04 	str.w	r3, [lr], #4
 800531c:	d2db      	bcs.n	80052d6 <quorem+0x42>
 800531e:	f856 300c 	ldr.w	r3, [r6, ip]
 8005322:	b933      	cbnz	r3, 8005332 <quorem+0x9e>
 8005324:	9b01      	ldr	r3, [sp, #4]
 8005326:	3b04      	subs	r3, #4
 8005328:	429e      	cmp	r6, r3
 800532a:	461a      	mov	r2, r3
 800532c:	d330      	bcc.n	8005390 <quorem+0xfc>
 800532e:	f8c8 4010 	str.w	r4, [r8, #16]
 8005332:	4640      	mov	r0, r8
 8005334:	f001 f8ea 	bl	800650c <__mcmp>
 8005338:	2800      	cmp	r0, #0
 800533a:	db25      	blt.n	8005388 <quorem+0xf4>
 800533c:	3501      	adds	r5, #1
 800533e:	4630      	mov	r0, r6
 8005340:	f04f 0c00 	mov.w	ip, #0
 8005344:	f857 2b04 	ldr.w	r2, [r7], #4
 8005348:	f8d0 e000 	ldr.w	lr, [r0]
 800534c:	b293      	uxth	r3, r2
 800534e:	ebac 0303 	sub.w	r3, ip, r3
 8005352:	0c12      	lsrs	r2, r2, #16
 8005354:	fa13 f38e 	uxtah	r3, r3, lr
 8005358:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800535c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005360:	b29b      	uxth	r3, r3
 8005362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005366:	45b9      	cmp	r9, r7
 8005368:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800536c:	f840 3b04 	str.w	r3, [r0], #4
 8005370:	d2e8      	bcs.n	8005344 <quorem+0xb0>
 8005372:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005376:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800537a:	b92a      	cbnz	r2, 8005388 <quorem+0xf4>
 800537c:	3b04      	subs	r3, #4
 800537e:	429e      	cmp	r6, r3
 8005380:	461a      	mov	r2, r3
 8005382:	d30b      	bcc.n	800539c <quorem+0x108>
 8005384:	f8c8 4010 	str.w	r4, [r8, #16]
 8005388:	4628      	mov	r0, r5
 800538a:	b003      	add	sp, #12
 800538c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005390:	6812      	ldr	r2, [r2, #0]
 8005392:	3b04      	subs	r3, #4
 8005394:	2a00      	cmp	r2, #0
 8005396:	d1ca      	bne.n	800532e <quorem+0x9a>
 8005398:	3c01      	subs	r4, #1
 800539a:	e7c5      	b.n	8005328 <quorem+0x94>
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	3b04      	subs	r3, #4
 80053a0:	2a00      	cmp	r2, #0
 80053a2:	d1ef      	bne.n	8005384 <quorem+0xf0>
 80053a4:	3c01      	subs	r4, #1
 80053a6:	e7ea      	b.n	800537e <quorem+0xea>
 80053a8:	2000      	movs	r0, #0
 80053aa:	e7ee      	b.n	800538a <quorem+0xf6>
 80053ac:	0000      	movs	r0, r0
	...

080053b0 <_dtoa_r>:
 80053b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b4:	ec57 6b10 	vmov	r6, r7, d0
 80053b8:	b097      	sub	sp, #92	; 0x5c
 80053ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053bc:	9106      	str	r1, [sp, #24]
 80053be:	4604      	mov	r4, r0
 80053c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80053c2:	9312      	str	r3, [sp, #72]	; 0x48
 80053c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80053c8:	e9cd 6700 	strd	r6, r7, [sp]
 80053cc:	b93d      	cbnz	r5, 80053de <_dtoa_r+0x2e>
 80053ce:	2010      	movs	r0, #16
 80053d0:	f000 fe7e 	bl	80060d0 <malloc>
 80053d4:	6260      	str	r0, [r4, #36]	; 0x24
 80053d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80053da:	6005      	str	r5, [r0, #0]
 80053dc:	60c5      	str	r5, [r0, #12]
 80053de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053e0:	6819      	ldr	r1, [r3, #0]
 80053e2:	b151      	cbz	r1, 80053fa <_dtoa_r+0x4a>
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	604a      	str	r2, [r1, #4]
 80053e8:	2301      	movs	r3, #1
 80053ea:	4093      	lsls	r3, r2
 80053ec:	608b      	str	r3, [r1, #8]
 80053ee:	4620      	mov	r0, r4
 80053f0:	f000 feaa 	bl	8006148 <_Bfree>
 80053f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	1e3b      	subs	r3, r7, #0
 80053fc:	bfbb      	ittet	lt
 80053fe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005402:	9301      	strlt	r3, [sp, #4]
 8005404:	2300      	movge	r3, #0
 8005406:	2201      	movlt	r2, #1
 8005408:	bfac      	ite	ge
 800540a:	f8c8 3000 	strge.w	r3, [r8]
 800540e:	f8c8 2000 	strlt.w	r2, [r8]
 8005412:	4baf      	ldr	r3, [pc, #700]	; (80056d0 <_dtoa_r+0x320>)
 8005414:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005418:	ea33 0308 	bics.w	r3, r3, r8
 800541c:	d114      	bne.n	8005448 <_dtoa_r+0x98>
 800541e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005420:	f242 730f 	movw	r3, #9999	; 0x270f
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	9b00      	ldr	r3, [sp, #0]
 8005428:	b923      	cbnz	r3, 8005434 <_dtoa_r+0x84>
 800542a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800542e:	2800      	cmp	r0, #0
 8005430:	f000 8542 	beq.w	8005eb8 <_dtoa_r+0xb08>
 8005434:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005436:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80056e4 <_dtoa_r+0x334>
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 8544 	beq.w	8005ec8 <_dtoa_r+0xb18>
 8005440:	f10b 0303 	add.w	r3, fp, #3
 8005444:	f000 bd3e 	b.w	8005ec4 <_dtoa_r+0xb14>
 8005448:	e9dd 6700 	ldrd	r6, r7, [sp]
 800544c:	2200      	movs	r2, #0
 800544e:	2300      	movs	r3, #0
 8005450:	4630      	mov	r0, r6
 8005452:	4639      	mov	r1, r7
 8005454:	f7fb fb60 	bl	8000b18 <__aeabi_dcmpeq>
 8005458:	4681      	mov	r9, r0
 800545a:	b168      	cbz	r0, 8005478 <_dtoa_r+0xc8>
 800545c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800545e:	2301      	movs	r3, #1
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005464:	2b00      	cmp	r3, #0
 8005466:	f000 8524 	beq.w	8005eb2 <_dtoa_r+0xb02>
 800546a:	4b9a      	ldr	r3, [pc, #616]	; (80056d4 <_dtoa_r+0x324>)
 800546c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800546e:	f103 3bff 	add.w	fp, r3, #4294967295
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	f000 bd28 	b.w	8005ec8 <_dtoa_r+0xb18>
 8005478:	aa14      	add	r2, sp, #80	; 0x50
 800547a:	a915      	add	r1, sp, #84	; 0x54
 800547c:	ec47 6b10 	vmov	d0, r6, r7
 8005480:	4620      	mov	r0, r4
 8005482:	f001 f8ba 	bl	80065fa <__d2b>
 8005486:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800548a:	9004      	str	r0, [sp, #16]
 800548c:	2d00      	cmp	r5, #0
 800548e:	d07c      	beq.n	800558a <_dtoa_r+0x1da>
 8005490:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005494:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005498:	46b2      	mov	sl, r6
 800549a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800549e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80054a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80054a6:	2200      	movs	r2, #0
 80054a8:	4b8b      	ldr	r3, [pc, #556]	; (80056d8 <_dtoa_r+0x328>)
 80054aa:	4650      	mov	r0, sl
 80054ac:	4659      	mov	r1, fp
 80054ae:	f7fa ff13 	bl	80002d8 <__aeabi_dsub>
 80054b2:	a381      	add	r3, pc, #516	; (adr r3, 80056b8 <_dtoa_r+0x308>)
 80054b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b8:	f7fb f8c6 	bl	8000648 <__aeabi_dmul>
 80054bc:	a380      	add	r3, pc, #512	; (adr r3, 80056c0 <_dtoa_r+0x310>)
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	f7fa ff0b 	bl	80002dc <__adddf3>
 80054c6:	4606      	mov	r6, r0
 80054c8:	4628      	mov	r0, r5
 80054ca:	460f      	mov	r7, r1
 80054cc:	f7fb f852 	bl	8000574 <__aeabi_i2d>
 80054d0:	a37d      	add	r3, pc, #500	; (adr r3, 80056c8 <_dtoa_r+0x318>)
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f7fb f8b7 	bl	8000648 <__aeabi_dmul>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	4630      	mov	r0, r6
 80054e0:	4639      	mov	r1, r7
 80054e2:	f7fa fefb 	bl	80002dc <__adddf3>
 80054e6:	4606      	mov	r6, r0
 80054e8:	460f      	mov	r7, r1
 80054ea:	f7fb fb5d 	bl	8000ba8 <__aeabi_d2iz>
 80054ee:	2200      	movs	r2, #0
 80054f0:	4682      	mov	sl, r0
 80054f2:	2300      	movs	r3, #0
 80054f4:	4630      	mov	r0, r6
 80054f6:	4639      	mov	r1, r7
 80054f8:	f7fb fb18 	bl	8000b2c <__aeabi_dcmplt>
 80054fc:	b148      	cbz	r0, 8005512 <_dtoa_r+0x162>
 80054fe:	4650      	mov	r0, sl
 8005500:	f7fb f838 	bl	8000574 <__aeabi_i2d>
 8005504:	4632      	mov	r2, r6
 8005506:	463b      	mov	r3, r7
 8005508:	f7fb fb06 	bl	8000b18 <__aeabi_dcmpeq>
 800550c:	b908      	cbnz	r0, 8005512 <_dtoa_r+0x162>
 800550e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005512:	f1ba 0f16 	cmp.w	sl, #22
 8005516:	d859      	bhi.n	80055cc <_dtoa_r+0x21c>
 8005518:	4970      	ldr	r1, [pc, #448]	; (80056dc <_dtoa_r+0x32c>)
 800551a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800551e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005522:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005526:	f7fb fb1f 	bl	8000b68 <__aeabi_dcmpgt>
 800552a:	2800      	cmp	r0, #0
 800552c:	d050      	beq.n	80055d0 <_dtoa_r+0x220>
 800552e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005532:	2300      	movs	r3, #0
 8005534:	930f      	str	r3, [sp, #60]	; 0x3c
 8005536:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005538:	1b5d      	subs	r5, r3, r5
 800553a:	f1b5 0801 	subs.w	r8, r5, #1
 800553e:	bf49      	itett	mi
 8005540:	f1c5 0301 	rsbmi	r3, r5, #1
 8005544:	2300      	movpl	r3, #0
 8005546:	9305      	strmi	r3, [sp, #20]
 8005548:	f04f 0800 	movmi.w	r8, #0
 800554c:	bf58      	it	pl
 800554e:	9305      	strpl	r3, [sp, #20]
 8005550:	f1ba 0f00 	cmp.w	sl, #0
 8005554:	db3e      	blt.n	80055d4 <_dtoa_r+0x224>
 8005556:	2300      	movs	r3, #0
 8005558:	44d0      	add	r8, sl
 800555a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800555e:	9307      	str	r3, [sp, #28]
 8005560:	9b06      	ldr	r3, [sp, #24]
 8005562:	2b09      	cmp	r3, #9
 8005564:	f200 8090 	bhi.w	8005688 <_dtoa_r+0x2d8>
 8005568:	2b05      	cmp	r3, #5
 800556a:	bfc4      	itt	gt
 800556c:	3b04      	subgt	r3, #4
 800556e:	9306      	strgt	r3, [sp, #24]
 8005570:	9b06      	ldr	r3, [sp, #24]
 8005572:	f1a3 0302 	sub.w	r3, r3, #2
 8005576:	bfcc      	ite	gt
 8005578:	2500      	movgt	r5, #0
 800557a:	2501      	movle	r5, #1
 800557c:	2b03      	cmp	r3, #3
 800557e:	f200 808f 	bhi.w	80056a0 <_dtoa_r+0x2f0>
 8005582:	e8df f003 	tbb	[pc, r3]
 8005586:	7f7d      	.short	0x7f7d
 8005588:	7131      	.short	0x7131
 800558a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800558e:	441d      	add	r5, r3
 8005590:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005594:	2820      	cmp	r0, #32
 8005596:	dd13      	ble.n	80055c0 <_dtoa_r+0x210>
 8005598:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800559c:	9b00      	ldr	r3, [sp, #0]
 800559e:	fa08 f800 	lsl.w	r8, r8, r0
 80055a2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80055a6:	fa23 f000 	lsr.w	r0, r3, r0
 80055aa:	ea48 0000 	orr.w	r0, r8, r0
 80055ae:	f7fa ffd1 	bl	8000554 <__aeabi_ui2d>
 80055b2:	2301      	movs	r3, #1
 80055b4:	4682      	mov	sl, r0
 80055b6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80055ba:	3d01      	subs	r5, #1
 80055bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80055be:	e772      	b.n	80054a6 <_dtoa_r+0xf6>
 80055c0:	9b00      	ldr	r3, [sp, #0]
 80055c2:	f1c0 0020 	rsb	r0, r0, #32
 80055c6:	fa03 f000 	lsl.w	r0, r3, r0
 80055ca:	e7f0      	b.n	80055ae <_dtoa_r+0x1fe>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e7b1      	b.n	8005534 <_dtoa_r+0x184>
 80055d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80055d2:	e7b0      	b.n	8005536 <_dtoa_r+0x186>
 80055d4:	9b05      	ldr	r3, [sp, #20]
 80055d6:	eba3 030a 	sub.w	r3, r3, sl
 80055da:	9305      	str	r3, [sp, #20]
 80055dc:	f1ca 0300 	rsb	r3, sl, #0
 80055e0:	9307      	str	r3, [sp, #28]
 80055e2:	2300      	movs	r3, #0
 80055e4:	930e      	str	r3, [sp, #56]	; 0x38
 80055e6:	e7bb      	b.n	8005560 <_dtoa_r+0x1b0>
 80055e8:	2301      	movs	r3, #1
 80055ea:	930a      	str	r3, [sp, #40]	; 0x28
 80055ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	dd59      	ble.n	80056a6 <_dtoa_r+0x2f6>
 80055f2:	9302      	str	r3, [sp, #8]
 80055f4:	4699      	mov	r9, r3
 80055f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80055f8:	2200      	movs	r2, #0
 80055fa:	6072      	str	r2, [r6, #4]
 80055fc:	2204      	movs	r2, #4
 80055fe:	f102 0014 	add.w	r0, r2, #20
 8005602:	4298      	cmp	r0, r3
 8005604:	6871      	ldr	r1, [r6, #4]
 8005606:	d953      	bls.n	80056b0 <_dtoa_r+0x300>
 8005608:	4620      	mov	r0, r4
 800560a:	f000 fd69 	bl	80060e0 <_Balloc>
 800560e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005610:	6030      	str	r0, [r6, #0]
 8005612:	f1b9 0f0e 	cmp.w	r9, #14
 8005616:	f8d3 b000 	ldr.w	fp, [r3]
 800561a:	f200 80e6 	bhi.w	80057ea <_dtoa_r+0x43a>
 800561e:	2d00      	cmp	r5, #0
 8005620:	f000 80e3 	beq.w	80057ea <_dtoa_r+0x43a>
 8005624:	ed9d 7b00 	vldr	d7, [sp]
 8005628:	f1ba 0f00 	cmp.w	sl, #0
 800562c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005630:	dd74      	ble.n	800571c <_dtoa_r+0x36c>
 8005632:	4a2a      	ldr	r2, [pc, #168]	; (80056dc <_dtoa_r+0x32c>)
 8005634:	f00a 030f 	and.w	r3, sl, #15
 8005638:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800563c:	ed93 7b00 	vldr	d7, [r3]
 8005640:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005644:	06f0      	lsls	r0, r6, #27
 8005646:	ed8d 7b08 	vstr	d7, [sp, #32]
 800564a:	d565      	bpl.n	8005718 <_dtoa_r+0x368>
 800564c:	4b24      	ldr	r3, [pc, #144]	; (80056e0 <_dtoa_r+0x330>)
 800564e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005652:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005656:	f7fb f921 	bl	800089c <__aeabi_ddiv>
 800565a:	e9cd 0100 	strd	r0, r1, [sp]
 800565e:	f006 060f 	and.w	r6, r6, #15
 8005662:	2503      	movs	r5, #3
 8005664:	4f1e      	ldr	r7, [pc, #120]	; (80056e0 <_dtoa_r+0x330>)
 8005666:	e04c      	b.n	8005702 <_dtoa_r+0x352>
 8005668:	2301      	movs	r3, #1
 800566a:	930a      	str	r3, [sp, #40]	; 0x28
 800566c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800566e:	4453      	add	r3, sl
 8005670:	f103 0901 	add.w	r9, r3, #1
 8005674:	9302      	str	r3, [sp, #8]
 8005676:	464b      	mov	r3, r9
 8005678:	2b01      	cmp	r3, #1
 800567a:	bfb8      	it	lt
 800567c:	2301      	movlt	r3, #1
 800567e:	e7ba      	b.n	80055f6 <_dtoa_r+0x246>
 8005680:	2300      	movs	r3, #0
 8005682:	e7b2      	b.n	80055ea <_dtoa_r+0x23a>
 8005684:	2300      	movs	r3, #0
 8005686:	e7f0      	b.n	800566a <_dtoa_r+0x2ba>
 8005688:	2501      	movs	r5, #1
 800568a:	2300      	movs	r3, #0
 800568c:	9306      	str	r3, [sp, #24]
 800568e:	950a      	str	r5, [sp, #40]	; 0x28
 8005690:	f04f 33ff 	mov.w	r3, #4294967295
 8005694:	9302      	str	r3, [sp, #8]
 8005696:	4699      	mov	r9, r3
 8005698:	2200      	movs	r2, #0
 800569a:	2312      	movs	r3, #18
 800569c:	920b      	str	r2, [sp, #44]	; 0x2c
 800569e:	e7aa      	b.n	80055f6 <_dtoa_r+0x246>
 80056a0:	2301      	movs	r3, #1
 80056a2:	930a      	str	r3, [sp, #40]	; 0x28
 80056a4:	e7f4      	b.n	8005690 <_dtoa_r+0x2e0>
 80056a6:	2301      	movs	r3, #1
 80056a8:	9302      	str	r3, [sp, #8]
 80056aa:	4699      	mov	r9, r3
 80056ac:	461a      	mov	r2, r3
 80056ae:	e7f5      	b.n	800569c <_dtoa_r+0x2ec>
 80056b0:	3101      	adds	r1, #1
 80056b2:	6071      	str	r1, [r6, #4]
 80056b4:	0052      	lsls	r2, r2, #1
 80056b6:	e7a2      	b.n	80055fe <_dtoa_r+0x24e>
 80056b8:	636f4361 	.word	0x636f4361
 80056bc:	3fd287a7 	.word	0x3fd287a7
 80056c0:	8b60c8b3 	.word	0x8b60c8b3
 80056c4:	3fc68a28 	.word	0x3fc68a28
 80056c8:	509f79fb 	.word	0x509f79fb
 80056cc:	3fd34413 	.word	0x3fd34413
 80056d0:	7ff00000 	.word	0x7ff00000
 80056d4:	080070dd 	.word	0x080070dd
 80056d8:	3ff80000 	.word	0x3ff80000
 80056dc:	08007198 	.word	0x08007198
 80056e0:	08007170 	.word	0x08007170
 80056e4:	08007109 	.word	0x08007109
 80056e8:	07f1      	lsls	r1, r6, #31
 80056ea:	d508      	bpl.n	80056fe <_dtoa_r+0x34e>
 80056ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80056f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056f4:	f7fa ffa8 	bl	8000648 <__aeabi_dmul>
 80056f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80056fc:	3501      	adds	r5, #1
 80056fe:	1076      	asrs	r6, r6, #1
 8005700:	3708      	adds	r7, #8
 8005702:	2e00      	cmp	r6, #0
 8005704:	d1f0      	bne.n	80056e8 <_dtoa_r+0x338>
 8005706:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800570a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800570e:	f7fb f8c5 	bl	800089c <__aeabi_ddiv>
 8005712:	e9cd 0100 	strd	r0, r1, [sp]
 8005716:	e01a      	b.n	800574e <_dtoa_r+0x39e>
 8005718:	2502      	movs	r5, #2
 800571a:	e7a3      	b.n	8005664 <_dtoa_r+0x2b4>
 800571c:	f000 80a0 	beq.w	8005860 <_dtoa_r+0x4b0>
 8005720:	f1ca 0600 	rsb	r6, sl, #0
 8005724:	4b9f      	ldr	r3, [pc, #636]	; (80059a4 <_dtoa_r+0x5f4>)
 8005726:	4fa0      	ldr	r7, [pc, #640]	; (80059a8 <_dtoa_r+0x5f8>)
 8005728:	f006 020f 	and.w	r2, r6, #15
 800572c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005734:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005738:	f7fa ff86 	bl	8000648 <__aeabi_dmul>
 800573c:	e9cd 0100 	strd	r0, r1, [sp]
 8005740:	1136      	asrs	r6, r6, #4
 8005742:	2300      	movs	r3, #0
 8005744:	2502      	movs	r5, #2
 8005746:	2e00      	cmp	r6, #0
 8005748:	d17f      	bne.n	800584a <_dtoa_r+0x49a>
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e1      	bne.n	8005712 <_dtoa_r+0x362>
 800574e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8087 	beq.w	8005864 <_dtoa_r+0x4b4>
 8005756:	e9dd 6700 	ldrd	r6, r7, [sp]
 800575a:	2200      	movs	r2, #0
 800575c:	4b93      	ldr	r3, [pc, #588]	; (80059ac <_dtoa_r+0x5fc>)
 800575e:	4630      	mov	r0, r6
 8005760:	4639      	mov	r1, r7
 8005762:	f7fb f9e3 	bl	8000b2c <__aeabi_dcmplt>
 8005766:	2800      	cmp	r0, #0
 8005768:	d07c      	beq.n	8005864 <_dtoa_r+0x4b4>
 800576a:	f1b9 0f00 	cmp.w	r9, #0
 800576e:	d079      	beq.n	8005864 <_dtoa_r+0x4b4>
 8005770:	9b02      	ldr	r3, [sp, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	dd35      	ble.n	80057e2 <_dtoa_r+0x432>
 8005776:	f10a 33ff 	add.w	r3, sl, #4294967295
 800577a:	9308      	str	r3, [sp, #32]
 800577c:	4639      	mov	r1, r7
 800577e:	2200      	movs	r2, #0
 8005780:	4b8b      	ldr	r3, [pc, #556]	; (80059b0 <_dtoa_r+0x600>)
 8005782:	4630      	mov	r0, r6
 8005784:	f7fa ff60 	bl	8000648 <__aeabi_dmul>
 8005788:	e9cd 0100 	strd	r0, r1, [sp]
 800578c:	9f02      	ldr	r7, [sp, #8]
 800578e:	3501      	adds	r5, #1
 8005790:	4628      	mov	r0, r5
 8005792:	f7fa feef 	bl	8000574 <__aeabi_i2d>
 8005796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800579a:	f7fa ff55 	bl	8000648 <__aeabi_dmul>
 800579e:	2200      	movs	r2, #0
 80057a0:	4b84      	ldr	r3, [pc, #528]	; (80059b4 <_dtoa_r+0x604>)
 80057a2:	f7fa fd9b 	bl	80002dc <__adddf3>
 80057a6:	4605      	mov	r5, r0
 80057a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80057ac:	2f00      	cmp	r7, #0
 80057ae:	d15d      	bne.n	800586c <_dtoa_r+0x4bc>
 80057b0:	2200      	movs	r2, #0
 80057b2:	4b81      	ldr	r3, [pc, #516]	; (80059b8 <_dtoa_r+0x608>)
 80057b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057b8:	f7fa fd8e 	bl	80002d8 <__aeabi_dsub>
 80057bc:	462a      	mov	r2, r5
 80057be:	4633      	mov	r3, r6
 80057c0:	e9cd 0100 	strd	r0, r1, [sp]
 80057c4:	f7fb f9d0 	bl	8000b68 <__aeabi_dcmpgt>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f040 8288 	bne.w	8005cde <_dtoa_r+0x92e>
 80057ce:	462a      	mov	r2, r5
 80057d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80057d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057d8:	f7fb f9a8 	bl	8000b2c <__aeabi_dcmplt>
 80057dc:	2800      	cmp	r0, #0
 80057de:	f040 827c 	bne.w	8005cda <_dtoa_r+0x92a>
 80057e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80057e6:	e9cd 2300 	strd	r2, r3, [sp]
 80057ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f2c0 8150 	blt.w	8005a92 <_dtoa_r+0x6e2>
 80057f2:	f1ba 0f0e 	cmp.w	sl, #14
 80057f6:	f300 814c 	bgt.w	8005a92 <_dtoa_r+0x6e2>
 80057fa:	4b6a      	ldr	r3, [pc, #424]	; (80059a4 <_dtoa_r+0x5f4>)
 80057fc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005800:	ed93 7b00 	vldr	d7, [r3]
 8005804:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005806:	2b00      	cmp	r3, #0
 8005808:	ed8d 7b02 	vstr	d7, [sp, #8]
 800580c:	f280 80d8 	bge.w	80059c0 <_dtoa_r+0x610>
 8005810:	f1b9 0f00 	cmp.w	r9, #0
 8005814:	f300 80d4 	bgt.w	80059c0 <_dtoa_r+0x610>
 8005818:	f040 825e 	bne.w	8005cd8 <_dtoa_r+0x928>
 800581c:	2200      	movs	r2, #0
 800581e:	4b66      	ldr	r3, [pc, #408]	; (80059b8 <_dtoa_r+0x608>)
 8005820:	ec51 0b17 	vmov	r0, r1, d7
 8005824:	f7fa ff10 	bl	8000648 <__aeabi_dmul>
 8005828:	e9dd 2300 	ldrd	r2, r3, [sp]
 800582c:	f7fb f992 	bl	8000b54 <__aeabi_dcmpge>
 8005830:	464f      	mov	r7, r9
 8005832:	464e      	mov	r6, r9
 8005834:	2800      	cmp	r0, #0
 8005836:	f040 8234 	bne.w	8005ca2 <_dtoa_r+0x8f2>
 800583a:	2331      	movs	r3, #49	; 0x31
 800583c:	f10b 0501 	add.w	r5, fp, #1
 8005840:	f88b 3000 	strb.w	r3, [fp]
 8005844:	f10a 0a01 	add.w	sl, sl, #1
 8005848:	e22f      	b.n	8005caa <_dtoa_r+0x8fa>
 800584a:	07f2      	lsls	r2, r6, #31
 800584c:	d505      	bpl.n	800585a <_dtoa_r+0x4aa>
 800584e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005852:	f7fa fef9 	bl	8000648 <__aeabi_dmul>
 8005856:	3501      	adds	r5, #1
 8005858:	2301      	movs	r3, #1
 800585a:	1076      	asrs	r6, r6, #1
 800585c:	3708      	adds	r7, #8
 800585e:	e772      	b.n	8005746 <_dtoa_r+0x396>
 8005860:	2502      	movs	r5, #2
 8005862:	e774      	b.n	800574e <_dtoa_r+0x39e>
 8005864:	f8cd a020 	str.w	sl, [sp, #32]
 8005868:	464f      	mov	r7, r9
 800586a:	e791      	b.n	8005790 <_dtoa_r+0x3e0>
 800586c:	4b4d      	ldr	r3, [pc, #308]	; (80059a4 <_dtoa_r+0x5f4>)
 800586e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005872:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005878:	2b00      	cmp	r3, #0
 800587a:	d047      	beq.n	800590c <_dtoa_r+0x55c>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	2000      	movs	r0, #0
 8005882:	494e      	ldr	r1, [pc, #312]	; (80059bc <_dtoa_r+0x60c>)
 8005884:	f7fb f80a 	bl	800089c <__aeabi_ddiv>
 8005888:	462a      	mov	r2, r5
 800588a:	4633      	mov	r3, r6
 800588c:	f7fa fd24 	bl	80002d8 <__aeabi_dsub>
 8005890:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005894:	465d      	mov	r5, fp
 8005896:	e9dd 0100 	ldrd	r0, r1, [sp]
 800589a:	f7fb f985 	bl	8000ba8 <__aeabi_d2iz>
 800589e:	4606      	mov	r6, r0
 80058a0:	f7fa fe68 	bl	8000574 <__aeabi_i2d>
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058ac:	f7fa fd14 	bl	80002d8 <__aeabi_dsub>
 80058b0:	3630      	adds	r6, #48	; 0x30
 80058b2:	f805 6b01 	strb.w	r6, [r5], #1
 80058b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058ba:	e9cd 0100 	strd	r0, r1, [sp]
 80058be:	f7fb f935 	bl	8000b2c <__aeabi_dcmplt>
 80058c2:	2800      	cmp	r0, #0
 80058c4:	d163      	bne.n	800598e <_dtoa_r+0x5de>
 80058c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ca:	2000      	movs	r0, #0
 80058cc:	4937      	ldr	r1, [pc, #220]	; (80059ac <_dtoa_r+0x5fc>)
 80058ce:	f7fa fd03 	bl	80002d8 <__aeabi_dsub>
 80058d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058d6:	f7fb f929 	bl	8000b2c <__aeabi_dcmplt>
 80058da:	2800      	cmp	r0, #0
 80058dc:	f040 80b7 	bne.w	8005a4e <_dtoa_r+0x69e>
 80058e0:	eba5 030b 	sub.w	r3, r5, fp
 80058e4:	429f      	cmp	r7, r3
 80058e6:	f77f af7c 	ble.w	80057e2 <_dtoa_r+0x432>
 80058ea:	2200      	movs	r2, #0
 80058ec:	4b30      	ldr	r3, [pc, #192]	; (80059b0 <_dtoa_r+0x600>)
 80058ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058f2:	f7fa fea9 	bl	8000648 <__aeabi_dmul>
 80058f6:	2200      	movs	r2, #0
 80058f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80058fc:	4b2c      	ldr	r3, [pc, #176]	; (80059b0 <_dtoa_r+0x600>)
 80058fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005902:	f7fa fea1 	bl	8000648 <__aeabi_dmul>
 8005906:	e9cd 0100 	strd	r0, r1, [sp]
 800590a:	e7c4      	b.n	8005896 <_dtoa_r+0x4e6>
 800590c:	462a      	mov	r2, r5
 800590e:	4633      	mov	r3, r6
 8005910:	f7fa fe9a 	bl	8000648 <__aeabi_dmul>
 8005914:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005918:	eb0b 0507 	add.w	r5, fp, r7
 800591c:	465e      	mov	r6, fp
 800591e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005922:	f7fb f941 	bl	8000ba8 <__aeabi_d2iz>
 8005926:	4607      	mov	r7, r0
 8005928:	f7fa fe24 	bl	8000574 <__aeabi_i2d>
 800592c:	3730      	adds	r7, #48	; 0x30
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005936:	f7fa fccf 	bl	80002d8 <__aeabi_dsub>
 800593a:	f806 7b01 	strb.w	r7, [r6], #1
 800593e:	42ae      	cmp	r6, r5
 8005940:	e9cd 0100 	strd	r0, r1, [sp]
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	d126      	bne.n	8005998 <_dtoa_r+0x5e8>
 800594a:	4b1c      	ldr	r3, [pc, #112]	; (80059bc <_dtoa_r+0x60c>)
 800594c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005950:	f7fa fcc4 	bl	80002dc <__adddf3>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800595c:	f7fb f904 	bl	8000b68 <__aeabi_dcmpgt>
 8005960:	2800      	cmp	r0, #0
 8005962:	d174      	bne.n	8005a4e <_dtoa_r+0x69e>
 8005964:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005968:	2000      	movs	r0, #0
 800596a:	4914      	ldr	r1, [pc, #80]	; (80059bc <_dtoa_r+0x60c>)
 800596c:	f7fa fcb4 	bl	80002d8 <__aeabi_dsub>
 8005970:	4602      	mov	r2, r0
 8005972:	460b      	mov	r3, r1
 8005974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005978:	f7fb f8d8 	bl	8000b2c <__aeabi_dcmplt>
 800597c:	2800      	cmp	r0, #0
 800597e:	f43f af30 	beq.w	80057e2 <_dtoa_r+0x432>
 8005982:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005986:	2b30      	cmp	r3, #48	; 0x30
 8005988:	f105 32ff 	add.w	r2, r5, #4294967295
 800598c:	d002      	beq.n	8005994 <_dtoa_r+0x5e4>
 800598e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005992:	e04a      	b.n	8005a2a <_dtoa_r+0x67a>
 8005994:	4615      	mov	r5, r2
 8005996:	e7f4      	b.n	8005982 <_dtoa_r+0x5d2>
 8005998:	4b05      	ldr	r3, [pc, #20]	; (80059b0 <_dtoa_r+0x600>)
 800599a:	f7fa fe55 	bl	8000648 <__aeabi_dmul>
 800599e:	e9cd 0100 	strd	r0, r1, [sp]
 80059a2:	e7bc      	b.n	800591e <_dtoa_r+0x56e>
 80059a4:	08007198 	.word	0x08007198
 80059a8:	08007170 	.word	0x08007170
 80059ac:	3ff00000 	.word	0x3ff00000
 80059b0:	40240000 	.word	0x40240000
 80059b4:	401c0000 	.word	0x401c0000
 80059b8:	40140000 	.word	0x40140000
 80059bc:	3fe00000 	.word	0x3fe00000
 80059c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80059c4:	465d      	mov	r5, fp
 80059c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059ca:	4630      	mov	r0, r6
 80059cc:	4639      	mov	r1, r7
 80059ce:	f7fa ff65 	bl	800089c <__aeabi_ddiv>
 80059d2:	f7fb f8e9 	bl	8000ba8 <__aeabi_d2iz>
 80059d6:	4680      	mov	r8, r0
 80059d8:	f7fa fdcc 	bl	8000574 <__aeabi_i2d>
 80059dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059e0:	f7fa fe32 	bl	8000648 <__aeabi_dmul>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4630      	mov	r0, r6
 80059ea:	4639      	mov	r1, r7
 80059ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80059f0:	f7fa fc72 	bl	80002d8 <__aeabi_dsub>
 80059f4:	f805 6b01 	strb.w	r6, [r5], #1
 80059f8:	eba5 060b 	sub.w	r6, r5, fp
 80059fc:	45b1      	cmp	r9, r6
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	d139      	bne.n	8005a78 <_dtoa_r+0x6c8>
 8005a04:	f7fa fc6a 	bl	80002dc <__adddf3>
 8005a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a0c:	4606      	mov	r6, r0
 8005a0e:	460f      	mov	r7, r1
 8005a10:	f7fb f8aa 	bl	8000b68 <__aeabi_dcmpgt>
 8005a14:	b9c8      	cbnz	r0, 8005a4a <_dtoa_r+0x69a>
 8005a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	4639      	mov	r1, r7
 8005a1e:	f7fb f87b 	bl	8000b18 <__aeabi_dcmpeq>
 8005a22:	b110      	cbz	r0, 8005a2a <_dtoa_r+0x67a>
 8005a24:	f018 0f01 	tst.w	r8, #1
 8005a28:	d10f      	bne.n	8005a4a <_dtoa_r+0x69a>
 8005a2a:	9904      	ldr	r1, [sp, #16]
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	f000 fb8b 	bl	8006148 <_Bfree>
 8005a32:	2300      	movs	r3, #0
 8005a34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a36:	702b      	strb	r3, [r5, #0]
 8005a38:	f10a 0301 	add.w	r3, sl, #1
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 8241 	beq.w	8005ec8 <_dtoa_r+0xb18>
 8005a46:	601d      	str	r5, [r3, #0]
 8005a48:	e23e      	b.n	8005ec8 <_dtoa_r+0xb18>
 8005a4a:	f8cd a020 	str.w	sl, [sp, #32]
 8005a4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a52:	2a39      	cmp	r2, #57	; 0x39
 8005a54:	f105 33ff 	add.w	r3, r5, #4294967295
 8005a58:	d108      	bne.n	8005a6c <_dtoa_r+0x6bc>
 8005a5a:	459b      	cmp	fp, r3
 8005a5c:	d10a      	bne.n	8005a74 <_dtoa_r+0x6c4>
 8005a5e:	9b08      	ldr	r3, [sp, #32]
 8005a60:	3301      	adds	r3, #1
 8005a62:	9308      	str	r3, [sp, #32]
 8005a64:	2330      	movs	r3, #48	; 0x30
 8005a66:	f88b 3000 	strb.w	r3, [fp]
 8005a6a:	465b      	mov	r3, fp
 8005a6c:	781a      	ldrb	r2, [r3, #0]
 8005a6e:	3201      	adds	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
 8005a72:	e78c      	b.n	800598e <_dtoa_r+0x5de>
 8005a74:	461d      	mov	r5, r3
 8005a76:	e7ea      	b.n	8005a4e <_dtoa_r+0x69e>
 8005a78:	2200      	movs	r2, #0
 8005a7a:	4b9b      	ldr	r3, [pc, #620]	; (8005ce8 <_dtoa_r+0x938>)
 8005a7c:	f7fa fde4 	bl	8000648 <__aeabi_dmul>
 8005a80:	2200      	movs	r2, #0
 8005a82:	2300      	movs	r3, #0
 8005a84:	4606      	mov	r6, r0
 8005a86:	460f      	mov	r7, r1
 8005a88:	f7fb f846 	bl	8000b18 <__aeabi_dcmpeq>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d09a      	beq.n	80059c6 <_dtoa_r+0x616>
 8005a90:	e7cb      	b.n	8005a2a <_dtoa_r+0x67a>
 8005a92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a94:	2a00      	cmp	r2, #0
 8005a96:	f000 808b 	beq.w	8005bb0 <_dtoa_r+0x800>
 8005a9a:	9a06      	ldr	r2, [sp, #24]
 8005a9c:	2a01      	cmp	r2, #1
 8005a9e:	dc6e      	bgt.n	8005b7e <_dtoa_r+0x7ce>
 8005aa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005aa2:	2a00      	cmp	r2, #0
 8005aa4:	d067      	beq.n	8005b76 <_dtoa_r+0x7c6>
 8005aa6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005aaa:	9f07      	ldr	r7, [sp, #28]
 8005aac:	9d05      	ldr	r5, [sp, #20]
 8005aae:	9a05      	ldr	r2, [sp, #20]
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	441a      	add	r2, r3
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	9205      	str	r2, [sp, #20]
 8005ab8:	4498      	add	r8, r3
 8005aba:	f000 fbe5 	bl	8006288 <__i2b>
 8005abe:	4606      	mov	r6, r0
 8005ac0:	2d00      	cmp	r5, #0
 8005ac2:	dd0c      	ble.n	8005ade <_dtoa_r+0x72e>
 8005ac4:	f1b8 0f00 	cmp.w	r8, #0
 8005ac8:	dd09      	ble.n	8005ade <_dtoa_r+0x72e>
 8005aca:	4545      	cmp	r5, r8
 8005acc:	9a05      	ldr	r2, [sp, #20]
 8005ace:	462b      	mov	r3, r5
 8005ad0:	bfa8      	it	ge
 8005ad2:	4643      	movge	r3, r8
 8005ad4:	1ad2      	subs	r2, r2, r3
 8005ad6:	9205      	str	r2, [sp, #20]
 8005ad8:	1aed      	subs	r5, r5, r3
 8005ada:	eba8 0803 	sub.w	r8, r8, r3
 8005ade:	9b07      	ldr	r3, [sp, #28]
 8005ae0:	b1eb      	cbz	r3, 8005b1e <_dtoa_r+0x76e>
 8005ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d067      	beq.n	8005bb8 <_dtoa_r+0x808>
 8005ae8:	b18f      	cbz	r7, 8005b0e <_dtoa_r+0x75e>
 8005aea:	4631      	mov	r1, r6
 8005aec:	463a      	mov	r2, r7
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 fc6a 	bl	80063c8 <__pow5mult>
 8005af4:	9a04      	ldr	r2, [sp, #16]
 8005af6:	4601      	mov	r1, r0
 8005af8:	4606      	mov	r6, r0
 8005afa:	4620      	mov	r0, r4
 8005afc:	f000 fbcd 	bl	800629a <__multiply>
 8005b00:	9904      	ldr	r1, [sp, #16]
 8005b02:	9008      	str	r0, [sp, #32]
 8005b04:	4620      	mov	r0, r4
 8005b06:	f000 fb1f 	bl	8006148 <_Bfree>
 8005b0a:	9b08      	ldr	r3, [sp, #32]
 8005b0c:	9304      	str	r3, [sp, #16]
 8005b0e:	9b07      	ldr	r3, [sp, #28]
 8005b10:	1bda      	subs	r2, r3, r7
 8005b12:	d004      	beq.n	8005b1e <_dtoa_r+0x76e>
 8005b14:	9904      	ldr	r1, [sp, #16]
 8005b16:	4620      	mov	r0, r4
 8005b18:	f000 fc56 	bl	80063c8 <__pow5mult>
 8005b1c:	9004      	str	r0, [sp, #16]
 8005b1e:	2101      	movs	r1, #1
 8005b20:	4620      	mov	r0, r4
 8005b22:	f000 fbb1 	bl	8006288 <__i2b>
 8005b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b28:	4607      	mov	r7, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f000 81d0 	beq.w	8005ed0 <_dtoa_r+0xb20>
 8005b30:	461a      	mov	r2, r3
 8005b32:	4601      	mov	r1, r0
 8005b34:	4620      	mov	r0, r4
 8005b36:	f000 fc47 	bl	80063c8 <__pow5mult>
 8005b3a:	9b06      	ldr	r3, [sp, #24]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	4607      	mov	r7, r0
 8005b40:	dc40      	bgt.n	8005bc4 <_dtoa_r+0x814>
 8005b42:	9b00      	ldr	r3, [sp, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d139      	bne.n	8005bbc <_dtoa_r+0x80c>
 8005b48:	9b01      	ldr	r3, [sp, #4]
 8005b4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d136      	bne.n	8005bc0 <_dtoa_r+0x810>
 8005b52:	9b01      	ldr	r3, [sp, #4]
 8005b54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b58:	0d1b      	lsrs	r3, r3, #20
 8005b5a:	051b      	lsls	r3, r3, #20
 8005b5c:	b12b      	cbz	r3, 8005b6a <_dtoa_r+0x7ba>
 8005b5e:	9b05      	ldr	r3, [sp, #20]
 8005b60:	3301      	adds	r3, #1
 8005b62:	9305      	str	r3, [sp, #20]
 8005b64:	f108 0801 	add.w	r8, r8, #1
 8005b68:	2301      	movs	r3, #1
 8005b6a:	9307      	str	r3, [sp, #28]
 8005b6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d12a      	bne.n	8005bc8 <_dtoa_r+0x818>
 8005b72:	2001      	movs	r0, #1
 8005b74:	e030      	b.n	8005bd8 <_dtoa_r+0x828>
 8005b76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005b78:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b7c:	e795      	b.n	8005aaa <_dtoa_r+0x6fa>
 8005b7e:	9b07      	ldr	r3, [sp, #28]
 8005b80:	f109 37ff 	add.w	r7, r9, #4294967295
 8005b84:	42bb      	cmp	r3, r7
 8005b86:	bfbf      	itttt	lt
 8005b88:	9b07      	ldrlt	r3, [sp, #28]
 8005b8a:	9707      	strlt	r7, [sp, #28]
 8005b8c:	1afa      	sublt	r2, r7, r3
 8005b8e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005b90:	bfbb      	ittet	lt
 8005b92:	189b      	addlt	r3, r3, r2
 8005b94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005b96:	1bdf      	subge	r7, r3, r7
 8005b98:	2700      	movlt	r7, #0
 8005b9a:	f1b9 0f00 	cmp.w	r9, #0
 8005b9e:	bfb5      	itete	lt
 8005ba0:	9b05      	ldrlt	r3, [sp, #20]
 8005ba2:	9d05      	ldrge	r5, [sp, #20]
 8005ba4:	eba3 0509 	sublt.w	r5, r3, r9
 8005ba8:	464b      	movge	r3, r9
 8005baa:	bfb8      	it	lt
 8005bac:	2300      	movlt	r3, #0
 8005bae:	e77e      	b.n	8005aae <_dtoa_r+0x6fe>
 8005bb0:	9f07      	ldr	r7, [sp, #28]
 8005bb2:	9d05      	ldr	r5, [sp, #20]
 8005bb4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005bb6:	e783      	b.n	8005ac0 <_dtoa_r+0x710>
 8005bb8:	9a07      	ldr	r2, [sp, #28]
 8005bba:	e7ab      	b.n	8005b14 <_dtoa_r+0x764>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	e7d4      	b.n	8005b6a <_dtoa_r+0x7ba>
 8005bc0:	9b00      	ldr	r3, [sp, #0]
 8005bc2:	e7d2      	b.n	8005b6a <_dtoa_r+0x7ba>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	9307      	str	r3, [sp, #28]
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005bce:	6918      	ldr	r0, [r3, #16]
 8005bd0:	f000 fb0c 	bl	80061ec <__hi0bits>
 8005bd4:	f1c0 0020 	rsb	r0, r0, #32
 8005bd8:	4440      	add	r0, r8
 8005bda:	f010 001f 	ands.w	r0, r0, #31
 8005bde:	d047      	beq.n	8005c70 <_dtoa_r+0x8c0>
 8005be0:	f1c0 0320 	rsb	r3, r0, #32
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	dd3b      	ble.n	8005c60 <_dtoa_r+0x8b0>
 8005be8:	9b05      	ldr	r3, [sp, #20]
 8005bea:	f1c0 001c 	rsb	r0, r0, #28
 8005bee:	4403      	add	r3, r0
 8005bf0:	9305      	str	r3, [sp, #20]
 8005bf2:	4405      	add	r5, r0
 8005bf4:	4480      	add	r8, r0
 8005bf6:	9b05      	ldr	r3, [sp, #20]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	dd05      	ble.n	8005c08 <_dtoa_r+0x858>
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	9904      	ldr	r1, [sp, #16]
 8005c00:	4620      	mov	r0, r4
 8005c02:	f000 fc2f 	bl	8006464 <__lshift>
 8005c06:	9004      	str	r0, [sp, #16]
 8005c08:	f1b8 0f00 	cmp.w	r8, #0
 8005c0c:	dd05      	ble.n	8005c1a <_dtoa_r+0x86a>
 8005c0e:	4639      	mov	r1, r7
 8005c10:	4642      	mov	r2, r8
 8005c12:	4620      	mov	r0, r4
 8005c14:	f000 fc26 	bl	8006464 <__lshift>
 8005c18:	4607      	mov	r7, r0
 8005c1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c1c:	b353      	cbz	r3, 8005c74 <_dtoa_r+0x8c4>
 8005c1e:	4639      	mov	r1, r7
 8005c20:	9804      	ldr	r0, [sp, #16]
 8005c22:	f000 fc73 	bl	800650c <__mcmp>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	da24      	bge.n	8005c74 <_dtoa_r+0x8c4>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	220a      	movs	r2, #10
 8005c2e:	9904      	ldr	r1, [sp, #16]
 8005c30:	4620      	mov	r0, r4
 8005c32:	f000 faa0 	bl	8006176 <__multadd>
 8005c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c38:	9004      	str	r0, [sp, #16]
 8005c3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 814d 	beq.w	8005ede <_dtoa_r+0xb2e>
 8005c44:	2300      	movs	r3, #0
 8005c46:	4631      	mov	r1, r6
 8005c48:	220a      	movs	r2, #10
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f000 fa93 	bl	8006176 <__multadd>
 8005c50:	9b02      	ldr	r3, [sp, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	4606      	mov	r6, r0
 8005c56:	dc4f      	bgt.n	8005cf8 <_dtoa_r+0x948>
 8005c58:	9b06      	ldr	r3, [sp, #24]
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	dd4c      	ble.n	8005cf8 <_dtoa_r+0x948>
 8005c5e:	e011      	b.n	8005c84 <_dtoa_r+0x8d4>
 8005c60:	d0c9      	beq.n	8005bf6 <_dtoa_r+0x846>
 8005c62:	9a05      	ldr	r2, [sp, #20]
 8005c64:	331c      	adds	r3, #28
 8005c66:	441a      	add	r2, r3
 8005c68:	9205      	str	r2, [sp, #20]
 8005c6a:	441d      	add	r5, r3
 8005c6c:	4498      	add	r8, r3
 8005c6e:	e7c2      	b.n	8005bf6 <_dtoa_r+0x846>
 8005c70:	4603      	mov	r3, r0
 8005c72:	e7f6      	b.n	8005c62 <_dtoa_r+0x8b2>
 8005c74:	f1b9 0f00 	cmp.w	r9, #0
 8005c78:	dc38      	bgt.n	8005cec <_dtoa_r+0x93c>
 8005c7a:	9b06      	ldr	r3, [sp, #24]
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	dd35      	ble.n	8005cec <_dtoa_r+0x93c>
 8005c80:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c84:	9b02      	ldr	r3, [sp, #8]
 8005c86:	b963      	cbnz	r3, 8005ca2 <_dtoa_r+0x8f2>
 8005c88:	4639      	mov	r1, r7
 8005c8a:	2205      	movs	r2, #5
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f000 fa72 	bl	8006176 <__multadd>
 8005c92:	4601      	mov	r1, r0
 8005c94:	4607      	mov	r7, r0
 8005c96:	9804      	ldr	r0, [sp, #16]
 8005c98:	f000 fc38 	bl	800650c <__mcmp>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	f73f adcc 	bgt.w	800583a <_dtoa_r+0x48a>
 8005ca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ca4:	465d      	mov	r5, fp
 8005ca6:	ea6f 0a03 	mvn.w	sl, r3
 8005caa:	f04f 0900 	mov.w	r9, #0
 8005cae:	4639      	mov	r1, r7
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f000 fa49 	bl	8006148 <_Bfree>
 8005cb6:	2e00      	cmp	r6, #0
 8005cb8:	f43f aeb7 	beq.w	8005a2a <_dtoa_r+0x67a>
 8005cbc:	f1b9 0f00 	cmp.w	r9, #0
 8005cc0:	d005      	beq.n	8005cce <_dtoa_r+0x91e>
 8005cc2:	45b1      	cmp	r9, r6
 8005cc4:	d003      	beq.n	8005cce <_dtoa_r+0x91e>
 8005cc6:	4649      	mov	r1, r9
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 fa3d 	bl	8006148 <_Bfree>
 8005cce:	4631      	mov	r1, r6
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f000 fa39 	bl	8006148 <_Bfree>
 8005cd6:	e6a8      	b.n	8005a2a <_dtoa_r+0x67a>
 8005cd8:	2700      	movs	r7, #0
 8005cda:	463e      	mov	r6, r7
 8005cdc:	e7e1      	b.n	8005ca2 <_dtoa_r+0x8f2>
 8005cde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005ce2:	463e      	mov	r6, r7
 8005ce4:	e5a9      	b.n	800583a <_dtoa_r+0x48a>
 8005ce6:	bf00      	nop
 8005ce8:	40240000 	.word	0x40240000
 8005cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cee:	f8cd 9008 	str.w	r9, [sp, #8]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 80fa 	beq.w	8005eec <_dtoa_r+0xb3c>
 8005cf8:	2d00      	cmp	r5, #0
 8005cfa:	dd05      	ble.n	8005d08 <_dtoa_r+0x958>
 8005cfc:	4631      	mov	r1, r6
 8005cfe:	462a      	mov	r2, r5
 8005d00:	4620      	mov	r0, r4
 8005d02:	f000 fbaf 	bl	8006464 <__lshift>
 8005d06:	4606      	mov	r6, r0
 8005d08:	9b07      	ldr	r3, [sp, #28]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d04c      	beq.n	8005da8 <_dtoa_r+0x9f8>
 8005d0e:	6871      	ldr	r1, [r6, #4]
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 f9e5 	bl	80060e0 <_Balloc>
 8005d16:	6932      	ldr	r2, [r6, #16]
 8005d18:	3202      	adds	r2, #2
 8005d1a:	4605      	mov	r5, r0
 8005d1c:	0092      	lsls	r2, r2, #2
 8005d1e:	f106 010c 	add.w	r1, r6, #12
 8005d22:	300c      	adds	r0, #12
 8005d24:	f7fe fe1a 	bl	800495c <memcpy>
 8005d28:	2201      	movs	r2, #1
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f000 fb99 	bl	8006464 <__lshift>
 8005d32:	9b00      	ldr	r3, [sp, #0]
 8005d34:	f8cd b014 	str.w	fp, [sp, #20]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	46b1      	mov	r9, r6
 8005d3e:	9307      	str	r3, [sp, #28]
 8005d40:	4606      	mov	r6, r0
 8005d42:	4639      	mov	r1, r7
 8005d44:	9804      	ldr	r0, [sp, #16]
 8005d46:	f7ff faa5 	bl	8005294 <quorem>
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	4605      	mov	r5, r0
 8005d4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d52:	9804      	ldr	r0, [sp, #16]
 8005d54:	f000 fbda 	bl	800650c <__mcmp>
 8005d58:	4632      	mov	r2, r6
 8005d5a:	9000      	str	r0, [sp, #0]
 8005d5c:	4639      	mov	r1, r7
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f000 fbee 	bl	8006540 <__mdiff>
 8005d64:	68c3      	ldr	r3, [r0, #12]
 8005d66:	4602      	mov	r2, r0
 8005d68:	bb03      	cbnz	r3, 8005dac <_dtoa_r+0x9fc>
 8005d6a:	4601      	mov	r1, r0
 8005d6c:	9008      	str	r0, [sp, #32]
 8005d6e:	9804      	ldr	r0, [sp, #16]
 8005d70:	f000 fbcc 	bl	800650c <__mcmp>
 8005d74:	9a08      	ldr	r2, [sp, #32]
 8005d76:	4603      	mov	r3, r0
 8005d78:	4611      	mov	r1, r2
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	9308      	str	r3, [sp, #32]
 8005d7e:	f000 f9e3 	bl	8006148 <_Bfree>
 8005d82:	9b08      	ldr	r3, [sp, #32]
 8005d84:	b9a3      	cbnz	r3, 8005db0 <_dtoa_r+0xa00>
 8005d86:	9a06      	ldr	r2, [sp, #24]
 8005d88:	b992      	cbnz	r2, 8005db0 <_dtoa_r+0xa00>
 8005d8a:	9a07      	ldr	r2, [sp, #28]
 8005d8c:	b982      	cbnz	r2, 8005db0 <_dtoa_r+0xa00>
 8005d8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d92:	d029      	beq.n	8005de8 <_dtoa_r+0xa38>
 8005d94:	9b00      	ldr	r3, [sp, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	dd01      	ble.n	8005d9e <_dtoa_r+0x9ee>
 8005d9a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005d9e:	9b05      	ldr	r3, [sp, #20]
 8005da0:	1c5d      	adds	r5, r3, #1
 8005da2:	f883 8000 	strb.w	r8, [r3]
 8005da6:	e782      	b.n	8005cae <_dtoa_r+0x8fe>
 8005da8:	4630      	mov	r0, r6
 8005daa:	e7c2      	b.n	8005d32 <_dtoa_r+0x982>
 8005dac:	2301      	movs	r3, #1
 8005dae:	e7e3      	b.n	8005d78 <_dtoa_r+0x9c8>
 8005db0:	9a00      	ldr	r2, [sp, #0]
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	db04      	blt.n	8005dc0 <_dtoa_r+0xa10>
 8005db6:	d125      	bne.n	8005e04 <_dtoa_r+0xa54>
 8005db8:	9a06      	ldr	r2, [sp, #24]
 8005dba:	bb1a      	cbnz	r2, 8005e04 <_dtoa_r+0xa54>
 8005dbc:	9a07      	ldr	r2, [sp, #28]
 8005dbe:	bb0a      	cbnz	r2, 8005e04 <_dtoa_r+0xa54>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	ddec      	ble.n	8005d9e <_dtoa_r+0x9ee>
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	9904      	ldr	r1, [sp, #16]
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 fb4b 	bl	8006464 <__lshift>
 8005dce:	4639      	mov	r1, r7
 8005dd0:	9004      	str	r0, [sp, #16]
 8005dd2:	f000 fb9b 	bl	800650c <__mcmp>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	dc03      	bgt.n	8005de2 <_dtoa_r+0xa32>
 8005dda:	d1e0      	bne.n	8005d9e <_dtoa_r+0x9ee>
 8005ddc:	f018 0f01 	tst.w	r8, #1
 8005de0:	d0dd      	beq.n	8005d9e <_dtoa_r+0x9ee>
 8005de2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005de6:	d1d8      	bne.n	8005d9a <_dtoa_r+0x9ea>
 8005de8:	9b05      	ldr	r3, [sp, #20]
 8005dea:	9a05      	ldr	r2, [sp, #20]
 8005dec:	1c5d      	adds	r5, r3, #1
 8005dee:	2339      	movs	r3, #57	; 0x39
 8005df0:	7013      	strb	r3, [r2, #0]
 8005df2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005df6:	2b39      	cmp	r3, #57	; 0x39
 8005df8:	f105 32ff 	add.w	r2, r5, #4294967295
 8005dfc:	d04f      	beq.n	8005e9e <_dtoa_r+0xaee>
 8005dfe:	3301      	adds	r3, #1
 8005e00:	7013      	strb	r3, [r2, #0]
 8005e02:	e754      	b.n	8005cae <_dtoa_r+0x8fe>
 8005e04:	9a05      	ldr	r2, [sp, #20]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f102 0501 	add.w	r5, r2, #1
 8005e0c:	dd06      	ble.n	8005e1c <_dtoa_r+0xa6c>
 8005e0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e12:	d0e9      	beq.n	8005de8 <_dtoa_r+0xa38>
 8005e14:	f108 0801 	add.w	r8, r8, #1
 8005e18:	9b05      	ldr	r3, [sp, #20]
 8005e1a:	e7c2      	b.n	8005da2 <_dtoa_r+0x9f2>
 8005e1c:	9a02      	ldr	r2, [sp, #8]
 8005e1e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005e22:	eba5 030b 	sub.w	r3, r5, fp
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d021      	beq.n	8005e6e <_dtoa_r+0xabe>
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	220a      	movs	r2, #10
 8005e2e:	9904      	ldr	r1, [sp, #16]
 8005e30:	4620      	mov	r0, r4
 8005e32:	f000 f9a0 	bl	8006176 <__multadd>
 8005e36:	45b1      	cmp	r9, r6
 8005e38:	9004      	str	r0, [sp, #16]
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	f04f 020a 	mov.w	r2, #10
 8005e42:	4649      	mov	r1, r9
 8005e44:	4620      	mov	r0, r4
 8005e46:	d105      	bne.n	8005e54 <_dtoa_r+0xaa4>
 8005e48:	f000 f995 	bl	8006176 <__multadd>
 8005e4c:	4681      	mov	r9, r0
 8005e4e:	4606      	mov	r6, r0
 8005e50:	9505      	str	r5, [sp, #20]
 8005e52:	e776      	b.n	8005d42 <_dtoa_r+0x992>
 8005e54:	f000 f98f 	bl	8006176 <__multadd>
 8005e58:	4631      	mov	r1, r6
 8005e5a:	4681      	mov	r9, r0
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	220a      	movs	r2, #10
 8005e60:	4620      	mov	r0, r4
 8005e62:	f000 f988 	bl	8006176 <__multadd>
 8005e66:	4606      	mov	r6, r0
 8005e68:	e7f2      	b.n	8005e50 <_dtoa_r+0xaa0>
 8005e6a:	f04f 0900 	mov.w	r9, #0
 8005e6e:	2201      	movs	r2, #1
 8005e70:	9904      	ldr	r1, [sp, #16]
 8005e72:	4620      	mov	r0, r4
 8005e74:	f000 faf6 	bl	8006464 <__lshift>
 8005e78:	4639      	mov	r1, r7
 8005e7a:	9004      	str	r0, [sp, #16]
 8005e7c:	f000 fb46 	bl	800650c <__mcmp>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	dcb6      	bgt.n	8005df2 <_dtoa_r+0xa42>
 8005e84:	d102      	bne.n	8005e8c <_dtoa_r+0xadc>
 8005e86:	f018 0f01 	tst.w	r8, #1
 8005e8a:	d1b2      	bne.n	8005df2 <_dtoa_r+0xa42>
 8005e8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e90:	2b30      	cmp	r3, #48	; 0x30
 8005e92:	f105 32ff 	add.w	r2, r5, #4294967295
 8005e96:	f47f af0a 	bne.w	8005cae <_dtoa_r+0x8fe>
 8005e9a:	4615      	mov	r5, r2
 8005e9c:	e7f6      	b.n	8005e8c <_dtoa_r+0xadc>
 8005e9e:	4593      	cmp	fp, r2
 8005ea0:	d105      	bne.n	8005eae <_dtoa_r+0xafe>
 8005ea2:	2331      	movs	r3, #49	; 0x31
 8005ea4:	f10a 0a01 	add.w	sl, sl, #1
 8005ea8:	f88b 3000 	strb.w	r3, [fp]
 8005eac:	e6ff      	b.n	8005cae <_dtoa_r+0x8fe>
 8005eae:	4615      	mov	r5, r2
 8005eb0:	e79f      	b.n	8005df2 <_dtoa_r+0xa42>
 8005eb2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005f18 <_dtoa_r+0xb68>
 8005eb6:	e007      	b.n	8005ec8 <_dtoa_r+0xb18>
 8005eb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eba:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005f1c <_dtoa_r+0xb6c>
 8005ebe:	b11b      	cbz	r3, 8005ec8 <_dtoa_r+0xb18>
 8005ec0:	f10b 0308 	add.w	r3, fp, #8
 8005ec4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	4658      	mov	r0, fp
 8005eca:	b017      	add	sp, #92	; 0x5c
 8005ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed0:	9b06      	ldr	r3, [sp, #24]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	f77f ae35 	ble.w	8005b42 <_dtoa_r+0x792>
 8005ed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005eda:	9307      	str	r3, [sp, #28]
 8005edc:	e649      	b.n	8005b72 <_dtoa_r+0x7c2>
 8005ede:	9b02      	ldr	r3, [sp, #8]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	dc03      	bgt.n	8005eec <_dtoa_r+0xb3c>
 8005ee4:	9b06      	ldr	r3, [sp, #24]
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	f73f aecc 	bgt.w	8005c84 <_dtoa_r+0x8d4>
 8005eec:	465d      	mov	r5, fp
 8005eee:	4639      	mov	r1, r7
 8005ef0:	9804      	ldr	r0, [sp, #16]
 8005ef2:	f7ff f9cf 	bl	8005294 <quorem>
 8005ef6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005efa:	f805 8b01 	strb.w	r8, [r5], #1
 8005efe:	9a02      	ldr	r2, [sp, #8]
 8005f00:	eba5 030b 	sub.w	r3, r5, fp
 8005f04:	429a      	cmp	r2, r3
 8005f06:	ddb0      	ble.n	8005e6a <_dtoa_r+0xaba>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	220a      	movs	r2, #10
 8005f0c:	9904      	ldr	r1, [sp, #16]
 8005f0e:	4620      	mov	r0, r4
 8005f10:	f000 f931 	bl	8006176 <__multadd>
 8005f14:	9004      	str	r0, [sp, #16]
 8005f16:	e7ea      	b.n	8005eee <_dtoa_r+0xb3e>
 8005f18:	080070dc 	.word	0x080070dc
 8005f1c:	08007100 	.word	0x08007100

08005f20 <std>:
 8005f20:	2300      	movs	r3, #0
 8005f22:	b510      	push	{r4, lr}
 8005f24:	4604      	mov	r4, r0
 8005f26:	e9c0 3300 	strd	r3, r3, [r0]
 8005f2a:	6083      	str	r3, [r0, #8]
 8005f2c:	8181      	strh	r1, [r0, #12]
 8005f2e:	6643      	str	r3, [r0, #100]	; 0x64
 8005f30:	81c2      	strh	r2, [r0, #14]
 8005f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f36:	6183      	str	r3, [r0, #24]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	2208      	movs	r2, #8
 8005f3c:	305c      	adds	r0, #92	; 0x5c
 8005f3e:	f7fe fd18 	bl	8004972 <memset>
 8005f42:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <std+0x38>)
 8005f44:	6263      	str	r3, [r4, #36]	; 0x24
 8005f46:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <std+0x3c>)
 8005f48:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f4a:	4b05      	ldr	r3, [pc, #20]	; (8005f60 <std+0x40>)
 8005f4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f4e:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <std+0x44>)
 8005f50:	6224      	str	r4, [r4, #32]
 8005f52:	6323      	str	r3, [r4, #48]	; 0x30
 8005f54:	bd10      	pop	{r4, pc}
 8005f56:	bf00      	nop
 8005f58:	08006b11 	.word	0x08006b11
 8005f5c:	08006b33 	.word	0x08006b33
 8005f60:	08006b6b 	.word	0x08006b6b
 8005f64:	08006b8f 	.word	0x08006b8f

08005f68 <_cleanup_r>:
 8005f68:	4901      	ldr	r1, [pc, #4]	; (8005f70 <_cleanup_r+0x8>)
 8005f6a:	f000 b885 	b.w	8006078 <_fwalk_reent>
 8005f6e:	bf00      	nop
 8005f70:	08006e69 	.word	0x08006e69

08005f74 <__sfmoreglue>:
 8005f74:	b570      	push	{r4, r5, r6, lr}
 8005f76:	1e4a      	subs	r2, r1, #1
 8005f78:	2568      	movs	r5, #104	; 0x68
 8005f7a:	4355      	muls	r5, r2
 8005f7c:	460e      	mov	r6, r1
 8005f7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005f82:	f000 fbe5 	bl	8006750 <_malloc_r>
 8005f86:	4604      	mov	r4, r0
 8005f88:	b140      	cbz	r0, 8005f9c <__sfmoreglue+0x28>
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	e9c0 1600 	strd	r1, r6, [r0]
 8005f90:	300c      	adds	r0, #12
 8005f92:	60a0      	str	r0, [r4, #8]
 8005f94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f98:	f7fe fceb 	bl	8004972 <memset>
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	bd70      	pop	{r4, r5, r6, pc}

08005fa0 <__sinit>:
 8005fa0:	6983      	ldr	r3, [r0, #24]
 8005fa2:	b510      	push	{r4, lr}
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	bb33      	cbnz	r3, 8005ff6 <__sinit+0x56>
 8005fa8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005fac:	6503      	str	r3, [r0, #80]	; 0x50
 8005fae:	4b12      	ldr	r3, [pc, #72]	; (8005ff8 <__sinit+0x58>)
 8005fb0:	4a12      	ldr	r2, [pc, #72]	; (8005ffc <__sinit+0x5c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	6282      	str	r2, [r0, #40]	; 0x28
 8005fb6:	4298      	cmp	r0, r3
 8005fb8:	bf04      	itt	eq
 8005fba:	2301      	moveq	r3, #1
 8005fbc:	6183      	streq	r3, [r0, #24]
 8005fbe:	f000 f81f 	bl	8006000 <__sfp>
 8005fc2:	6060      	str	r0, [r4, #4]
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	f000 f81b 	bl	8006000 <__sfp>
 8005fca:	60a0      	str	r0, [r4, #8]
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f000 f817 	bl	8006000 <__sfp>
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	60e0      	str	r0, [r4, #12]
 8005fd6:	2104      	movs	r1, #4
 8005fd8:	6860      	ldr	r0, [r4, #4]
 8005fda:	f7ff ffa1 	bl	8005f20 <std>
 8005fde:	2201      	movs	r2, #1
 8005fe0:	2109      	movs	r1, #9
 8005fe2:	68a0      	ldr	r0, [r4, #8]
 8005fe4:	f7ff ff9c 	bl	8005f20 <std>
 8005fe8:	2202      	movs	r2, #2
 8005fea:	2112      	movs	r1, #18
 8005fec:	68e0      	ldr	r0, [r4, #12]
 8005fee:	f7ff ff97 	bl	8005f20 <std>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	61a3      	str	r3, [r4, #24]
 8005ff6:	bd10      	pop	{r4, pc}
 8005ff8:	080070c8 	.word	0x080070c8
 8005ffc:	08005f69 	.word	0x08005f69

08006000 <__sfp>:
 8006000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006002:	4b1b      	ldr	r3, [pc, #108]	; (8006070 <__sfp+0x70>)
 8006004:	681e      	ldr	r6, [r3, #0]
 8006006:	69b3      	ldr	r3, [r6, #24]
 8006008:	4607      	mov	r7, r0
 800600a:	b913      	cbnz	r3, 8006012 <__sfp+0x12>
 800600c:	4630      	mov	r0, r6
 800600e:	f7ff ffc7 	bl	8005fa0 <__sinit>
 8006012:	3648      	adds	r6, #72	; 0x48
 8006014:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006018:	3b01      	subs	r3, #1
 800601a:	d503      	bpl.n	8006024 <__sfp+0x24>
 800601c:	6833      	ldr	r3, [r6, #0]
 800601e:	b133      	cbz	r3, 800602e <__sfp+0x2e>
 8006020:	6836      	ldr	r6, [r6, #0]
 8006022:	e7f7      	b.n	8006014 <__sfp+0x14>
 8006024:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006028:	b16d      	cbz	r5, 8006046 <__sfp+0x46>
 800602a:	3468      	adds	r4, #104	; 0x68
 800602c:	e7f4      	b.n	8006018 <__sfp+0x18>
 800602e:	2104      	movs	r1, #4
 8006030:	4638      	mov	r0, r7
 8006032:	f7ff ff9f 	bl	8005f74 <__sfmoreglue>
 8006036:	6030      	str	r0, [r6, #0]
 8006038:	2800      	cmp	r0, #0
 800603a:	d1f1      	bne.n	8006020 <__sfp+0x20>
 800603c:	230c      	movs	r3, #12
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	4604      	mov	r4, r0
 8006042:	4620      	mov	r0, r4
 8006044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006046:	4b0b      	ldr	r3, [pc, #44]	; (8006074 <__sfp+0x74>)
 8006048:	6665      	str	r5, [r4, #100]	; 0x64
 800604a:	e9c4 5500 	strd	r5, r5, [r4]
 800604e:	60a5      	str	r5, [r4, #8]
 8006050:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006054:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006058:	2208      	movs	r2, #8
 800605a:	4629      	mov	r1, r5
 800605c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006060:	f7fe fc87 	bl	8004972 <memset>
 8006064:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006068:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800606c:	e7e9      	b.n	8006042 <__sfp+0x42>
 800606e:	bf00      	nop
 8006070:	080070c8 	.word	0x080070c8
 8006074:	ffff0001 	.word	0xffff0001

08006078 <_fwalk_reent>:
 8006078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800607c:	4680      	mov	r8, r0
 800607e:	4689      	mov	r9, r1
 8006080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006084:	2600      	movs	r6, #0
 8006086:	b914      	cbnz	r4, 800608e <_fwalk_reent+0x16>
 8006088:	4630      	mov	r0, r6
 800608a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800608e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006092:	3f01      	subs	r7, #1
 8006094:	d501      	bpl.n	800609a <_fwalk_reent+0x22>
 8006096:	6824      	ldr	r4, [r4, #0]
 8006098:	e7f5      	b.n	8006086 <_fwalk_reent+0xe>
 800609a:	89ab      	ldrh	r3, [r5, #12]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d907      	bls.n	80060b0 <_fwalk_reent+0x38>
 80060a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060a4:	3301      	adds	r3, #1
 80060a6:	d003      	beq.n	80060b0 <_fwalk_reent+0x38>
 80060a8:	4629      	mov	r1, r5
 80060aa:	4640      	mov	r0, r8
 80060ac:	47c8      	blx	r9
 80060ae:	4306      	orrs	r6, r0
 80060b0:	3568      	adds	r5, #104	; 0x68
 80060b2:	e7ee      	b.n	8006092 <_fwalk_reent+0x1a>

080060b4 <_localeconv_r>:
 80060b4:	4b04      	ldr	r3, [pc, #16]	; (80060c8 <_localeconv_r+0x14>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6a18      	ldr	r0, [r3, #32]
 80060ba:	4b04      	ldr	r3, [pc, #16]	; (80060cc <_localeconv_r+0x18>)
 80060bc:	2800      	cmp	r0, #0
 80060be:	bf08      	it	eq
 80060c0:	4618      	moveq	r0, r3
 80060c2:	30f0      	adds	r0, #240	; 0xf0
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	2000000c 	.word	0x2000000c
 80060cc:	20000070 	.word	0x20000070

080060d0 <malloc>:
 80060d0:	4b02      	ldr	r3, [pc, #8]	; (80060dc <malloc+0xc>)
 80060d2:	4601      	mov	r1, r0
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	f000 bb3b 	b.w	8006750 <_malloc_r>
 80060da:	bf00      	nop
 80060dc:	2000000c 	.word	0x2000000c

080060e0 <_Balloc>:
 80060e0:	b570      	push	{r4, r5, r6, lr}
 80060e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80060e4:	4604      	mov	r4, r0
 80060e6:	460e      	mov	r6, r1
 80060e8:	b93d      	cbnz	r5, 80060fa <_Balloc+0x1a>
 80060ea:	2010      	movs	r0, #16
 80060ec:	f7ff fff0 	bl	80060d0 <malloc>
 80060f0:	6260      	str	r0, [r4, #36]	; 0x24
 80060f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80060f6:	6005      	str	r5, [r0, #0]
 80060f8:	60c5      	str	r5, [r0, #12]
 80060fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80060fc:	68eb      	ldr	r3, [r5, #12]
 80060fe:	b183      	cbz	r3, 8006122 <_Balloc+0x42>
 8006100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006108:	b9b8      	cbnz	r0, 800613a <_Balloc+0x5a>
 800610a:	2101      	movs	r1, #1
 800610c:	fa01 f506 	lsl.w	r5, r1, r6
 8006110:	1d6a      	adds	r2, r5, #5
 8006112:	0092      	lsls	r2, r2, #2
 8006114:	4620      	mov	r0, r4
 8006116:	f000 fabf 	bl	8006698 <_calloc_r>
 800611a:	b160      	cbz	r0, 8006136 <_Balloc+0x56>
 800611c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006120:	e00e      	b.n	8006140 <_Balloc+0x60>
 8006122:	2221      	movs	r2, #33	; 0x21
 8006124:	2104      	movs	r1, #4
 8006126:	4620      	mov	r0, r4
 8006128:	f000 fab6 	bl	8006698 <_calloc_r>
 800612c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800612e:	60e8      	str	r0, [r5, #12]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1e4      	bne.n	8006100 <_Balloc+0x20>
 8006136:	2000      	movs	r0, #0
 8006138:	bd70      	pop	{r4, r5, r6, pc}
 800613a:	6802      	ldr	r2, [r0, #0]
 800613c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006140:	2300      	movs	r3, #0
 8006142:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006146:	e7f7      	b.n	8006138 <_Balloc+0x58>

08006148 <_Bfree>:
 8006148:	b570      	push	{r4, r5, r6, lr}
 800614a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800614c:	4606      	mov	r6, r0
 800614e:	460d      	mov	r5, r1
 8006150:	b93c      	cbnz	r4, 8006162 <_Bfree+0x1a>
 8006152:	2010      	movs	r0, #16
 8006154:	f7ff ffbc 	bl	80060d0 <malloc>
 8006158:	6270      	str	r0, [r6, #36]	; 0x24
 800615a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800615e:	6004      	str	r4, [r0, #0]
 8006160:	60c4      	str	r4, [r0, #12]
 8006162:	b13d      	cbz	r5, 8006174 <_Bfree+0x2c>
 8006164:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006166:	686a      	ldr	r2, [r5, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800616e:	6029      	str	r1, [r5, #0]
 8006170:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006174:	bd70      	pop	{r4, r5, r6, pc}

08006176 <__multadd>:
 8006176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800617a:	690d      	ldr	r5, [r1, #16]
 800617c:	461f      	mov	r7, r3
 800617e:	4606      	mov	r6, r0
 8006180:	460c      	mov	r4, r1
 8006182:	f101 0c14 	add.w	ip, r1, #20
 8006186:	2300      	movs	r3, #0
 8006188:	f8dc 0000 	ldr.w	r0, [ip]
 800618c:	b281      	uxth	r1, r0
 800618e:	fb02 7101 	mla	r1, r2, r1, r7
 8006192:	0c0f      	lsrs	r7, r1, #16
 8006194:	0c00      	lsrs	r0, r0, #16
 8006196:	fb02 7000 	mla	r0, r2, r0, r7
 800619a:	b289      	uxth	r1, r1
 800619c:	3301      	adds	r3, #1
 800619e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80061a2:	429d      	cmp	r5, r3
 80061a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80061a8:	f84c 1b04 	str.w	r1, [ip], #4
 80061ac:	dcec      	bgt.n	8006188 <__multadd+0x12>
 80061ae:	b1d7      	cbz	r7, 80061e6 <__multadd+0x70>
 80061b0:	68a3      	ldr	r3, [r4, #8]
 80061b2:	42ab      	cmp	r3, r5
 80061b4:	dc12      	bgt.n	80061dc <__multadd+0x66>
 80061b6:	6861      	ldr	r1, [r4, #4]
 80061b8:	4630      	mov	r0, r6
 80061ba:	3101      	adds	r1, #1
 80061bc:	f7ff ff90 	bl	80060e0 <_Balloc>
 80061c0:	6922      	ldr	r2, [r4, #16]
 80061c2:	3202      	adds	r2, #2
 80061c4:	f104 010c 	add.w	r1, r4, #12
 80061c8:	4680      	mov	r8, r0
 80061ca:	0092      	lsls	r2, r2, #2
 80061cc:	300c      	adds	r0, #12
 80061ce:	f7fe fbc5 	bl	800495c <memcpy>
 80061d2:	4621      	mov	r1, r4
 80061d4:	4630      	mov	r0, r6
 80061d6:	f7ff ffb7 	bl	8006148 <_Bfree>
 80061da:	4644      	mov	r4, r8
 80061dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80061e0:	3501      	adds	r5, #1
 80061e2:	615f      	str	r7, [r3, #20]
 80061e4:	6125      	str	r5, [r4, #16]
 80061e6:	4620      	mov	r0, r4
 80061e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080061ec <__hi0bits>:
 80061ec:	0c02      	lsrs	r2, r0, #16
 80061ee:	0412      	lsls	r2, r2, #16
 80061f0:	4603      	mov	r3, r0
 80061f2:	b9b2      	cbnz	r2, 8006222 <__hi0bits+0x36>
 80061f4:	0403      	lsls	r3, r0, #16
 80061f6:	2010      	movs	r0, #16
 80061f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80061fc:	bf04      	itt	eq
 80061fe:	021b      	lsleq	r3, r3, #8
 8006200:	3008      	addeq	r0, #8
 8006202:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006206:	bf04      	itt	eq
 8006208:	011b      	lsleq	r3, r3, #4
 800620a:	3004      	addeq	r0, #4
 800620c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006210:	bf04      	itt	eq
 8006212:	009b      	lsleq	r3, r3, #2
 8006214:	3002      	addeq	r0, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	db06      	blt.n	8006228 <__hi0bits+0x3c>
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	d503      	bpl.n	8006226 <__hi0bits+0x3a>
 800621e:	3001      	adds	r0, #1
 8006220:	4770      	bx	lr
 8006222:	2000      	movs	r0, #0
 8006224:	e7e8      	b.n	80061f8 <__hi0bits+0xc>
 8006226:	2020      	movs	r0, #32
 8006228:	4770      	bx	lr

0800622a <__lo0bits>:
 800622a:	6803      	ldr	r3, [r0, #0]
 800622c:	f013 0207 	ands.w	r2, r3, #7
 8006230:	4601      	mov	r1, r0
 8006232:	d00b      	beq.n	800624c <__lo0bits+0x22>
 8006234:	07da      	lsls	r2, r3, #31
 8006236:	d423      	bmi.n	8006280 <__lo0bits+0x56>
 8006238:	0798      	lsls	r0, r3, #30
 800623a:	bf49      	itett	mi
 800623c:	085b      	lsrmi	r3, r3, #1
 800623e:	089b      	lsrpl	r3, r3, #2
 8006240:	2001      	movmi	r0, #1
 8006242:	600b      	strmi	r3, [r1, #0]
 8006244:	bf5c      	itt	pl
 8006246:	600b      	strpl	r3, [r1, #0]
 8006248:	2002      	movpl	r0, #2
 800624a:	4770      	bx	lr
 800624c:	b298      	uxth	r0, r3
 800624e:	b9a8      	cbnz	r0, 800627c <__lo0bits+0x52>
 8006250:	0c1b      	lsrs	r3, r3, #16
 8006252:	2010      	movs	r0, #16
 8006254:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006258:	bf04      	itt	eq
 800625a:	0a1b      	lsreq	r3, r3, #8
 800625c:	3008      	addeq	r0, #8
 800625e:	071a      	lsls	r2, r3, #28
 8006260:	bf04      	itt	eq
 8006262:	091b      	lsreq	r3, r3, #4
 8006264:	3004      	addeq	r0, #4
 8006266:	079a      	lsls	r2, r3, #30
 8006268:	bf04      	itt	eq
 800626a:	089b      	lsreq	r3, r3, #2
 800626c:	3002      	addeq	r0, #2
 800626e:	07da      	lsls	r2, r3, #31
 8006270:	d402      	bmi.n	8006278 <__lo0bits+0x4e>
 8006272:	085b      	lsrs	r3, r3, #1
 8006274:	d006      	beq.n	8006284 <__lo0bits+0x5a>
 8006276:	3001      	adds	r0, #1
 8006278:	600b      	str	r3, [r1, #0]
 800627a:	4770      	bx	lr
 800627c:	4610      	mov	r0, r2
 800627e:	e7e9      	b.n	8006254 <__lo0bits+0x2a>
 8006280:	2000      	movs	r0, #0
 8006282:	4770      	bx	lr
 8006284:	2020      	movs	r0, #32
 8006286:	4770      	bx	lr

08006288 <__i2b>:
 8006288:	b510      	push	{r4, lr}
 800628a:	460c      	mov	r4, r1
 800628c:	2101      	movs	r1, #1
 800628e:	f7ff ff27 	bl	80060e0 <_Balloc>
 8006292:	2201      	movs	r2, #1
 8006294:	6144      	str	r4, [r0, #20]
 8006296:	6102      	str	r2, [r0, #16]
 8006298:	bd10      	pop	{r4, pc}

0800629a <__multiply>:
 800629a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800629e:	4614      	mov	r4, r2
 80062a0:	690a      	ldr	r2, [r1, #16]
 80062a2:	6923      	ldr	r3, [r4, #16]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	bfb8      	it	lt
 80062a8:	460b      	movlt	r3, r1
 80062aa:	4688      	mov	r8, r1
 80062ac:	bfbc      	itt	lt
 80062ae:	46a0      	movlt	r8, r4
 80062b0:	461c      	movlt	r4, r3
 80062b2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80062b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80062ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80062be:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80062c2:	eb07 0609 	add.w	r6, r7, r9
 80062c6:	42b3      	cmp	r3, r6
 80062c8:	bfb8      	it	lt
 80062ca:	3101      	addlt	r1, #1
 80062cc:	f7ff ff08 	bl	80060e0 <_Balloc>
 80062d0:	f100 0514 	add.w	r5, r0, #20
 80062d4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80062d8:	462b      	mov	r3, r5
 80062da:	2200      	movs	r2, #0
 80062dc:	4573      	cmp	r3, lr
 80062de:	d316      	bcc.n	800630e <__multiply+0x74>
 80062e0:	f104 0214 	add.w	r2, r4, #20
 80062e4:	f108 0114 	add.w	r1, r8, #20
 80062e8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80062ec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	9b00      	ldr	r3, [sp, #0]
 80062f4:	9201      	str	r2, [sp, #4]
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d80c      	bhi.n	8006314 <__multiply+0x7a>
 80062fa:	2e00      	cmp	r6, #0
 80062fc:	dd03      	ble.n	8006306 <__multiply+0x6c>
 80062fe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006302:	2b00      	cmp	r3, #0
 8006304:	d05d      	beq.n	80063c2 <__multiply+0x128>
 8006306:	6106      	str	r6, [r0, #16]
 8006308:	b003      	add	sp, #12
 800630a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630e:	f843 2b04 	str.w	r2, [r3], #4
 8006312:	e7e3      	b.n	80062dc <__multiply+0x42>
 8006314:	f8b2 b000 	ldrh.w	fp, [r2]
 8006318:	f1bb 0f00 	cmp.w	fp, #0
 800631c:	d023      	beq.n	8006366 <__multiply+0xcc>
 800631e:	4689      	mov	r9, r1
 8006320:	46ac      	mov	ip, r5
 8006322:	f04f 0800 	mov.w	r8, #0
 8006326:	f859 4b04 	ldr.w	r4, [r9], #4
 800632a:	f8dc a000 	ldr.w	sl, [ip]
 800632e:	b2a3      	uxth	r3, r4
 8006330:	fa1f fa8a 	uxth.w	sl, sl
 8006334:	fb0b a303 	mla	r3, fp, r3, sl
 8006338:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800633c:	f8dc 4000 	ldr.w	r4, [ip]
 8006340:	4443      	add	r3, r8
 8006342:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006346:	fb0b 840a 	mla	r4, fp, sl, r8
 800634a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800634e:	46e2      	mov	sl, ip
 8006350:	b29b      	uxth	r3, r3
 8006352:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006356:	454f      	cmp	r7, r9
 8006358:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800635c:	f84a 3b04 	str.w	r3, [sl], #4
 8006360:	d82b      	bhi.n	80063ba <__multiply+0x120>
 8006362:	f8cc 8004 	str.w	r8, [ip, #4]
 8006366:	9b01      	ldr	r3, [sp, #4]
 8006368:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800636c:	3204      	adds	r2, #4
 800636e:	f1ba 0f00 	cmp.w	sl, #0
 8006372:	d020      	beq.n	80063b6 <__multiply+0x11c>
 8006374:	682b      	ldr	r3, [r5, #0]
 8006376:	4689      	mov	r9, r1
 8006378:	46a8      	mov	r8, r5
 800637a:	f04f 0b00 	mov.w	fp, #0
 800637e:	f8b9 c000 	ldrh.w	ip, [r9]
 8006382:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006386:	fb0a 440c 	mla	r4, sl, ip, r4
 800638a:	445c      	add	r4, fp
 800638c:	46c4      	mov	ip, r8
 800638e:	b29b      	uxth	r3, r3
 8006390:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006394:	f84c 3b04 	str.w	r3, [ip], #4
 8006398:	f859 3b04 	ldr.w	r3, [r9], #4
 800639c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80063a0:	0c1b      	lsrs	r3, r3, #16
 80063a2:	fb0a b303 	mla	r3, sl, r3, fp
 80063a6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80063aa:	454f      	cmp	r7, r9
 80063ac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80063b0:	d805      	bhi.n	80063be <__multiply+0x124>
 80063b2:	f8c8 3004 	str.w	r3, [r8, #4]
 80063b6:	3504      	adds	r5, #4
 80063b8:	e79b      	b.n	80062f2 <__multiply+0x58>
 80063ba:	46d4      	mov	ip, sl
 80063bc:	e7b3      	b.n	8006326 <__multiply+0x8c>
 80063be:	46e0      	mov	r8, ip
 80063c0:	e7dd      	b.n	800637e <__multiply+0xe4>
 80063c2:	3e01      	subs	r6, #1
 80063c4:	e799      	b.n	80062fa <__multiply+0x60>
	...

080063c8 <__pow5mult>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	4615      	mov	r5, r2
 80063ce:	f012 0203 	ands.w	r2, r2, #3
 80063d2:	4606      	mov	r6, r0
 80063d4:	460f      	mov	r7, r1
 80063d6:	d007      	beq.n	80063e8 <__pow5mult+0x20>
 80063d8:	3a01      	subs	r2, #1
 80063da:	4c21      	ldr	r4, [pc, #132]	; (8006460 <__pow5mult+0x98>)
 80063dc:	2300      	movs	r3, #0
 80063de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80063e2:	f7ff fec8 	bl	8006176 <__multadd>
 80063e6:	4607      	mov	r7, r0
 80063e8:	10ad      	asrs	r5, r5, #2
 80063ea:	d035      	beq.n	8006458 <__pow5mult+0x90>
 80063ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80063ee:	b93c      	cbnz	r4, 8006400 <__pow5mult+0x38>
 80063f0:	2010      	movs	r0, #16
 80063f2:	f7ff fe6d 	bl	80060d0 <malloc>
 80063f6:	6270      	str	r0, [r6, #36]	; 0x24
 80063f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063fc:	6004      	str	r4, [r0, #0]
 80063fe:	60c4      	str	r4, [r0, #12]
 8006400:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006404:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006408:	b94c      	cbnz	r4, 800641e <__pow5mult+0x56>
 800640a:	f240 2171 	movw	r1, #625	; 0x271
 800640e:	4630      	mov	r0, r6
 8006410:	f7ff ff3a 	bl	8006288 <__i2b>
 8006414:	2300      	movs	r3, #0
 8006416:	f8c8 0008 	str.w	r0, [r8, #8]
 800641a:	4604      	mov	r4, r0
 800641c:	6003      	str	r3, [r0, #0]
 800641e:	f04f 0800 	mov.w	r8, #0
 8006422:	07eb      	lsls	r3, r5, #31
 8006424:	d50a      	bpl.n	800643c <__pow5mult+0x74>
 8006426:	4639      	mov	r1, r7
 8006428:	4622      	mov	r2, r4
 800642a:	4630      	mov	r0, r6
 800642c:	f7ff ff35 	bl	800629a <__multiply>
 8006430:	4639      	mov	r1, r7
 8006432:	4681      	mov	r9, r0
 8006434:	4630      	mov	r0, r6
 8006436:	f7ff fe87 	bl	8006148 <_Bfree>
 800643a:	464f      	mov	r7, r9
 800643c:	106d      	asrs	r5, r5, #1
 800643e:	d00b      	beq.n	8006458 <__pow5mult+0x90>
 8006440:	6820      	ldr	r0, [r4, #0]
 8006442:	b938      	cbnz	r0, 8006454 <__pow5mult+0x8c>
 8006444:	4622      	mov	r2, r4
 8006446:	4621      	mov	r1, r4
 8006448:	4630      	mov	r0, r6
 800644a:	f7ff ff26 	bl	800629a <__multiply>
 800644e:	6020      	str	r0, [r4, #0]
 8006450:	f8c0 8000 	str.w	r8, [r0]
 8006454:	4604      	mov	r4, r0
 8006456:	e7e4      	b.n	8006422 <__pow5mult+0x5a>
 8006458:	4638      	mov	r0, r7
 800645a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800645e:	bf00      	nop
 8006460:	08007260 	.word	0x08007260

08006464 <__lshift>:
 8006464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006468:	460c      	mov	r4, r1
 800646a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800646e:	6923      	ldr	r3, [r4, #16]
 8006470:	6849      	ldr	r1, [r1, #4]
 8006472:	eb0a 0903 	add.w	r9, sl, r3
 8006476:	68a3      	ldr	r3, [r4, #8]
 8006478:	4607      	mov	r7, r0
 800647a:	4616      	mov	r6, r2
 800647c:	f109 0501 	add.w	r5, r9, #1
 8006480:	42ab      	cmp	r3, r5
 8006482:	db32      	blt.n	80064ea <__lshift+0x86>
 8006484:	4638      	mov	r0, r7
 8006486:	f7ff fe2b 	bl	80060e0 <_Balloc>
 800648a:	2300      	movs	r3, #0
 800648c:	4680      	mov	r8, r0
 800648e:	f100 0114 	add.w	r1, r0, #20
 8006492:	461a      	mov	r2, r3
 8006494:	4553      	cmp	r3, sl
 8006496:	db2b      	blt.n	80064f0 <__lshift+0x8c>
 8006498:	6920      	ldr	r0, [r4, #16]
 800649a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800649e:	f104 0314 	add.w	r3, r4, #20
 80064a2:	f016 021f 	ands.w	r2, r6, #31
 80064a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80064aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80064ae:	d025      	beq.n	80064fc <__lshift+0x98>
 80064b0:	f1c2 0e20 	rsb	lr, r2, #32
 80064b4:	2000      	movs	r0, #0
 80064b6:	681e      	ldr	r6, [r3, #0]
 80064b8:	468a      	mov	sl, r1
 80064ba:	4096      	lsls	r6, r2
 80064bc:	4330      	orrs	r0, r6
 80064be:	f84a 0b04 	str.w	r0, [sl], #4
 80064c2:	f853 0b04 	ldr.w	r0, [r3], #4
 80064c6:	459c      	cmp	ip, r3
 80064c8:	fa20 f00e 	lsr.w	r0, r0, lr
 80064cc:	d814      	bhi.n	80064f8 <__lshift+0x94>
 80064ce:	6048      	str	r0, [r1, #4]
 80064d0:	b108      	cbz	r0, 80064d6 <__lshift+0x72>
 80064d2:	f109 0502 	add.w	r5, r9, #2
 80064d6:	3d01      	subs	r5, #1
 80064d8:	4638      	mov	r0, r7
 80064da:	f8c8 5010 	str.w	r5, [r8, #16]
 80064de:	4621      	mov	r1, r4
 80064e0:	f7ff fe32 	bl	8006148 <_Bfree>
 80064e4:	4640      	mov	r0, r8
 80064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ea:	3101      	adds	r1, #1
 80064ec:	005b      	lsls	r3, r3, #1
 80064ee:	e7c7      	b.n	8006480 <__lshift+0x1c>
 80064f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80064f4:	3301      	adds	r3, #1
 80064f6:	e7cd      	b.n	8006494 <__lshift+0x30>
 80064f8:	4651      	mov	r1, sl
 80064fa:	e7dc      	b.n	80064b6 <__lshift+0x52>
 80064fc:	3904      	subs	r1, #4
 80064fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006502:	f841 2f04 	str.w	r2, [r1, #4]!
 8006506:	459c      	cmp	ip, r3
 8006508:	d8f9      	bhi.n	80064fe <__lshift+0x9a>
 800650a:	e7e4      	b.n	80064d6 <__lshift+0x72>

0800650c <__mcmp>:
 800650c:	6903      	ldr	r3, [r0, #16]
 800650e:	690a      	ldr	r2, [r1, #16]
 8006510:	1a9b      	subs	r3, r3, r2
 8006512:	b530      	push	{r4, r5, lr}
 8006514:	d10c      	bne.n	8006530 <__mcmp+0x24>
 8006516:	0092      	lsls	r2, r2, #2
 8006518:	3014      	adds	r0, #20
 800651a:	3114      	adds	r1, #20
 800651c:	1884      	adds	r4, r0, r2
 800651e:	4411      	add	r1, r2
 8006520:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006524:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006528:	4295      	cmp	r5, r2
 800652a:	d003      	beq.n	8006534 <__mcmp+0x28>
 800652c:	d305      	bcc.n	800653a <__mcmp+0x2e>
 800652e:	2301      	movs	r3, #1
 8006530:	4618      	mov	r0, r3
 8006532:	bd30      	pop	{r4, r5, pc}
 8006534:	42a0      	cmp	r0, r4
 8006536:	d3f3      	bcc.n	8006520 <__mcmp+0x14>
 8006538:	e7fa      	b.n	8006530 <__mcmp+0x24>
 800653a:	f04f 33ff 	mov.w	r3, #4294967295
 800653e:	e7f7      	b.n	8006530 <__mcmp+0x24>

08006540 <__mdiff>:
 8006540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006544:	460d      	mov	r5, r1
 8006546:	4607      	mov	r7, r0
 8006548:	4611      	mov	r1, r2
 800654a:	4628      	mov	r0, r5
 800654c:	4614      	mov	r4, r2
 800654e:	f7ff ffdd 	bl	800650c <__mcmp>
 8006552:	1e06      	subs	r6, r0, #0
 8006554:	d108      	bne.n	8006568 <__mdiff+0x28>
 8006556:	4631      	mov	r1, r6
 8006558:	4638      	mov	r0, r7
 800655a:	f7ff fdc1 	bl	80060e0 <_Balloc>
 800655e:	2301      	movs	r3, #1
 8006560:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006568:	bfa4      	itt	ge
 800656a:	4623      	movge	r3, r4
 800656c:	462c      	movge	r4, r5
 800656e:	4638      	mov	r0, r7
 8006570:	6861      	ldr	r1, [r4, #4]
 8006572:	bfa6      	itte	ge
 8006574:	461d      	movge	r5, r3
 8006576:	2600      	movge	r6, #0
 8006578:	2601      	movlt	r6, #1
 800657a:	f7ff fdb1 	bl	80060e0 <_Balloc>
 800657e:	692b      	ldr	r3, [r5, #16]
 8006580:	60c6      	str	r6, [r0, #12]
 8006582:	6926      	ldr	r6, [r4, #16]
 8006584:	f105 0914 	add.w	r9, r5, #20
 8006588:	f104 0214 	add.w	r2, r4, #20
 800658c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006590:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006594:	f100 0514 	add.w	r5, r0, #20
 8006598:	f04f 0e00 	mov.w	lr, #0
 800659c:	f852 ab04 	ldr.w	sl, [r2], #4
 80065a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80065a4:	fa1e f18a 	uxtah	r1, lr, sl
 80065a8:	b2a3      	uxth	r3, r4
 80065aa:	1ac9      	subs	r1, r1, r3
 80065ac:	0c23      	lsrs	r3, r4, #16
 80065ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80065b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80065b6:	b289      	uxth	r1, r1
 80065b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80065bc:	45c8      	cmp	r8, r9
 80065be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80065c2:	4694      	mov	ip, r2
 80065c4:	f845 3b04 	str.w	r3, [r5], #4
 80065c8:	d8e8      	bhi.n	800659c <__mdiff+0x5c>
 80065ca:	45bc      	cmp	ip, r7
 80065cc:	d304      	bcc.n	80065d8 <__mdiff+0x98>
 80065ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80065d2:	b183      	cbz	r3, 80065f6 <__mdiff+0xb6>
 80065d4:	6106      	str	r6, [r0, #16]
 80065d6:	e7c5      	b.n	8006564 <__mdiff+0x24>
 80065d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80065dc:	fa1e f381 	uxtah	r3, lr, r1
 80065e0:	141a      	asrs	r2, r3, #16
 80065e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80065f0:	f845 3b04 	str.w	r3, [r5], #4
 80065f4:	e7e9      	b.n	80065ca <__mdiff+0x8a>
 80065f6:	3e01      	subs	r6, #1
 80065f8:	e7e9      	b.n	80065ce <__mdiff+0x8e>

080065fa <__d2b>:
 80065fa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80065fe:	460e      	mov	r6, r1
 8006600:	2101      	movs	r1, #1
 8006602:	ec59 8b10 	vmov	r8, r9, d0
 8006606:	4615      	mov	r5, r2
 8006608:	f7ff fd6a 	bl	80060e0 <_Balloc>
 800660c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006610:	4607      	mov	r7, r0
 8006612:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006616:	bb34      	cbnz	r4, 8006666 <__d2b+0x6c>
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	f1b8 0300 	subs.w	r3, r8, #0
 800661e:	d027      	beq.n	8006670 <__d2b+0x76>
 8006620:	a802      	add	r0, sp, #8
 8006622:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006626:	f7ff fe00 	bl	800622a <__lo0bits>
 800662a:	9900      	ldr	r1, [sp, #0]
 800662c:	b1f0      	cbz	r0, 800666c <__d2b+0x72>
 800662e:	9a01      	ldr	r2, [sp, #4]
 8006630:	f1c0 0320 	rsb	r3, r0, #32
 8006634:	fa02 f303 	lsl.w	r3, r2, r3
 8006638:	430b      	orrs	r3, r1
 800663a:	40c2      	lsrs	r2, r0
 800663c:	617b      	str	r3, [r7, #20]
 800663e:	9201      	str	r2, [sp, #4]
 8006640:	9b01      	ldr	r3, [sp, #4]
 8006642:	61bb      	str	r3, [r7, #24]
 8006644:	2b00      	cmp	r3, #0
 8006646:	bf14      	ite	ne
 8006648:	2102      	movne	r1, #2
 800664a:	2101      	moveq	r1, #1
 800664c:	6139      	str	r1, [r7, #16]
 800664e:	b1c4      	cbz	r4, 8006682 <__d2b+0x88>
 8006650:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006654:	4404      	add	r4, r0
 8006656:	6034      	str	r4, [r6, #0]
 8006658:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800665c:	6028      	str	r0, [r5, #0]
 800665e:	4638      	mov	r0, r7
 8006660:	b003      	add	sp, #12
 8006662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800666a:	e7d5      	b.n	8006618 <__d2b+0x1e>
 800666c:	6179      	str	r1, [r7, #20]
 800666e:	e7e7      	b.n	8006640 <__d2b+0x46>
 8006670:	a801      	add	r0, sp, #4
 8006672:	f7ff fdda 	bl	800622a <__lo0bits>
 8006676:	9b01      	ldr	r3, [sp, #4]
 8006678:	617b      	str	r3, [r7, #20]
 800667a:	2101      	movs	r1, #1
 800667c:	6139      	str	r1, [r7, #16]
 800667e:	3020      	adds	r0, #32
 8006680:	e7e5      	b.n	800664e <__d2b+0x54>
 8006682:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006686:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800668a:	6030      	str	r0, [r6, #0]
 800668c:	6918      	ldr	r0, [r3, #16]
 800668e:	f7ff fdad 	bl	80061ec <__hi0bits>
 8006692:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006696:	e7e1      	b.n	800665c <__d2b+0x62>

08006698 <_calloc_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	fb02 f401 	mul.w	r4, r2, r1
 800669e:	4621      	mov	r1, r4
 80066a0:	f000 f856 	bl	8006750 <_malloc_r>
 80066a4:	4605      	mov	r5, r0
 80066a6:	b118      	cbz	r0, 80066b0 <_calloc_r+0x18>
 80066a8:	4622      	mov	r2, r4
 80066aa:	2100      	movs	r1, #0
 80066ac:	f7fe f961 	bl	8004972 <memset>
 80066b0:	4628      	mov	r0, r5
 80066b2:	bd38      	pop	{r3, r4, r5, pc}

080066b4 <_free_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4605      	mov	r5, r0
 80066b8:	2900      	cmp	r1, #0
 80066ba:	d045      	beq.n	8006748 <_free_r+0x94>
 80066bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066c0:	1f0c      	subs	r4, r1, #4
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	bfb8      	it	lt
 80066c6:	18e4      	addlt	r4, r4, r3
 80066c8:	f000 fc80 	bl	8006fcc <__malloc_lock>
 80066cc:	4a1f      	ldr	r2, [pc, #124]	; (800674c <_free_r+0x98>)
 80066ce:	6813      	ldr	r3, [r2, #0]
 80066d0:	4610      	mov	r0, r2
 80066d2:	b933      	cbnz	r3, 80066e2 <_free_r+0x2e>
 80066d4:	6063      	str	r3, [r4, #4]
 80066d6:	6014      	str	r4, [r2, #0]
 80066d8:	4628      	mov	r0, r5
 80066da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066de:	f000 bc76 	b.w	8006fce <__malloc_unlock>
 80066e2:	42a3      	cmp	r3, r4
 80066e4:	d90c      	bls.n	8006700 <_free_r+0x4c>
 80066e6:	6821      	ldr	r1, [r4, #0]
 80066e8:	1862      	adds	r2, r4, r1
 80066ea:	4293      	cmp	r3, r2
 80066ec:	bf04      	itt	eq
 80066ee:	681a      	ldreq	r2, [r3, #0]
 80066f0:	685b      	ldreq	r3, [r3, #4]
 80066f2:	6063      	str	r3, [r4, #4]
 80066f4:	bf04      	itt	eq
 80066f6:	1852      	addeq	r2, r2, r1
 80066f8:	6022      	streq	r2, [r4, #0]
 80066fa:	6004      	str	r4, [r0, #0]
 80066fc:	e7ec      	b.n	80066d8 <_free_r+0x24>
 80066fe:	4613      	mov	r3, r2
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	b10a      	cbz	r2, 8006708 <_free_r+0x54>
 8006704:	42a2      	cmp	r2, r4
 8006706:	d9fa      	bls.n	80066fe <_free_r+0x4a>
 8006708:	6819      	ldr	r1, [r3, #0]
 800670a:	1858      	adds	r0, r3, r1
 800670c:	42a0      	cmp	r0, r4
 800670e:	d10b      	bne.n	8006728 <_free_r+0x74>
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	4401      	add	r1, r0
 8006714:	1858      	adds	r0, r3, r1
 8006716:	4282      	cmp	r2, r0
 8006718:	6019      	str	r1, [r3, #0]
 800671a:	d1dd      	bne.n	80066d8 <_free_r+0x24>
 800671c:	6810      	ldr	r0, [r2, #0]
 800671e:	6852      	ldr	r2, [r2, #4]
 8006720:	605a      	str	r2, [r3, #4]
 8006722:	4401      	add	r1, r0
 8006724:	6019      	str	r1, [r3, #0]
 8006726:	e7d7      	b.n	80066d8 <_free_r+0x24>
 8006728:	d902      	bls.n	8006730 <_free_r+0x7c>
 800672a:	230c      	movs	r3, #12
 800672c:	602b      	str	r3, [r5, #0]
 800672e:	e7d3      	b.n	80066d8 <_free_r+0x24>
 8006730:	6820      	ldr	r0, [r4, #0]
 8006732:	1821      	adds	r1, r4, r0
 8006734:	428a      	cmp	r2, r1
 8006736:	bf04      	itt	eq
 8006738:	6811      	ldreq	r1, [r2, #0]
 800673a:	6852      	ldreq	r2, [r2, #4]
 800673c:	6062      	str	r2, [r4, #4]
 800673e:	bf04      	itt	eq
 8006740:	1809      	addeq	r1, r1, r0
 8006742:	6021      	streq	r1, [r4, #0]
 8006744:	605c      	str	r4, [r3, #4]
 8006746:	e7c7      	b.n	80066d8 <_free_r+0x24>
 8006748:	bd38      	pop	{r3, r4, r5, pc}
 800674a:	bf00      	nop
 800674c:	2000060c 	.word	0x2000060c

08006750 <_malloc_r>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	1ccd      	adds	r5, r1, #3
 8006754:	f025 0503 	bic.w	r5, r5, #3
 8006758:	3508      	adds	r5, #8
 800675a:	2d0c      	cmp	r5, #12
 800675c:	bf38      	it	cc
 800675e:	250c      	movcc	r5, #12
 8006760:	2d00      	cmp	r5, #0
 8006762:	4606      	mov	r6, r0
 8006764:	db01      	blt.n	800676a <_malloc_r+0x1a>
 8006766:	42a9      	cmp	r1, r5
 8006768:	d903      	bls.n	8006772 <_malloc_r+0x22>
 800676a:	230c      	movs	r3, #12
 800676c:	6033      	str	r3, [r6, #0]
 800676e:	2000      	movs	r0, #0
 8006770:	bd70      	pop	{r4, r5, r6, pc}
 8006772:	f000 fc2b 	bl	8006fcc <__malloc_lock>
 8006776:	4a21      	ldr	r2, [pc, #132]	; (80067fc <_malloc_r+0xac>)
 8006778:	6814      	ldr	r4, [r2, #0]
 800677a:	4621      	mov	r1, r4
 800677c:	b991      	cbnz	r1, 80067a4 <_malloc_r+0x54>
 800677e:	4c20      	ldr	r4, [pc, #128]	; (8006800 <_malloc_r+0xb0>)
 8006780:	6823      	ldr	r3, [r4, #0]
 8006782:	b91b      	cbnz	r3, 800678c <_malloc_r+0x3c>
 8006784:	4630      	mov	r0, r6
 8006786:	f000 f9b3 	bl	8006af0 <_sbrk_r>
 800678a:	6020      	str	r0, [r4, #0]
 800678c:	4629      	mov	r1, r5
 800678e:	4630      	mov	r0, r6
 8006790:	f000 f9ae 	bl	8006af0 <_sbrk_r>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d124      	bne.n	80067e2 <_malloc_r+0x92>
 8006798:	230c      	movs	r3, #12
 800679a:	6033      	str	r3, [r6, #0]
 800679c:	4630      	mov	r0, r6
 800679e:	f000 fc16 	bl	8006fce <__malloc_unlock>
 80067a2:	e7e4      	b.n	800676e <_malloc_r+0x1e>
 80067a4:	680b      	ldr	r3, [r1, #0]
 80067a6:	1b5b      	subs	r3, r3, r5
 80067a8:	d418      	bmi.n	80067dc <_malloc_r+0x8c>
 80067aa:	2b0b      	cmp	r3, #11
 80067ac:	d90f      	bls.n	80067ce <_malloc_r+0x7e>
 80067ae:	600b      	str	r3, [r1, #0]
 80067b0:	50cd      	str	r5, [r1, r3]
 80067b2:	18cc      	adds	r4, r1, r3
 80067b4:	4630      	mov	r0, r6
 80067b6:	f000 fc0a 	bl	8006fce <__malloc_unlock>
 80067ba:	f104 000b 	add.w	r0, r4, #11
 80067be:	1d23      	adds	r3, r4, #4
 80067c0:	f020 0007 	bic.w	r0, r0, #7
 80067c4:	1ac3      	subs	r3, r0, r3
 80067c6:	d0d3      	beq.n	8006770 <_malloc_r+0x20>
 80067c8:	425a      	negs	r2, r3
 80067ca:	50e2      	str	r2, [r4, r3]
 80067cc:	e7d0      	b.n	8006770 <_malloc_r+0x20>
 80067ce:	428c      	cmp	r4, r1
 80067d0:	684b      	ldr	r3, [r1, #4]
 80067d2:	bf16      	itet	ne
 80067d4:	6063      	strne	r3, [r4, #4]
 80067d6:	6013      	streq	r3, [r2, #0]
 80067d8:	460c      	movne	r4, r1
 80067da:	e7eb      	b.n	80067b4 <_malloc_r+0x64>
 80067dc:	460c      	mov	r4, r1
 80067de:	6849      	ldr	r1, [r1, #4]
 80067e0:	e7cc      	b.n	800677c <_malloc_r+0x2c>
 80067e2:	1cc4      	adds	r4, r0, #3
 80067e4:	f024 0403 	bic.w	r4, r4, #3
 80067e8:	42a0      	cmp	r0, r4
 80067ea:	d005      	beq.n	80067f8 <_malloc_r+0xa8>
 80067ec:	1a21      	subs	r1, r4, r0
 80067ee:	4630      	mov	r0, r6
 80067f0:	f000 f97e 	bl	8006af0 <_sbrk_r>
 80067f4:	3001      	adds	r0, #1
 80067f6:	d0cf      	beq.n	8006798 <_malloc_r+0x48>
 80067f8:	6025      	str	r5, [r4, #0]
 80067fa:	e7db      	b.n	80067b4 <_malloc_r+0x64>
 80067fc:	2000060c 	.word	0x2000060c
 8006800:	20000610 	.word	0x20000610

08006804 <__sfputc_r>:
 8006804:	6893      	ldr	r3, [r2, #8]
 8006806:	3b01      	subs	r3, #1
 8006808:	2b00      	cmp	r3, #0
 800680a:	b410      	push	{r4}
 800680c:	6093      	str	r3, [r2, #8]
 800680e:	da08      	bge.n	8006822 <__sfputc_r+0x1e>
 8006810:	6994      	ldr	r4, [r2, #24]
 8006812:	42a3      	cmp	r3, r4
 8006814:	db01      	blt.n	800681a <__sfputc_r+0x16>
 8006816:	290a      	cmp	r1, #10
 8006818:	d103      	bne.n	8006822 <__sfputc_r+0x1e>
 800681a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800681e:	f000 b9bb 	b.w	8006b98 <__swbuf_r>
 8006822:	6813      	ldr	r3, [r2, #0]
 8006824:	1c58      	adds	r0, r3, #1
 8006826:	6010      	str	r0, [r2, #0]
 8006828:	7019      	strb	r1, [r3, #0]
 800682a:	4608      	mov	r0, r1
 800682c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006830:	4770      	bx	lr

08006832 <__sfputs_r>:
 8006832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006834:	4606      	mov	r6, r0
 8006836:	460f      	mov	r7, r1
 8006838:	4614      	mov	r4, r2
 800683a:	18d5      	adds	r5, r2, r3
 800683c:	42ac      	cmp	r4, r5
 800683e:	d101      	bne.n	8006844 <__sfputs_r+0x12>
 8006840:	2000      	movs	r0, #0
 8006842:	e007      	b.n	8006854 <__sfputs_r+0x22>
 8006844:	463a      	mov	r2, r7
 8006846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800684a:	4630      	mov	r0, r6
 800684c:	f7ff ffda 	bl	8006804 <__sfputc_r>
 8006850:	1c43      	adds	r3, r0, #1
 8006852:	d1f3      	bne.n	800683c <__sfputs_r+0xa>
 8006854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006858 <_vfiprintf_r>:
 8006858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800685c:	460c      	mov	r4, r1
 800685e:	b09d      	sub	sp, #116	; 0x74
 8006860:	4617      	mov	r7, r2
 8006862:	461d      	mov	r5, r3
 8006864:	4606      	mov	r6, r0
 8006866:	b118      	cbz	r0, 8006870 <_vfiprintf_r+0x18>
 8006868:	6983      	ldr	r3, [r0, #24]
 800686a:	b90b      	cbnz	r3, 8006870 <_vfiprintf_r+0x18>
 800686c:	f7ff fb98 	bl	8005fa0 <__sinit>
 8006870:	4b7c      	ldr	r3, [pc, #496]	; (8006a64 <_vfiprintf_r+0x20c>)
 8006872:	429c      	cmp	r4, r3
 8006874:	d158      	bne.n	8006928 <_vfiprintf_r+0xd0>
 8006876:	6874      	ldr	r4, [r6, #4]
 8006878:	89a3      	ldrh	r3, [r4, #12]
 800687a:	0718      	lsls	r0, r3, #28
 800687c:	d55e      	bpl.n	800693c <_vfiprintf_r+0xe4>
 800687e:	6923      	ldr	r3, [r4, #16]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d05b      	beq.n	800693c <_vfiprintf_r+0xe4>
 8006884:	2300      	movs	r3, #0
 8006886:	9309      	str	r3, [sp, #36]	; 0x24
 8006888:	2320      	movs	r3, #32
 800688a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800688e:	2330      	movs	r3, #48	; 0x30
 8006890:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006894:	9503      	str	r5, [sp, #12]
 8006896:	f04f 0b01 	mov.w	fp, #1
 800689a:	46b8      	mov	r8, r7
 800689c:	4645      	mov	r5, r8
 800689e:	f815 3b01 	ldrb.w	r3, [r5], #1
 80068a2:	b10b      	cbz	r3, 80068a8 <_vfiprintf_r+0x50>
 80068a4:	2b25      	cmp	r3, #37	; 0x25
 80068a6:	d154      	bne.n	8006952 <_vfiprintf_r+0xfa>
 80068a8:	ebb8 0a07 	subs.w	sl, r8, r7
 80068ac:	d00b      	beq.n	80068c6 <_vfiprintf_r+0x6e>
 80068ae:	4653      	mov	r3, sl
 80068b0:	463a      	mov	r2, r7
 80068b2:	4621      	mov	r1, r4
 80068b4:	4630      	mov	r0, r6
 80068b6:	f7ff ffbc 	bl	8006832 <__sfputs_r>
 80068ba:	3001      	adds	r0, #1
 80068bc:	f000 80c2 	beq.w	8006a44 <_vfiprintf_r+0x1ec>
 80068c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068c2:	4453      	add	r3, sl
 80068c4:	9309      	str	r3, [sp, #36]	; 0x24
 80068c6:	f898 3000 	ldrb.w	r3, [r8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	f000 80ba 	beq.w	8006a44 <_vfiprintf_r+0x1ec>
 80068d0:	2300      	movs	r3, #0
 80068d2:	f04f 32ff 	mov.w	r2, #4294967295
 80068d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068da:	9304      	str	r3, [sp, #16]
 80068dc:	9307      	str	r3, [sp, #28]
 80068de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068e2:	931a      	str	r3, [sp, #104]	; 0x68
 80068e4:	46a8      	mov	r8, r5
 80068e6:	2205      	movs	r2, #5
 80068e8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80068ec:	485e      	ldr	r0, [pc, #376]	; (8006a68 <_vfiprintf_r+0x210>)
 80068ee:	f7f9 fc9f 	bl	8000230 <memchr>
 80068f2:	9b04      	ldr	r3, [sp, #16]
 80068f4:	bb78      	cbnz	r0, 8006956 <_vfiprintf_r+0xfe>
 80068f6:	06d9      	lsls	r1, r3, #27
 80068f8:	bf44      	itt	mi
 80068fa:	2220      	movmi	r2, #32
 80068fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006900:	071a      	lsls	r2, r3, #28
 8006902:	bf44      	itt	mi
 8006904:	222b      	movmi	r2, #43	; 0x2b
 8006906:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800690a:	782a      	ldrb	r2, [r5, #0]
 800690c:	2a2a      	cmp	r2, #42	; 0x2a
 800690e:	d02a      	beq.n	8006966 <_vfiprintf_r+0x10e>
 8006910:	9a07      	ldr	r2, [sp, #28]
 8006912:	46a8      	mov	r8, r5
 8006914:	2000      	movs	r0, #0
 8006916:	250a      	movs	r5, #10
 8006918:	4641      	mov	r1, r8
 800691a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800691e:	3b30      	subs	r3, #48	; 0x30
 8006920:	2b09      	cmp	r3, #9
 8006922:	d969      	bls.n	80069f8 <_vfiprintf_r+0x1a0>
 8006924:	b360      	cbz	r0, 8006980 <_vfiprintf_r+0x128>
 8006926:	e024      	b.n	8006972 <_vfiprintf_r+0x11a>
 8006928:	4b50      	ldr	r3, [pc, #320]	; (8006a6c <_vfiprintf_r+0x214>)
 800692a:	429c      	cmp	r4, r3
 800692c:	d101      	bne.n	8006932 <_vfiprintf_r+0xda>
 800692e:	68b4      	ldr	r4, [r6, #8]
 8006930:	e7a2      	b.n	8006878 <_vfiprintf_r+0x20>
 8006932:	4b4f      	ldr	r3, [pc, #316]	; (8006a70 <_vfiprintf_r+0x218>)
 8006934:	429c      	cmp	r4, r3
 8006936:	bf08      	it	eq
 8006938:	68f4      	ldreq	r4, [r6, #12]
 800693a:	e79d      	b.n	8006878 <_vfiprintf_r+0x20>
 800693c:	4621      	mov	r1, r4
 800693e:	4630      	mov	r0, r6
 8006940:	f000 f98e 	bl	8006c60 <__swsetup_r>
 8006944:	2800      	cmp	r0, #0
 8006946:	d09d      	beq.n	8006884 <_vfiprintf_r+0x2c>
 8006948:	f04f 30ff 	mov.w	r0, #4294967295
 800694c:	b01d      	add	sp, #116	; 0x74
 800694e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006952:	46a8      	mov	r8, r5
 8006954:	e7a2      	b.n	800689c <_vfiprintf_r+0x44>
 8006956:	4a44      	ldr	r2, [pc, #272]	; (8006a68 <_vfiprintf_r+0x210>)
 8006958:	1a80      	subs	r0, r0, r2
 800695a:	fa0b f000 	lsl.w	r0, fp, r0
 800695e:	4318      	orrs	r0, r3
 8006960:	9004      	str	r0, [sp, #16]
 8006962:	4645      	mov	r5, r8
 8006964:	e7be      	b.n	80068e4 <_vfiprintf_r+0x8c>
 8006966:	9a03      	ldr	r2, [sp, #12]
 8006968:	1d11      	adds	r1, r2, #4
 800696a:	6812      	ldr	r2, [r2, #0]
 800696c:	9103      	str	r1, [sp, #12]
 800696e:	2a00      	cmp	r2, #0
 8006970:	db01      	blt.n	8006976 <_vfiprintf_r+0x11e>
 8006972:	9207      	str	r2, [sp, #28]
 8006974:	e004      	b.n	8006980 <_vfiprintf_r+0x128>
 8006976:	4252      	negs	r2, r2
 8006978:	f043 0302 	orr.w	r3, r3, #2
 800697c:	9207      	str	r2, [sp, #28]
 800697e:	9304      	str	r3, [sp, #16]
 8006980:	f898 3000 	ldrb.w	r3, [r8]
 8006984:	2b2e      	cmp	r3, #46	; 0x2e
 8006986:	d10e      	bne.n	80069a6 <_vfiprintf_r+0x14e>
 8006988:	f898 3001 	ldrb.w	r3, [r8, #1]
 800698c:	2b2a      	cmp	r3, #42	; 0x2a
 800698e:	d138      	bne.n	8006a02 <_vfiprintf_r+0x1aa>
 8006990:	9b03      	ldr	r3, [sp, #12]
 8006992:	1d1a      	adds	r2, r3, #4
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	9203      	str	r2, [sp, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	bfb8      	it	lt
 800699c:	f04f 33ff 	movlt.w	r3, #4294967295
 80069a0:	f108 0802 	add.w	r8, r8, #2
 80069a4:	9305      	str	r3, [sp, #20]
 80069a6:	4d33      	ldr	r5, [pc, #204]	; (8006a74 <_vfiprintf_r+0x21c>)
 80069a8:	f898 1000 	ldrb.w	r1, [r8]
 80069ac:	2203      	movs	r2, #3
 80069ae:	4628      	mov	r0, r5
 80069b0:	f7f9 fc3e 	bl	8000230 <memchr>
 80069b4:	b140      	cbz	r0, 80069c8 <_vfiprintf_r+0x170>
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	1b40      	subs	r0, r0, r5
 80069ba:	fa03 f000 	lsl.w	r0, r3, r0
 80069be:	9b04      	ldr	r3, [sp, #16]
 80069c0:	4303      	orrs	r3, r0
 80069c2:	f108 0801 	add.w	r8, r8, #1
 80069c6:	9304      	str	r3, [sp, #16]
 80069c8:	f898 1000 	ldrb.w	r1, [r8]
 80069cc:	482a      	ldr	r0, [pc, #168]	; (8006a78 <_vfiprintf_r+0x220>)
 80069ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069d2:	2206      	movs	r2, #6
 80069d4:	f108 0701 	add.w	r7, r8, #1
 80069d8:	f7f9 fc2a 	bl	8000230 <memchr>
 80069dc:	2800      	cmp	r0, #0
 80069de:	d037      	beq.n	8006a50 <_vfiprintf_r+0x1f8>
 80069e0:	4b26      	ldr	r3, [pc, #152]	; (8006a7c <_vfiprintf_r+0x224>)
 80069e2:	bb1b      	cbnz	r3, 8006a2c <_vfiprintf_r+0x1d4>
 80069e4:	9b03      	ldr	r3, [sp, #12]
 80069e6:	3307      	adds	r3, #7
 80069e8:	f023 0307 	bic.w	r3, r3, #7
 80069ec:	3308      	adds	r3, #8
 80069ee:	9303      	str	r3, [sp, #12]
 80069f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f2:	444b      	add	r3, r9
 80069f4:	9309      	str	r3, [sp, #36]	; 0x24
 80069f6:	e750      	b.n	800689a <_vfiprintf_r+0x42>
 80069f8:	fb05 3202 	mla	r2, r5, r2, r3
 80069fc:	2001      	movs	r0, #1
 80069fe:	4688      	mov	r8, r1
 8006a00:	e78a      	b.n	8006918 <_vfiprintf_r+0xc0>
 8006a02:	2300      	movs	r3, #0
 8006a04:	f108 0801 	add.w	r8, r8, #1
 8006a08:	9305      	str	r3, [sp, #20]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	250a      	movs	r5, #10
 8006a0e:	4640      	mov	r0, r8
 8006a10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a14:	3a30      	subs	r2, #48	; 0x30
 8006a16:	2a09      	cmp	r2, #9
 8006a18:	d903      	bls.n	8006a22 <_vfiprintf_r+0x1ca>
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d0c3      	beq.n	80069a6 <_vfiprintf_r+0x14e>
 8006a1e:	9105      	str	r1, [sp, #20]
 8006a20:	e7c1      	b.n	80069a6 <_vfiprintf_r+0x14e>
 8006a22:	fb05 2101 	mla	r1, r5, r1, r2
 8006a26:	2301      	movs	r3, #1
 8006a28:	4680      	mov	r8, r0
 8006a2a:	e7f0      	b.n	8006a0e <_vfiprintf_r+0x1b6>
 8006a2c:	ab03      	add	r3, sp, #12
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	4622      	mov	r2, r4
 8006a32:	4b13      	ldr	r3, [pc, #76]	; (8006a80 <_vfiprintf_r+0x228>)
 8006a34:	a904      	add	r1, sp, #16
 8006a36:	4630      	mov	r0, r6
 8006a38:	f7fe f838 	bl	8004aac <_printf_float>
 8006a3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006a40:	4681      	mov	r9, r0
 8006a42:	d1d5      	bne.n	80069f0 <_vfiprintf_r+0x198>
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	065b      	lsls	r3, r3, #25
 8006a48:	f53f af7e 	bmi.w	8006948 <_vfiprintf_r+0xf0>
 8006a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a4e:	e77d      	b.n	800694c <_vfiprintf_r+0xf4>
 8006a50:	ab03      	add	r3, sp, #12
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	4622      	mov	r2, r4
 8006a56:	4b0a      	ldr	r3, [pc, #40]	; (8006a80 <_vfiprintf_r+0x228>)
 8006a58:	a904      	add	r1, sp, #16
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f7fe fadc 	bl	8005018 <_printf_i>
 8006a60:	e7ec      	b.n	8006a3c <_vfiprintf_r+0x1e4>
 8006a62:	bf00      	nop
 8006a64:	08007130 	.word	0x08007130
 8006a68:	0800726c 	.word	0x0800726c
 8006a6c:	08007150 	.word	0x08007150
 8006a70:	08007110 	.word	0x08007110
 8006a74:	08007272 	.word	0x08007272
 8006a78:	08007276 	.word	0x08007276
 8006a7c:	08004aad 	.word	0x08004aad
 8006a80:	08006833 	.word	0x08006833

08006a84 <_putc_r>:
 8006a84:	b570      	push	{r4, r5, r6, lr}
 8006a86:	460d      	mov	r5, r1
 8006a88:	4614      	mov	r4, r2
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	b118      	cbz	r0, 8006a96 <_putc_r+0x12>
 8006a8e:	6983      	ldr	r3, [r0, #24]
 8006a90:	b90b      	cbnz	r3, 8006a96 <_putc_r+0x12>
 8006a92:	f7ff fa85 	bl	8005fa0 <__sinit>
 8006a96:	4b13      	ldr	r3, [pc, #76]	; (8006ae4 <_putc_r+0x60>)
 8006a98:	429c      	cmp	r4, r3
 8006a9a:	d112      	bne.n	8006ac2 <_putc_r+0x3e>
 8006a9c:	6874      	ldr	r4, [r6, #4]
 8006a9e:	68a3      	ldr	r3, [r4, #8]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	60a3      	str	r3, [r4, #8]
 8006aa6:	da16      	bge.n	8006ad6 <_putc_r+0x52>
 8006aa8:	69a2      	ldr	r2, [r4, #24]
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	db02      	blt.n	8006ab4 <_putc_r+0x30>
 8006aae:	b2eb      	uxtb	r3, r5
 8006ab0:	2b0a      	cmp	r3, #10
 8006ab2:	d110      	bne.n	8006ad6 <_putc_r+0x52>
 8006ab4:	4622      	mov	r2, r4
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	4630      	mov	r0, r6
 8006aba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006abe:	f000 b86b 	b.w	8006b98 <__swbuf_r>
 8006ac2:	4b09      	ldr	r3, [pc, #36]	; (8006ae8 <_putc_r+0x64>)
 8006ac4:	429c      	cmp	r4, r3
 8006ac6:	d101      	bne.n	8006acc <_putc_r+0x48>
 8006ac8:	68b4      	ldr	r4, [r6, #8]
 8006aca:	e7e8      	b.n	8006a9e <_putc_r+0x1a>
 8006acc:	4b07      	ldr	r3, [pc, #28]	; (8006aec <_putc_r+0x68>)
 8006ace:	429c      	cmp	r4, r3
 8006ad0:	bf08      	it	eq
 8006ad2:	68f4      	ldreq	r4, [r6, #12]
 8006ad4:	e7e3      	b.n	8006a9e <_putc_r+0x1a>
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	1c5a      	adds	r2, r3, #1
 8006ada:	6022      	str	r2, [r4, #0]
 8006adc:	701d      	strb	r5, [r3, #0]
 8006ade:	b2e8      	uxtb	r0, r5
 8006ae0:	bd70      	pop	{r4, r5, r6, pc}
 8006ae2:	bf00      	nop
 8006ae4:	08007130 	.word	0x08007130
 8006ae8:	08007150 	.word	0x08007150
 8006aec:	08007110 	.word	0x08007110

08006af0 <_sbrk_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4c06      	ldr	r4, [pc, #24]	; (8006b0c <_sbrk_r+0x1c>)
 8006af4:	2300      	movs	r3, #0
 8006af6:	4605      	mov	r5, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	6023      	str	r3, [r4, #0]
 8006afc:	f7fd fcac 	bl	8004458 <_sbrk>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_sbrk_r+0x1a>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_sbrk_r+0x1a>
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	200008e8 	.word	0x200008e8

08006b10 <__sread>:
 8006b10:	b510      	push	{r4, lr}
 8006b12:	460c      	mov	r4, r1
 8006b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b18:	f000 fa5a 	bl	8006fd0 <_read_r>
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	bfab      	itete	ge
 8006b20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b22:	89a3      	ldrhlt	r3, [r4, #12]
 8006b24:	181b      	addge	r3, r3, r0
 8006b26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b2a:	bfac      	ite	ge
 8006b2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b2e:	81a3      	strhlt	r3, [r4, #12]
 8006b30:	bd10      	pop	{r4, pc}

08006b32 <__swrite>:
 8006b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b36:	461f      	mov	r7, r3
 8006b38:	898b      	ldrh	r3, [r1, #12]
 8006b3a:	05db      	lsls	r3, r3, #23
 8006b3c:	4605      	mov	r5, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	4616      	mov	r6, r2
 8006b42:	d505      	bpl.n	8006b50 <__swrite+0x1e>
 8006b44:	2302      	movs	r3, #2
 8006b46:	2200      	movs	r2, #0
 8006b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b4c:	f000 f9b6 	bl	8006ebc <_lseek_r>
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b5a:	81a3      	strh	r3, [r4, #12]
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	463b      	mov	r3, r7
 8006b60:	4628      	mov	r0, r5
 8006b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b66:	f000 b869 	b.w	8006c3c <_write_r>

08006b6a <__sseek>:
 8006b6a:	b510      	push	{r4, lr}
 8006b6c:	460c      	mov	r4, r1
 8006b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b72:	f000 f9a3 	bl	8006ebc <_lseek_r>
 8006b76:	1c43      	adds	r3, r0, #1
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	bf15      	itete	ne
 8006b7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b86:	81a3      	strheq	r3, [r4, #12]
 8006b88:	bf18      	it	ne
 8006b8a:	81a3      	strhne	r3, [r4, #12]
 8006b8c:	bd10      	pop	{r4, pc}

08006b8e <__sclose>:
 8006b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b92:	f000 b8d3 	b.w	8006d3c <_close_r>
	...

08006b98 <__swbuf_r>:
 8006b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9a:	460e      	mov	r6, r1
 8006b9c:	4614      	mov	r4, r2
 8006b9e:	4605      	mov	r5, r0
 8006ba0:	b118      	cbz	r0, 8006baa <__swbuf_r+0x12>
 8006ba2:	6983      	ldr	r3, [r0, #24]
 8006ba4:	b90b      	cbnz	r3, 8006baa <__swbuf_r+0x12>
 8006ba6:	f7ff f9fb 	bl	8005fa0 <__sinit>
 8006baa:	4b21      	ldr	r3, [pc, #132]	; (8006c30 <__swbuf_r+0x98>)
 8006bac:	429c      	cmp	r4, r3
 8006bae:	d12a      	bne.n	8006c06 <__swbuf_r+0x6e>
 8006bb0:	686c      	ldr	r4, [r5, #4]
 8006bb2:	69a3      	ldr	r3, [r4, #24]
 8006bb4:	60a3      	str	r3, [r4, #8]
 8006bb6:	89a3      	ldrh	r3, [r4, #12]
 8006bb8:	071a      	lsls	r2, r3, #28
 8006bba:	d52e      	bpl.n	8006c1a <__swbuf_r+0x82>
 8006bbc:	6923      	ldr	r3, [r4, #16]
 8006bbe:	b363      	cbz	r3, 8006c1a <__swbuf_r+0x82>
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	6820      	ldr	r0, [r4, #0]
 8006bc4:	1ac0      	subs	r0, r0, r3
 8006bc6:	6963      	ldr	r3, [r4, #20]
 8006bc8:	b2f6      	uxtb	r6, r6
 8006bca:	4283      	cmp	r3, r0
 8006bcc:	4637      	mov	r7, r6
 8006bce:	dc04      	bgt.n	8006bda <__swbuf_r+0x42>
 8006bd0:	4621      	mov	r1, r4
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f000 f948 	bl	8006e68 <_fflush_r>
 8006bd8:	bb28      	cbnz	r0, 8006c26 <__swbuf_r+0x8e>
 8006bda:	68a3      	ldr	r3, [r4, #8]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	60a3      	str	r3, [r4, #8]
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	6022      	str	r2, [r4, #0]
 8006be6:	701e      	strb	r6, [r3, #0]
 8006be8:	6963      	ldr	r3, [r4, #20]
 8006bea:	3001      	adds	r0, #1
 8006bec:	4283      	cmp	r3, r0
 8006bee:	d004      	beq.n	8006bfa <__swbuf_r+0x62>
 8006bf0:	89a3      	ldrh	r3, [r4, #12]
 8006bf2:	07db      	lsls	r3, r3, #31
 8006bf4:	d519      	bpl.n	8006c2a <__swbuf_r+0x92>
 8006bf6:	2e0a      	cmp	r6, #10
 8006bf8:	d117      	bne.n	8006c2a <__swbuf_r+0x92>
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	f000 f933 	bl	8006e68 <_fflush_r>
 8006c02:	b190      	cbz	r0, 8006c2a <__swbuf_r+0x92>
 8006c04:	e00f      	b.n	8006c26 <__swbuf_r+0x8e>
 8006c06:	4b0b      	ldr	r3, [pc, #44]	; (8006c34 <__swbuf_r+0x9c>)
 8006c08:	429c      	cmp	r4, r3
 8006c0a:	d101      	bne.n	8006c10 <__swbuf_r+0x78>
 8006c0c:	68ac      	ldr	r4, [r5, #8]
 8006c0e:	e7d0      	b.n	8006bb2 <__swbuf_r+0x1a>
 8006c10:	4b09      	ldr	r3, [pc, #36]	; (8006c38 <__swbuf_r+0xa0>)
 8006c12:	429c      	cmp	r4, r3
 8006c14:	bf08      	it	eq
 8006c16:	68ec      	ldreq	r4, [r5, #12]
 8006c18:	e7cb      	b.n	8006bb2 <__swbuf_r+0x1a>
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	f000 f81f 	bl	8006c60 <__swsetup_r>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	d0cc      	beq.n	8006bc0 <__swbuf_r+0x28>
 8006c26:	f04f 37ff 	mov.w	r7, #4294967295
 8006c2a:	4638      	mov	r0, r7
 8006c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	08007130 	.word	0x08007130
 8006c34:	08007150 	.word	0x08007150
 8006c38:	08007110 	.word	0x08007110

08006c3c <_write_r>:
 8006c3c:	b538      	push	{r3, r4, r5, lr}
 8006c3e:	4c07      	ldr	r4, [pc, #28]	; (8006c5c <_write_r+0x20>)
 8006c40:	4605      	mov	r5, r0
 8006c42:	4608      	mov	r0, r1
 8006c44:	4611      	mov	r1, r2
 8006c46:	2200      	movs	r2, #0
 8006c48:	6022      	str	r2, [r4, #0]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	f7fd fbbf 	bl	80043ce <_write>
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	d102      	bne.n	8006c5a <_write_r+0x1e>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	b103      	cbz	r3, 8006c5a <_write_r+0x1e>
 8006c58:	602b      	str	r3, [r5, #0]
 8006c5a:	bd38      	pop	{r3, r4, r5, pc}
 8006c5c:	200008e8 	.word	0x200008e8

08006c60 <__swsetup_r>:
 8006c60:	4b32      	ldr	r3, [pc, #200]	; (8006d2c <__swsetup_r+0xcc>)
 8006c62:	b570      	push	{r4, r5, r6, lr}
 8006c64:	681d      	ldr	r5, [r3, #0]
 8006c66:	4606      	mov	r6, r0
 8006c68:	460c      	mov	r4, r1
 8006c6a:	b125      	cbz	r5, 8006c76 <__swsetup_r+0x16>
 8006c6c:	69ab      	ldr	r3, [r5, #24]
 8006c6e:	b913      	cbnz	r3, 8006c76 <__swsetup_r+0x16>
 8006c70:	4628      	mov	r0, r5
 8006c72:	f7ff f995 	bl	8005fa0 <__sinit>
 8006c76:	4b2e      	ldr	r3, [pc, #184]	; (8006d30 <__swsetup_r+0xd0>)
 8006c78:	429c      	cmp	r4, r3
 8006c7a:	d10f      	bne.n	8006c9c <__swsetup_r+0x3c>
 8006c7c:	686c      	ldr	r4, [r5, #4]
 8006c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	0715      	lsls	r5, r2, #28
 8006c86:	d42c      	bmi.n	8006ce2 <__swsetup_r+0x82>
 8006c88:	06d0      	lsls	r0, r2, #27
 8006c8a:	d411      	bmi.n	8006cb0 <__swsetup_r+0x50>
 8006c8c:	2209      	movs	r2, #9
 8006c8e:	6032      	str	r2, [r6, #0]
 8006c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c94:	81a3      	strh	r3, [r4, #12]
 8006c96:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9a:	e03e      	b.n	8006d1a <__swsetup_r+0xba>
 8006c9c:	4b25      	ldr	r3, [pc, #148]	; (8006d34 <__swsetup_r+0xd4>)
 8006c9e:	429c      	cmp	r4, r3
 8006ca0:	d101      	bne.n	8006ca6 <__swsetup_r+0x46>
 8006ca2:	68ac      	ldr	r4, [r5, #8]
 8006ca4:	e7eb      	b.n	8006c7e <__swsetup_r+0x1e>
 8006ca6:	4b24      	ldr	r3, [pc, #144]	; (8006d38 <__swsetup_r+0xd8>)
 8006ca8:	429c      	cmp	r4, r3
 8006caa:	bf08      	it	eq
 8006cac:	68ec      	ldreq	r4, [r5, #12]
 8006cae:	e7e6      	b.n	8006c7e <__swsetup_r+0x1e>
 8006cb0:	0751      	lsls	r1, r2, #29
 8006cb2:	d512      	bpl.n	8006cda <__swsetup_r+0x7a>
 8006cb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cb6:	b141      	cbz	r1, 8006cca <__swsetup_r+0x6a>
 8006cb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cbc:	4299      	cmp	r1, r3
 8006cbe:	d002      	beq.n	8006cc6 <__swsetup_r+0x66>
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f7ff fcf7 	bl	80066b4 <_free_r>
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	6363      	str	r3, [r4, #52]	; 0x34
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006cd0:	81a3      	strh	r3, [r4, #12]
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	6063      	str	r3, [r4, #4]
 8006cd6:	6923      	ldr	r3, [r4, #16]
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	f043 0308 	orr.w	r3, r3, #8
 8006ce0:	81a3      	strh	r3, [r4, #12]
 8006ce2:	6923      	ldr	r3, [r4, #16]
 8006ce4:	b94b      	cbnz	r3, 8006cfa <__swsetup_r+0x9a>
 8006ce6:	89a3      	ldrh	r3, [r4, #12]
 8006ce8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cf0:	d003      	beq.n	8006cfa <__swsetup_r+0x9a>
 8006cf2:	4621      	mov	r1, r4
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	f000 f917 	bl	8006f28 <__smakebuf_r>
 8006cfa:	89a2      	ldrh	r2, [r4, #12]
 8006cfc:	f012 0301 	ands.w	r3, r2, #1
 8006d00:	d00c      	beq.n	8006d1c <__swsetup_r+0xbc>
 8006d02:	2300      	movs	r3, #0
 8006d04:	60a3      	str	r3, [r4, #8]
 8006d06:	6963      	ldr	r3, [r4, #20]
 8006d08:	425b      	negs	r3, r3
 8006d0a:	61a3      	str	r3, [r4, #24]
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	b953      	cbnz	r3, 8006d26 <__swsetup_r+0xc6>
 8006d10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d14:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006d18:	d1ba      	bne.n	8006c90 <__swsetup_r+0x30>
 8006d1a:	bd70      	pop	{r4, r5, r6, pc}
 8006d1c:	0792      	lsls	r2, r2, #30
 8006d1e:	bf58      	it	pl
 8006d20:	6963      	ldrpl	r3, [r4, #20]
 8006d22:	60a3      	str	r3, [r4, #8]
 8006d24:	e7f2      	b.n	8006d0c <__swsetup_r+0xac>
 8006d26:	2000      	movs	r0, #0
 8006d28:	e7f7      	b.n	8006d1a <__swsetup_r+0xba>
 8006d2a:	bf00      	nop
 8006d2c:	2000000c 	.word	0x2000000c
 8006d30:	08007130 	.word	0x08007130
 8006d34:	08007150 	.word	0x08007150
 8006d38:	08007110 	.word	0x08007110

08006d3c <_close_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	4c06      	ldr	r4, [pc, #24]	; (8006d58 <_close_r+0x1c>)
 8006d40:	2300      	movs	r3, #0
 8006d42:	4605      	mov	r5, r0
 8006d44:	4608      	mov	r0, r1
 8006d46:	6023      	str	r3, [r4, #0]
 8006d48:	f7fd fb52 	bl	80043f0 <_close>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d102      	bne.n	8006d56 <_close_r+0x1a>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	b103      	cbz	r3, 8006d56 <_close_r+0x1a>
 8006d54:	602b      	str	r3, [r5, #0]
 8006d56:	bd38      	pop	{r3, r4, r5, pc}
 8006d58:	200008e8 	.word	0x200008e8

08006d5c <__sflush_r>:
 8006d5c:	898a      	ldrh	r2, [r1, #12]
 8006d5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d62:	4605      	mov	r5, r0
 8006d64:	0710      	lsls	r0, r2, #28
 8006d66:	460c      	mov	r4, r1
 8006d68:	d458      	bmi.n	8006e1c <__sflush_r+0xc0>
 8006d6a:	684b      	ldr	r3, [r1, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dc05      	bgt.n	8006d7c <__sflush_r+0x20>
 8006d70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	dc02      	bgt.n	8006d7c <__sflush_r+0x20>
 8006d76:	2000      	movs	r0, #0
 8006d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d7e:	2e00      	cmp	r6, #0
 8006d80:	d0f9      	beq.n	8006d76 <__sflush_r+0x1a>
 8006d82:	2300      	movs	r3, #0
 8006d84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d88:	682f      	ldr	r7, [r5, #0]
 8006d8a:	6a21      	ldr	r1, [r4, #32]
 8006d8c:	602b      	str	r3, [r5, #0]
 8006d8e:	d032      	beq.n	8006df6 <__sflush_r+0x9a>
 8006d90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	075a      	lsls	r2, r3, #29
 8006d96:	d505      	bpl.n	8006da4 <__sflush_r+0x48>
 8006d98:	6863      	ldr	r3, [r4, #4]
 8006d9a:	1ac0      	subs	r0, r0, r3
 8006d9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d9e:	b10b      	cbz	r3, 8006da4 <__sflush_r+0x48>
 8006da0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006da2:	1ac0      	subs	r0, r0, r3
 8006da4:	2300      	movs	r3, #0
 8006da6:	4602      	mov	r2, r0
 8006da8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006daa:	6a21      	ldr	r1, [r4, #32]
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b0      	blx	r6
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	89a3      	ldrh	r3, [r4, #12]
 8006db4:	d106      	bne.n	8006dc4 <__sflush_r+0x68>
 8006db6:	6829      	ldr	r1, [r5, #0]
 8006db8:	291d      	cmp	r1, #29
 8006dba:	d848      	bhi.n	8006e4e <__sflush_r+0xf2>
 8006dbc:	4a29      	ldr	r2, [pc, #164]	; (8006e64 <__sflush_r+0x108>)
 8006dbe:	40ca      	lsrs	r2, r1
 8006dc0:	07d6      	lsls	r6, r2, #31
 8006dc2:	d544      	bpl.n	8006e4e <__sflush_r+0xf2>
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	6062      	str	r2, [r4, #4]
 8006dc8:	04d9      	lsls	r1, r3, #19
 8006dca:	6922      	ldr	r2, [r4, #16]
 8006dcc:	6022      	str	r2, [r4, #0]
 8006dce:	d504      	bpl.n	8006dda <__sflush_r+0x7e>
 8006dd0:	1c42      	adds	r2, r0, #1
 8006dd2:	d101      	bne.n	8006dd8 <__sflush_r+0x7c>
 8006dd4:	682b      	ldr	r3, [r5, #0]
 8006dd6:	b903      	cbnz	r3, 8006dda <__sflush_r+0x7e>
 8006dd8:	6560      	str	r0, [r4, #84]	; 0x54
 8006dda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ddc:	602f      	str	r7, [r5, #0]
 8006dde:	2900      	cmp	r1, #0
 8006de0:	d0c9      	beq.n	8006d76 <__sflush_r+0x1a>
 8006de2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006de6:	4299      	cmp	r1, r3
 8006de8:	d002      	beq.n	8006df0 <__sflush_r+0x94>
 8006dea:	4628      	mov	r0, r5
 8006dec:	f7ff fc62 	bl	80066b4 <_free_r>
 8006df0:	2000      	movs	r0, #0
 8006df2:	6360      	str	r0, [r4, #52]	; 0x34
 8006df4:	e7c0      	b.n	8006d78 <__sflush_r+0x1c>
 8006df6:	2301      	movs	r3, #1
 8006df8:	4628      	mov	r0, r5
 8006dfa:	47b0      	blx	r6
 8006dfc:	1c41      	adds	r1, r0, #1
 8006dfe:	d1c8      	bne.n	8006d92 <__sflush_r+0x36>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d0c5      	beq.n	8006d92 <__sflush_r+0x36>
 8006e06:	2b1d      	cmp	r3, #29
 8006e08:	d001      	beq.n	8006e0e <__sflush_r+0xb2>
 8006e0a:	2b16      	cmp	r3, #22
 8006e0c:	d101      	bne.n	8006e12 <__sflush_r+0xb6>
 8006e0e:	602f      	str	r7, [r5, #0]
 8006e10:	e7b1      	b.n	8006d76 <__sflush_r+0x1a>
 8006e12:	89a3      	ldrh	r3, [r4, #12]
 8006e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e18:	81a3      	strh	r3, [r4, #12]
 8006e1a:	e7ad      	b.n	8006d78 <__sflush_r+0x1c>
 8006e1c:	690f      	ldr	r7, [r1, #16]
 8006e1e:	2f00      	cmp	r7, #0
 8006e20:	d0a9      	beq.n	8006d76 <__sflush_r+0x1a>
 8006e22:	0793      	lsls	r3, r2, #30
 8006e24:	680e      	ldr	r6, [r1, #0]
 8006e26:	bf08      	it	eq
 8006e28:	694b      	ldreq	r3, [r1, #20]
 8006e2a:	600f      	str	r7, [r1, #0]
 8006e2c:	bf18      	it	ne
 8006e2e:	2300      	movne	r3, #0
 8006e30:	eba6 0807 	sub.w	r8, r6, r7
 8006e34:	608b      	str	r3, [r1, #8]
 8006e36:	f1b8 0f00 	cmp.w	r8, #0
 8006e3a:	dd9c      	ble.n	8006d76 <__sflush_r+0x1a>
 8006e3c:	4643      	mov	r3, r8
 8006e3e:	463a      	mov	r2, r7
 8006e40:	6a21      	ldr	r1, [r4, #32]
 8006e42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e44:	4628      	mov	r0, r5
 8006e46:	47b0      	blx	r6
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	dc06      	bgt.n	8006e5a <__sflush_r+0xfe>
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e52:	81a3      	strh	r3, [r4, #12]
 8006e54:	f04f 30ff 	mov.w	r0, #4294967295
 8006e58:	e78e      	b.n	8006d78 <__sflush_r+0x1c>
 8006e5a:	4407      	add	r7, r0
 8006e5c:	eba8 0800 	sub.w	r8, r8, r0
 8006e60:	e7e9      	b.n	8006e36 <__sflush_r+0xda>
 8006e62:	bf00      	nop
 8006e64:	20400001 	.word	0x20400001

08006e68 <_fflush_r>:
 8006e68:	b538      	push	{r3, r4, r5, lr}
 8006e6a:	690b      	ldr	r3, [r1, #16]
 8006e6c:	4605      	mov	r5, r0
 8006e6e:	460c      	mov	r4, r1
 8006e70:	b1db      	cbz	r3, 8006eaa <_fflush_r+0x42>
 8006e72:	b118      	cbz	r0, 8006e7c <_fflush_r+0x14>
 8006e74:	6983      	ldr	r3, [r0, #24]
 8006e76:	b90b      	cbnz	r3, 8006e7c <_fflush_r+0x14>
 8006e78:	f7ff f892 	bl	8005fa0 <__sinit>
 8006e7c:	4b0c      	ldr	r3, [pc, #48]	; (8006eb0 <_fflush_r+0x48>)
 8006e7e:	429c      	cmp	r4, r3
 8006e80:	d109      	bne.n	8006e96 <_fflush_r+0x2e>
 8006e82:	686c      	ldr	r4, [r5, #4]
 8006e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e88:	b17b      	cbz	r3, 8006eaa <_fflush_r+0x42>
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e92:	f7ff bf63 	b.w	8006d5c <__sflush_r>
 8006e96:	4b07      	ldr	r3, [pc, #28]	; (8006eb4 <_fflush_r+0x4c>)
 8006e98:	429c      	cmp	r4, r3
 8006e9a:	d101      	bne.n	8006ea0 <_fflush_r+0x38>
 8006e9c:	68ac      	ldr	r4, [r5, #8]
 8006e9e:	e7f1      	b.n	8006e84 <_fflush_r+0x1c>
 8006ea0:	4b05      	ldr	r3, [pc, #20]	; (8006eb8 <_fflush_r+0x50>)
 8006ea2:	429c      	cmp	r4, r3
 8006ea4:	bf08      	it	eq
 8006ea6:	68ec      	ldreq	r4, [r5, #12]
 8006ea8:	e7ec      	b.n	8006e84 <_fflush_r+0x1c>
 8006eaa:	2000      	movs	r0, #0
 8006eac:	bd38      	pop	{r3, r4, r5, pc}
 8006eae:	bf00      	nop
 8006eb0:	08007130 	.word	0x08007130
 8006eb4:	08007150 	.word	0x08007150
 8006eb8:	08007110 	.word	0x08007110

08006ebc <_lseek_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	4c07      	ldr	r4, [pc, #28]	; (8006edc <_lseek_r+0x20>)
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	4608      	mov	r0, r1
 8006ec4:	4611      	mov	r1, r2
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	6022      	str	r2, [r4, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	f7fd fab7 	bl	800443e <_lseek>
 8006ed0:	1c43      	adds	r3, r0, #1
 8006ed2:	d102      	bne.n	8006eda <_lseek_r+0x1e>
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	b103      	cbz	r3, 8006eda <_lseek_r+0x1e>
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	bd38      	pop	{r3, r4, r5, pc}
 8006edc:	200008e8 	.word	0x200008e8

08006ee0 <__swhatbuf_r>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	460e      	mov	r6, r1
 8006ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee8:	2900      	cmp	r1, #0
 8006eea:	b096      	sub	sp, #88	; 0x58
 8006eec:	4614      	mov	r4, r2
 8006eee:	461d      	mov	r5, r3
 8006ef0:	da07      	bge.n	8006f02 <__swhatbuf_r+0x22>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	602b      	str	r3, [r5, #0]
 8006ef6:	89b3      	ldrh	r3, [r6, #12]
 8006ef8:	061a      	lsls	r2, r3, #24
 8006efa:	d410      	bmi.n	8006f1e <__swhatbuf_r+0x3e>
 8006efc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f00:	e00e      	b.n	8006f20 <__swhatbuf_r+0x40>
 8006f02:	466a      	mov	r2, sp
 8006f04:	f000 f884 	bl	8007010 <_fstat_r>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	dbf2      	blt.n	8006ef2 <__swhatbuf_r+0x12>
 8006f0c:	9a01      	ldr	r2, [sp, #4]
 8006f0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f16:	425a      	negs	r2, r3
 8006f18:	415a      	adcs	r2, r3
 8006f1a:	602a      	str	r2, [r5, #0]
 8006f1c:	e7ee      	b.n	8006efc <__swhatbuf_r+0x1c>
 8006f1e:	2340      	movs	r3, #64	; 0x40
 8006f20:	2000      	movs	r0, #0
 8006f22:	6023      	str	r3, [r4, #0]
 8006f24:	b016      	add	sp, #88	; 0x58
 8006f26:	bd70      	pop	{r4, r5, r6, pc}

08006f28 <__smakebuf_r>:
 8006f28:	898b      	ldrh	r3, [r1, #12]
 8006f2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f2c:	079d      	lsls	r5, r3, #30
 8006f2e:	4606      	mov	r6, r0
 8006f30:	460c      	mov	r4, r1
 8006f32:	d507      	bpl.n	8006f44 <__smakebuf_r+0x1c>
 8006f34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f38:	6023      	str	r3, [r4, #0]
 8006f3a:	6123      	str	r3, [r4, #16]
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	6163      	str	r3, [r4, #20]
 8006f40:	b002      	add	sp, #8
 8006f42:	bd70      	pop	{r4, r5, r6, pc}
 8006f44:	ab01      	add	r3, sp, #4
 8006f46:	466a      	mov	r2, sp
 8006f48:	f7ff ffca 	bl	8006ee0 <__swhatbuf_r>
 8006f4c:	9900      	ldr	r1, [sp, #0]
 8006f4e:	4605      	mov	r5, r0
 8006f50:	4630      	mov	r0, r6
 8006f52:	f7ff fbfd 	bl	8006750 <_malloc_r>
 8006f56:	b948      	cbnz	r0, 8006f6c <__smakebuf_r+0x44>
 8006f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f5c:	059a      	lsls	r2, r3, #22
 8006f5e:	d4ef      	bmi.n	8006f40 <__smakebuf_r+0x18>
 8006f60:	f023 0303 	bic.w	r3, r3, #3
 8006f64:	f043 0302 	orr.w	r3, r3, #2
 8006f68:	81a3      	strh	r3, [r4, #12]
 8006f6a:	e7e3      	b.n	8006f34 <__smakebuf_r+0xc>
 8006f6c:	4b0d      	ldr	r3, [pc, #52]	; (8006fa4 <__smakebuf_r+0x7c>)
 8006f6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	6020      	str	r0, [r4, #0]
 8006f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f78:	81a3      	strh	r3, [r4, #12]
 8006f7a:	9b00      	ldr	r3, [sp, #0]
 8006f7c:	6163      	str	r3, [r4, #20]
 8006f7e:	9b01      	ldr	r3, [sp, #4]
 8006f80:	6120      	str	r0, [r4, #16]
 8006f82:	b15b      	cbz	r3, 8006f9c <__smakebuf_r+0x74>
 8006f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f88:	4630      	mov	r0, r6
 8006f8a:	f000 f853 	bl	8007034 <_isatty_r>
 8006f8e:	b128      	cbz	r0, 8006f9c <__smakebuf_r+0x74>
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	f023 0303 	bic.w	r3, r3, #3
 8006f96:	f043 0301 	orr.w	r3, r3, #1
 8006f9a:	81a3      	strh	r3, [r4, #12]
 8006f9c:	89a3      	ldrh	r3, [r4, #12]
 8006f9e:	431d      	orrs	r5, r3
 8006fa0:	81a5      	strh	r5, [r4, #12]
 8006fa2:	e7cd      	b.n	8006f40 <__smakebuf_r+0x18>
 8006fa4:	08005f69 	.word	0x08005f69

08006fa8 <__ascii_mbtowc>:
 8006fa8:	b082      	sub	sp, #8
 8006faa:	b901      	cbnz	r1, 8006fae <__ascii_mbtowc+0x6>
 8006fac:	a901      	add	r1, sp, #4
 8006fae:	b142      	cbz	r2, 8006fc2 <__ascii_mbtowc+0x1a>
 8006fb0:	b14b      	cbz	r3, 8006fc6 <__ascii_mbtowc+0x1e>
 8006fb2:	7813      	ldrb	r3, [r2, #0]
 8006fb4:	600b      	str	r3, [r1, #0]
 8006fb6:	7812      	ldrb	r2, [r2, #0]
 8006fb8:	1c10      	adds	r0, r2, #0
 8006fba:	bf18      	it	ne
 8006fbc:	2001      	movne	r0, #1
 8006fbe:	b002      	add	sp, #8
 8006fc0:	4770      	bx	lr
 8006fc2:	4610      	mov	r0, r2
 8006fc4:	e7fb      	b.n	8006fbe <__ascii_mbtowc+0x16>
 8006fc6:	f06f 0001 	mvn.w	r0, #1
 8006fca:	e7f8      	b.n	8006fbe <__ascii_mbtowc+0x16>

08006fcc <__malloc_lock>:
 8006fcc:	4770      	bx	lr

08006fce <__malloc_unlock>:
 8006fce:	4770      	bx	lr

08006fd0 <_read_r>:
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	4c07      	ldr	r4, [pc, #28]	; (8006ff0 <_read_r+0x20>)
 8006fd4:	4605      	mov	r5, r0
 8006fd6:	4608      	mov	r0, r1
 8006fd8:	4611      	mov	r1, r2
 8006fda:	2200      	movs	r2, #0
 8006fdc:	6022      	str	r2, [r4, #0]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	f7fd f9d8 	bl	8004394 <_read>
 8006fe4:	1c43      	adds	r3, r0, #1
 8006fe6:	d102      	bne.n	8006fee <_read_r+0x1e>
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	b103      	cbz	r3, 8006fee <_read_r+0x1e>
 8006fec:	602b      	str	r3, [r5, #0]
 8006fee:	bd38      	pop	{r3, r4, r5, pc}
 8006ff0:	200008e8 	.word	0x200008e8

08006ff4 <__ascii_wctomb>:
 8006ff4:	b149      	cbz	r1, 800700a <__ascii_wctomb+0x16>
 8006ff6:	2aff      	cmp	r2, #255	; 0xff
 8006ff8:	bf85      	ittet	hi
 8006ffa:	238a      	movhi	r3, #138	; 0x8a
 8006ffc:	6003      	strhi	r3, [r0, #0]
 8006ffe:	700a      	strbls	r2, [r1, #0]
 8007000:	f04f 30ff 	movhi.w	r0, #4294967295
 8007004:	bf98      	it	ls
 8007006:	2001      	movls	r0, #1
 8007008:	4770      	bx	lr
 800700a:	4608      	mov	r0, r1
 800700c:	4770      	bx	lr
	...

08007010 <_fstat_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4c07      	ldr	r4, [pc, #28]	; (8007030 <_fstat_r+0x20>)
 8007014:	2300      	movs	r3, #0
 8007016:	4605      	mov	r5, r0
 8007018:	4608      	mov	r0, r1
 800701a:	4611      	mov	r1, r2
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	f7fd f9f3 	bl	8004408 <_fstat>
 8007022:	1c43      	adds	r3, r0, #1
 8007024:	d102      	bne.n	800702c <_fstat_r+0x1c>
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	b103      	cbz	r3, 800702c <_fstat_r+0x1c>
 800702a:	602b      	str	r3, [r5, #0]
 800702c:	bd38      	pop	{r3, r4, r5, pc}
 800702e:	bf00      	nop
 8007030:	200008e8 	.word	0x200008e8

08007034 <_isatty_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	4c06      	ldr	r4, [pc, #24]	; (8007050 <_isatty_r+0x1c>)
 8007038:	2300      	movs	r3, #0
 800703a:	4605      	mov	r5, r0
 800703c:	4608      	mov	r0, r1
 800703e:	6023      	str	r3, [r4, #0]
 8007040:	f7fd f9f2 	bl	8004428 <_isatty>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_isatty_r+0x1a>
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	b103      	cbz	r3, 800704e <_isatty_r+0x1a>
 800704c:	602b      	str	r3, [r5, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	200008e8 	.word	0x200008e8

08007054 <_init>:
 8007054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007056:	bf00      	nop
 8007058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800705a:	bc08      	pop	{r3}
 800705c:	469e      	mov	lr, r3
 800705e:	4770      	bx	lr

08007060 <_fini>:
 8007060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007062:	bf00      	nop
 8007064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007066:	bc08      	pop	{r3}
 8007068:	469e      	mov	lr, r3
 800706a:	4770      	bx	lr
