Running yosys for verilog parsing and synthesis

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `counter.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `counter.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \counter

3.1.2. Analyzing design hierarchy..
Top module:  \counter
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$counter.v:14$1 in module counter.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter.$proc$counter.v:80$16'.
     1/1: $6\rco[0:0]
Creating decoders for process `\counter.$proc$counter.v:14$1'.
     1/14: $5\rco[0:0]
     2/14: $4\rco[0:0]
     3/14: $3\Q[3:0]
     4/14: $3\load[0:0]
     5/14: $3\rco[0:0]
     6/14: $2\Q[3:0]
     7/14: $2\load[0:0]
     8/14: $2\rco[0:0]
     9/14: $1\Q[3:0]
    10/14: $1\load[0:0]
    11/14: $1\rco[0:0]
    12/14: $0\load[0:0]
    13/14: $0\rco[0:0]
    14/14: $0\Q[3:0]

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter.\rco' using process `\counter.$proc$counter.v:80$16'.
  created $dff cell `$procdff$111' with negative edge clock.
Creating register for signal `\counter.\Q' using process `\counter.$proc$counter.v:14$1'.
  created $dff cell `$procdff$112' with positive edge clock.
Creating register for signal `\counter.\rco' using process `\counter.$proc$counter.v:14$1'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\counter.\load' using process `\counter.$proc$counter.v:14$1'.
  created $dff cell `$procdff$114' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `counter.$proc$counter.v:80$16'.
Found and cleaned up 7 empty switches in `\counter.$proc$counter.v:14$1'.
Removing empty process `counter.$proc$counter.v:14$1'.
Cleaned up 7 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$counter.v:20$2' in module `counter' with inverter.
Replacing $eq cell `$eq$counter.v:20$3' in module `counter' with inverter.
Replacing $eq cell `$eq$counter.v:44$8' in module `counter' with $logic_not.
Replacing $eq cell `$eq$counter.v:55$10' in module `counter' with $logic_not.
Replacing $eq cell `$procmux$46_CMP0' in module `counter' with $logic_not.
Replacing $eq cell `$procmux$57_CMP0' in module `counter' with $logic_not.
Replacing $eq cell `$procmux$71_CMP0' in module `counter' with $logic_not.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.5. Executing CHECK pass (checking for obvious problems).
checking module counter..
Warning: multiple conflicting drivers for counter.\rco:
    port Q[0] of cell $procdff$111 ($dff)
    port Q[0] of cell $procdff$113 ($dff)
found and reported 1 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
  Cell `$eq$counter.v:55$10' is identical to cell `$eq$counter.v:44$8'.
    Redirecting output \Y: $eq$counter.v:55$10_Y = $eq$counter.v:44$8_Y
    Removing $logic_not cell `$eq$counter.v:55$10' from module `\counter'.
  Cell `$procmux$43_CMP0' is identical to cell `$eq$counter.v:22$5'.
    Redirecting output \Y: $procmux$43_CMP = $eq$counter.v:22$5_Y
    Removing $eq cell `$procmux$43_CMP0' from module `\counter'.
  Cell `$procmux$44_CMP0' is identical to cell `$procmux$22_CMP0'.
    Redirecting output \Y: $procmux$44_CMP = $procmux$22_CMP
    Removing $eq cell `$procmux$44_CMP0' from module `\counter'.
  Cell `$procmux$45_CMP0' is identical to cell `$procmux$35_CMP0'.
    Redirecting output \Y: $procmux$45_CMP = $procmux$35_CMP
    Removing $eq cell `$procmux$45_CMP0' from module `\counter'.
  Cell `$procmux$54_CMP0' is identical to cell `$eq$counter.v:22$5'.
    Redirecting output \Y: $procmux$54_CMP = $eq$counter.v:22$5_Y
    Removing $eq cell `$procmux$54_CMP0' from module `\counter'.
  Cell `$procmux$55_CMP0' is identical to cell `$procmux$22_CMP0'.
    Redirecting output \Y: $procmux$55_CMP = $procmux$22_CMP
    Removing $eq cell `$procmux$55_CMP0' from module `\counter'.
  Cell `$procmux$56_CMP0' is identical to cell `$procmux$35_CMP0'.
    Redirecting output \Y: $procmux$56_CMP = $procmux$35_CMP
    Removing $eq cell `$procmux$56_CMP0' from module `\counter'.
  Cell `$procmux$57_CMP0' is identical to cell `$procmux$46_CMP0'.
    Redirecting output \Y: $procmux$57_CMP = $procmux$46_CMP
    Removing $logic_not cell `$procmux$57_CMP0' from module `\counter'.
  Cell `$procmux$65_CMP0' is identical to cell `$eq$counter.v:22$5'.
    Redirecting output \Y: $procmux$65_CMP = $eq$counter.v:22$5_Y
    Removing $eq cell `$procmux$65_CMP0' from module `\counter'.
  Cell `$procmux$66_CMP0' is identical to cell `$procmux$22_CMP0'.
    Redirecting output \Y: $procmux$66_CMP = $procmux$22_CMP
    Removing $eq cell `$procmux$66_CMP0' from module `\counter'.
  Cell `$procmux$67_CMP0' is identical to cell `$procmux$35_CMP0'.
    Redirecting output \Y: $procmux$67_CMP = $procmux$35_CMP
    Removing $eq cell `$procmux$67_CMP0' from module `\counter'.
  Cell `$procmux$71_CMP0' is identical to cell `$procmux$46_CMP0'.
    Redirecting output \Y: $procmux$71_CMP = $procmux$46_CMP
    Removing $logic_not cell `$procmux$71_CMP0' from module `\counter'.
Removed a total of 12 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$103 (pure)
    Root of a mux tree: $procmux$106 (pure)
    Root of a mux tree: $procmux$109 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$100.
    dead port 2/2 on $mux $procmux$21.
    dead port 1/2 on $mux $procmux$24.
    dead port 1/2 on $mux $procmux$27.
    dead port 2/2 on $mux $procmux$34.
    dead port 1/2 on $mux $procmux$37.
    dead port 1/2 on $mux $procmux$40.
    dead port 1/2 on $mux $procmux$48.
    dead port 1/2 on $mux $procmux$51.
    dead port 1/2 on $mux $procmux$59.
    dead port 1/2 on $mux $procmux$62.
    dead port 1/2 on $mux $procmux$73.
    dead port 1/2 on $mux $procmux$76.
    dead port 1/2 on $mux $procmux$82.
    dead port 1/2 on $mux $procmux$91.
Removed 15 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
    New ctrl vector for $pmux cell $procmux$53: { $auto$opt_reduce.cc:132:opt_mux$116 $eq$counter.v:22$5_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$115: { $procmux$22_CMP $procmux$35_CMP $procmux$46_CMP }
  Optimizing cells in module \counter.
Performed a total of 2 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$111 ($dff) from module counter.
Replaced 1 DFF cells.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$eq' cell `$eq$counter.v:33$6'.
  removing unused `$logic_not' cell `$eq$counter.v:44$8'.
  removing unused `$eq' cell `$eq$counter.v:55$11'.
  removing unused `$or' cell `$or$counter.v:55$12'.
  removing unused `$eq' cell `$eq$counter.v:55$13'.
  removing unused `$or' cell `$or$counter.v:55$14'.
  removing unused `$mux' cell `$procmux$19'.
  removing unused `$mux' cell `$procmux$32'.
  removing unused `$pmux' cell `$procmux$64'.
  removing unused `$mux' cell `$procmux$69'.
  removing unused `$mux' cell `$procmux$95'.
  removing unused `$mux' cell `$procmux$97'.
  removing unused `$mux' cell `$procmux$109'.
  removing unused `$dff' cell `$procdff$113'.

3.6.8. Executing OPT_EXPR pass (perform const folding).

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$103 (pure)
    Root of a mux tree: $procmux$106 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.6.15. Executing OPT_EXPR pass (perform const folding).

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell counter.$add$counter.v:40$7 ($add).
Removed top 28 bits (of 32) from port Y of cell counter.$add$counter.v:40$7 ($add).
Removed top 31 bits (of 32) from port B of cell counter.$sub$counter.v:51$9 ($sub).
Removed top 28 bits (of 32) from port Y of cell counter.$sub$counter.v:51$9 ($sub).
Removed top 30 bits (of 32) from port B of cell counter.$sub$counter.v:62$15 ($sub).
Removed top 28 bits (of 32) from port Y of cell counter.$sub$counter.v:62$15 ($sub).
Removed top 1 bits (of 2) from port B of cell counter.$procmux$35_CMP0 ($eq).
Removed top 28 bits (of 32) from wire counter.$add$counter.v:40$7_Y.

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module counter:
  creating $macc model for $add$counter.v:40$7 ($add).
  creating $macc model for $sub$counter.v:51$9 ($sub).
  creating $macc model for $sub$counter.v:62$15 ($sub).
  creating $alu model for $macc $sub$counter.v:62$15.
  creating $alu model for $macc $sub$counter.v:51$9.
  creating $alu model for $macc $add$counter.v:40$7.
  creating $alu cell for $add$counter.v:40$7: $auto$alumacc.cc:470:replace_alu$118
  creating $alu cell for $sub$counter.v:51$9: $auto$alumacc.cc:470:replace_alu$121
  creating $alu cell for $sub$counter.v:62$15: $auto$alumacc.cc:470:replace_alu$124
  created 3 $alu and 0 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$103 (pure)
    Root of a mux tree: $procmux$106 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimized away 1 select inputs of $pmux cell `$procmux$42' in module `counter'.
Replacing $pmux cell `$procmux$53' (mux_sel01) in module `\counter' with constant driver `$3\load[0:0] = $eq$counter.v:22$5_Y'.
Replacing $mux cell `$procmux$86' (mux_bool) in module `\counter' with constant driver `$procmux$86_Y = $eq$counter.v:22$5_Y'.
Replacing $mux cell `$procmux$88' (?) in module `\counter' with constant driver `$2\load[0:0] = $3\load[0:0]'.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$logic_not' cell `$procmux$46_CMP0'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$115'.

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$103 (pure)
    Root of a mux tree: $procmux$106 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.17.8. Executing OPT_EXPR pass (perform const folding).

3.17.9. Finished OPT passes. (There is nothing left to do.)

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4'.

3.18.3. Continuing TECHMAP pass.
Mapping counter.$auto$alumacc.cc:470:replace_alu$121 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4.
Mapping counter.$eq$counter.v:20$2 ($not) with simplemap.
Mapping counter.$eq$counter.v:20$3 ($not) with simplemap.
Mapping counter.$logic_and$counter.v:20$4 ($logic_and) with simplemap.
Mapping counter.$eq$counter.v:22$5 ($eq) with simplemap.

3.18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=2\Y_WIDTH=4'.

3.18.5. Continuing TECHMAP pass.
Mapping counter.$auto$alumacc.cc:470:replace_alu$124 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=2\Y_WIDTH=4.
Mapping counter.$procmux$22_CMP0 ($eq) with simplemap.
Mapping counter.$procmux$35_CMP0 ($eq) with simplemap.

3.18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

3.18.7. Continuing TECHMAP pass.
Mapping counter.$auto$alumacc.cc:470:replace_alu$118 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

3.18.8. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=3'.

3.18.9. Continuing TECHMAP pass.
Mapping counter.$procmux$42 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=3.
Mapping counter.$procmux$79 ($mux) with simplemap.
Mapping counter.$procmux$103 ($mux) with simplemap.
Mapping counter.$procmux$106 ($mux) with simplemap.
Mapping counter.$procdff$112 ($dff) with simplemap.
Mapping counter.$procdff$114 ($dff) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$174 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:263$175 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$173 ($and) with simplemap.

3.18.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=4'.

3.18.11. Executing PROC pass (convert processes to netlists).

3.18.11.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.11.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.11.3. Executing PROC_INIT pass (extract init attributes).

3.18.11.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.11.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$263'.
     1/8: $0\p[3:0] [2]
     2/8: $0\g[3:0] [2]
     3/8: $0\p[3:0] [3]
     4/8: $0\g[3:0] [3]
     5/8: $0\p[3:0] [1]
     6/8: $0\g[3:0] [1]
     7/8: $0\g[3:0] [0]
     8/8: $0\p[3:0] [0]

3.18.11.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\p' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$263'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\g' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$263'.

3.18.11.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.11.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$263'.
Cleaned up 0 empty switches.

3.18.12. Executing OPT pass (performing simple optimizations).

3.18.12.1. Executing OPT_EXPR pass (perform const folding).

3.18.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=4'.
Removed a total of 0 cells.

3.18.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=4..
  removing unused `$and' cell `$and$<techmap.v>:222$268'.
  removing unused `$and' cell `$and$<techmap.v>:222$274'.
  removing unused `$and' cell `$and$<techmap.v>:230$277'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

3.18.12.5. Finished fast OPT passes.

3.18.13. Continuing TECHMAP pass.
Mapping counter.$auto$alumacc.cc:470:replace_alu$121.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$172 ($mux) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$171 ($not) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$121.B_conv ($pos) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$121.A_conv ($pos) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:262$192 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:263$193 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.$and$<techmap.v>:260$191 ($and) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$124.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.$ternary$<techmap.v>:258$190 ($mux) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.$not$<techmap.v>:258$189 ($not) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$124.B_conv ($pos) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$124.A_conv ($pos) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$218 ($xor) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$216 ($and) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$118.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$215 ($mux) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.$not$<techmap.v>:258$214 ($not) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$118.B_conv ($pos) with simplemap.
Mapping counter.$auto$alumacc.cc:470:replace_alu$118.A_conv ($pos) with simplemap.
Mapping counter.$techmap$procmux$42.$reduce_or$<techmap.v>:441$226 ($reduce_or) with simplemap.
Mapping counter.$techmap$procmux$42.$reduce_or$<techmap.v>:441$227 ($reduce_or) with simplemap.
Mapping counter.$techmap$procmux$42.$reduce_or$<techmap.v>:441$225 ($reduce_or) with simplemap.
Mapping counter.$techmap$procmux$42.$reduce_or$<techmap.v>:441$224 ($reduce_or) with simplemap.
Mapping counter.$techmap$procmux$42.$and$<techmap.v>:434$223 ($and) with simplemap.
Mapping counter.$techmap$procmux$42.$and$<techmap.v>:434$222 ($and) with simplemap.
Mapping counter.$techmap$procmux$42.$and$<techmap.v>:434$221 ($and) with simplemap.
Mapping counter.$techmap$procmux$42.$ternary$<techmap.v>:445$220 ($mux) with simplemap.
Mapping counter.$techmap$procmux$42.$reduce_or$<techmap.v>:445$219 ($reduce_or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:229$276 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$273 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$270 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$267 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:212$265 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:229$275 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$271 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$272 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$266 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:212$264 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$269 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:212$264 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$266 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$269 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$272 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:222$271 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:229$275 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:212$265 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:221$267 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:221$270 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:221$273 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:229$276 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:212$264 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$266 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$269 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$272 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:222$271 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$275 ($and) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:212$265 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$267 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$270 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$273 ($or) with simplemap.
Mapping counter.$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:229$276 ($or) with simplemap.
No more expansions possible.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$282' (1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$171_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$278' (101) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$172_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$242' (?0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$174_Y [0] = \Q [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$196' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$194 [0] = \mode [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$207' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$204 [1] = \mode [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$320' (??0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$215_Y [0] = \Q [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$311' (?0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$218_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$303' (1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$not$<techmap.v>:258$189_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$299' (101) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$ternary$<techmap.v>:258$190_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$286' (?0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:262$192_Y [0] = \Q [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$321' (??0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$215_Y [1] = \Q [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$308' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217_Y [1] = \Q [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$316' (1?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$216_Y [0] = \Q [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$386' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:212$264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$392' (?0) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$120 [0] = \Q [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$304' (1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$not$<techmap.v>:258$189_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$300' (101) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$ternary$<techmap.v>:258$190_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$287' (?0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:262$192_Y [1] = \Q [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$295' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$and$<techmap.v>:260$191_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$375' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:212$264_Y = \Q [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$381' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$126 [0] = \Q [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$283' (0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$171_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$279' (011) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$172_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$251' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$173_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$373' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:212$264_Y = \Q [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$368' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$123 [0] = \Q [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$322' (??0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$215_Y [2] = \Q [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$309' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217_Y [2] = \Q [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$317' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$216_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$393' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$120 [1] = $techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$266_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$305' (0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$not$<techmap.v>:258$189_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$301' (011) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$ternary$<techmap.v>:258$190_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$296' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$and$<techmap.v>:260$191_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$382' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$126 [1] = $techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$266_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$284' (0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$171_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$280' (011) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$172_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$252' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$173_Y [1] = \Q [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$323' (??0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$ternary$<techmap.v>:258$215_Y [3] = \Q [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$310' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217_Y [3] = \Q [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$318' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$216_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$396' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$120 [2] = $techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:229$275_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$306' (0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$not$<techmap.v>:258$189_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$302' (011) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$ternary$<techmap.v>:258$190_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$297' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$and$<techmap.v>:260$191_Y [2] = \Q [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$285' (0) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$not$<techmap.v>:258$171_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$281' (011) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$ternary$<techmap.v>:258$172_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$253' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$173_Y [2] = \Q [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$254' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$and$<techmap.v>:260$173_Y [3] = \Q [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$250' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:263$175_Y [4] = $auto$alumacc.cc:484:replace_alu$123 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$298' (?1) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$and$<techmap.v>:260$191_Y [3] = \Q [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$294' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:263$193_Y [4] = $auto$alumacc.cc:484:replace_alu$126 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$319' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$and$<techmap.v>:260$216_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$388' (const_and) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$269_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$394' (00) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$or$<techmap.v>:221$270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$395' (0?) in module `\counter' with constant driver `$auto$alumacc.cc:484:replace_alu$120 [3] = $techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$272_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$315' (0?) in module `\counter' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$218_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$272_Y'.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$291'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:263$218_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:263$193_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$312' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$387' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$376'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$118.lcu.$and$<techmap.v>:221$266_Y = $techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$266_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$387' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$246' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$290'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:263$175_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:263$193_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$246' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$244' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$288'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$174_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:262$192_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$244' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$290'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$118.$xor$<techmap.v>:262$217_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:263$193_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$307' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$181' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$206'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$179 [0] = $auto$simplemap.cc:250:simplemap_eqne$204 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$181' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$182' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$197'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$179 [1] = $auto$simplemap.cc:250:simplemap_eqne$194 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$182' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$245' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$289'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$121.$xor$<techmap.v>:262$174_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$124.$xor$<techmap.v>:262$192_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$245' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$377' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$374'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:221$269_Y = $techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:221$269_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$377' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$379' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$370'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$and$<techmap.v>:222$271_Y = $techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$and$<techmap.v>:222$271_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$379' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$366'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$124.lcu.$or$<techmap.v>:221$270_Y = $techmap$auto$alumacc.cc:470:replace_alu$121.lcu.$or$<techmap.v>:221$270_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$383' from module `\counter'.
Removed a total of 11 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$324'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$325'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$326'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$327'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$365'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$366'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$370'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$371'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$374'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$378'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$384'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$389'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$390'.

3.19.5. Finished fast OPT passes.

3.20. Executing ABC pass (technology mapping using ABC).

3.20.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 80 wires to a netlist network with 12 inputs and 5 outputs.

3.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        7
ABC RESULTS:              AOI3 cells:        5
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              OAI3 cells:        7
ABC RESULTS:                OR cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        5
Removing temp directory.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

3.21.5. Finished fast OPT passes.

3.22. Executing HIERARCHY pass (managing design hierarchy).

3.22.1. Analyzing design hierarchy..
Top module:  \counter

3.22.2. Analyzing design hierarchy..
Top module:  \counter
Removed 0 unused modules.

3.23. Printing statistics.

=== counter ===

   Number of wires:                 52
   Number of wire bits:             62
   Number of public wires:           8
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_AND_                          7
     $_AOI3_                         5
     $_AOI4_                         1
     $_DFF_P_                        5
     $_MUX_                          1
     $_NAND_                         5
     $_NOR_                          3
     $_NOT_                          5
     $_OAI3_                         7
     $_OR_                           6
     $_XNOR_                         1
     $_XOR_                          6

3.24. Executing CHECK pass (checking for obvious problems).
checking module counter..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=1584.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\counter':
  mapped 5 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..
Extracted 47 gates and 59 wires to a netlist network with 12 inputs and 5 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/lib/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu050/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/usr/share/qflow/tech/osu050/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        2
ABC RESULTS:           AOI21X1 cells:       10
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:             INVX1 cells:        8
ABC RESULTS:           NAND2X1 cells:        9
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:        3
ABC RESULTS:           OAI21X1 cells:        4
ABC RESULTS:           XNOR2X1 cells:        1
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        5
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
No more expansions possible.
Removed 0 unused cells and 59 unused wires.

8. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port counter.D: Missing option -inpad.
Mapping port counter.Q using BUFX2.
Don't map input port counter.clk: Missing option -inpad.
Don't map input port counter.enable: Missing option -inpad.
Mapping port counter.load using BUFX2.
Don't map input port counter.mode: Missing option -inpad.
Mapping port counter.rco using BUFX2.
Don't map input port counter.reset: Missing option -inpad.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

9.8. Executing OPT_EXPR pass (perform const folding).

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing BLIF backend.

End of script. Logfile hash: 9ecab5c634
CPU: user 0.23s system 0.03s, MEM: 37.62 MB total, 10.35 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 16% 1x share (0 sec), 12% 17x opt_expr (0 sec), ...
Cleaning up output syntax
Cleaning Up blif file syntax
Running blifFanout (iterative)

Parsing library "osu05_stdcells"
End of library at line 6606
Lib Read:  Processed 6607 lines.
Top internal fanout is 7 (load 546.928) from node _40_<1>,
driven by DFFPOSX1 with strength 549.757 (fF driven at latency 300)
Top fanout load-to-strength ratio is 1.00493 (latency = 301.48 ps)
Top input node fanout is 5 (load 249.645) from node clk.
0 gates exceed specified minimum load.
0 buffers were added.
1 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 46    	Out: 45    	-1
	"2" gates	In: 8    	Out: 9    	+1

gates resized: 1
Parsing library "osu05_stdcells"
End of library at line 6606
Lib Read:  Processed 6607 lines.
Top internal fanout is 7 (load 546.928) from node _40_<1>,
driven by DFFPOSX1 with strength 549.757 (fF driven at latency 300)
Top fanout load-to-strength ratio is 0.994855 (latency = 298.456 ps)
Top input node fanout is 5 (load 249.645) from node clk.
0 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 45    	Out: 45    	+0
	"2" gates	In: 9    	Out: 9    	+0

gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/marcoch7/Microelectronica/proyecto/part_D/synthesis
Files:
   Verilog: /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.rtl.v
   Verilog: /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.rtlnopwr.v
   Spice:   /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
Synthesis script ended on dom 6 dic 18:09:29 CST 2020
Running blif2cel.tcl
Loaded LEF file (/usr/share/qflow/tech/osu050/osu050_stdcells.lef) for reading...
Loaded BLIF file (/home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.blif) for reading ...
Loaded CEL file (/home/marcoch7/Microelectronica/proyecto/part_D/layout/counter.cel) for writing...
1st pass of blif file /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.blif. . .
Reading macros from LEF file. . .
Parsing macro AND2X2:  Ports are:
parse_pin
macroname: AND2X2, pinname: A
Port type: INPUT 
A -360 -450 1
parse_pin
macroname: AND2X2, pinname: B
Port type: INPUT 
B -120 -150 1
parse_pin
macroname: AND2X2, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: AND2X2, pinname: Y
Port type: OUTPUT 
Y 360 -150 1
parse_pin
macroname: AND2X2, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
Parsing macro AOI21X1:  Ports are:
parse_pin
macroname: AOI21X1, pinname: A
Port type: INPUT 
A -360 -150 1
parse_pin
macroname: AOI21X1, pinname: B
Port type: INPUT 
B -120 -450 1
parse_pin
macroname: AOI21X1, pinname: C
Port type: INPUT 
C 360 -750 1
parse_pin
macroname: AOI21X1, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: AOI21X1, pinname: Y
Port type: OUTPUT 
Y 360 -150 1
parse_pin
macroname: AOI21X1, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
Parsing macro AOI22X1:  Ports are:
parse_pin
macroname: AOI22X1, pinname: A
Port type: INPUT 
A -480 -150 1
parse_pin
macroname: AOI22X1, pinname: B
Port type: INPUT 
B -240 -450 1
parse_pin
macroname: AOI22X1, pinname: C
Port type: INPUT 
C 479 -150 1
parse_pin
macroname: AOI22X1, pinname: D
Port type: INPUT 
D 240 -450 1
parse_pin
macroname: AOI22X1, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: AOI22X1, pinname: Y
Port type: OUTPUT 
Y 0 -150 1
parse_pin
macroname: AOI22X1, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro BUFX2:  Ports are:
parse_pin
macroname: BUFX2, pinname: A
Port type: INPUT 
A -240 -150 1
parse_pin
macroname: BUFX2, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: BUFX2, pinname: Y
Port type: OUTPUT 
Y 240 -450 1
parse_pin
macroname: BUFX2, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro DFFPOSX1:  Ports are:
parse_pin
macroname: DFFPOSX1, pinname: Q
Port type: OUTPUT 
Q 1320 -150 1
parse_pin
macroname: DFFPOSX1, pinname: CLK
Port type: INPUT 
CLK -1080 -450 1
parse_pin
macroname: DFFPOSX1, pinname: D
Port type: INPUT 
D -361 -150 1
parse_pin
macroname: DFFPOSX1, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: DFFPOSX1, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro INVX1:  Ports are:
parse_pin
macroname: INVX1, pinname: A
Port type: INPUT 
A -120 -750 1
parse_pin
macroname: INVX1, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: INVX1, pinname: Y
Port type: OUTPUT 
Y 120 -450 1
parse_pin
macroname: INVX1, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro INVX2:  Ports are:
parse_pin
macroname: INVX2, pinname: A
Port type: INPUT 
A -120 -450 1
parse_pin
macroname: INVX2, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: INVX2, pinname: Y
Port type: OUTPUT 
Y 120 -150 1
parse_pin
macroname: INVX2, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro NAND2X1:  Ports are:
parse_pin
macroname: NAND2X1, pinname: A
Port type: INPUT 
A -240 -450 1
parse_pin
macroname: NAND2X1, pinname: B
Port type: INPUT 
B 240 150 1
parse_pin
macroname: NAND2X1, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: NAND2X1, pinname: Y
Port type: OUTPUT 
Y 0 -150 1
parse_pin
macroname: NAND2X1, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro NAND3X1:  Ports are:
parse_pin
macroname: NAND3X1, pinname: A
Port type: INPUT 
A -360 150 1
parse_pin
macroname: NAND3X1, pinname: B
Port type: INPUT 
B -120 -150 1
parse_pin
macroname: NAND3X1, pinname: C
Port type: INPUT 
C 120 449 1
parse_pin
macroname: NAND3X1, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: NAND3X1, pinname: Y
Port type: OUTPUT 
Y 360 150 1
parse_pin
macroname: NAND3X1, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
Parsing macro NOR2X1:  Ports are:
parse_pin
macroname: NOR2X1, pinname: A
Port type: INPUT 
A -240 -750 1
parse_pin
macroname: NOR2X1, pinname: B
Port type: INPUT 
B 240 -150 1
parse_pin
macroname: NOR2X1, pinname: gnd
Port type: INOUT 
gnd 0 -1500 1
parse_pin
macroname: NOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -450 1
parse_pin
macroname: NOR2X1, pinname: vdd
Port type: INOUT 
vdd 0 1500 1
Parsing macro OAI21X1:  Ports are:
parse_pin
macroname: OAI21X1, pinname: A
Port type: INPUT 
A -360 -450 1
parse_pin
macroname: OAI21X1, pinname: B
Port type: INPUT 
B -120 -150 1
parse_pin
macroname: OAI21X1, pinname: C
Port type: INPUT 
C 360 150 1
parse_pin
macroname: OAI21X1, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: OAI21X1, pinname: Y
Port type: OUTPUT 
Y 360 -450 1
parse_pin
macroname: OAI21X1, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
Parsing macro XOR2X1:  Ports are:
parse_pin
macroname: XOR2X1, pinname: A
Port type: INPUT 
A -720 -450 1
parse_pin
macroname: XOR2X1, pinname: B
Port type: INPUT 
B 720 -450 1
parse_pin
macroname: XOR2X1, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: XOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -150 1
parse_pin
macroname: XOR2X1, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
Parsing macro XNOR2X1:  Ports are:
parse_pin
macroname: XNOR2X1, pinname: A
Port type: INPUT 
A -720 -450 1
parse_pin
macroname: XNOR2X1, pinname: B
Port type: INPUT 
B 720 -450 1
parse_pin
macroname: XNOR2X1, pinname: gnd
Port type: INOUT 
gnd -1 -1500 1
parse_pin
macroname: XNOR2X1, pinname: Y
Port type: OUTPUT 
Y 239 -150 1
parse_pin
macroname: XNOR2X1, pinname: vdd
Port type: INOUT 
vdd -1 1500 1
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No counter.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :54
Total cell width   :5.52e+04
Total cell height  :1.62e+05
Total cell area    :1.66e+08
Total core area    :1.66e+08
Average cell height:3.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Splitting counter.cel into counter.scel and counter.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]

ERROR[check_pin]:the pin <clk> assigned to cell <twpin_clk> is
outside the cell's bounding box:
	cell l:-100 r:100 b:-2147483568 t:2147483568  pin x:0 y:-2147483648


TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University

TimberWolfSC terminated abnormally with 1 error[s] and 0 warning[s]


twflow terminated abnormally with 1 error[s] and 0 warning[s]

Running getfillcell.tcl
Using cell FILL for fill
Running place2def.tcl
Limits: xbot = -645.0 ybot = -495.0 xtop = 11925.0 ytop = 6195.0
Core values: 120.0 150.0 12120.0 6150.0
Offsets: 120.0 150.0
3 routing layers
23 horizontal tracks from -300.0 to 6600.0 step 300 (M1, M3, ...)
54 vertical tracks from -480.0 to 12480.0 step 240.0 (M2, M4, ...)
Caught GrayWolf being bad:  Pin enable overlaps pin reset
Done with place2def.tcl
Running addspacers.tcl  counter /usr/share/qflow/tech/osu050/osu050_stdcells.lef FILL
Running addspacers.tcl
Reading FILL macros from LEF file.
Reading DEF file counter.def. . .
Number of rows is 3
Longest row has width 129.2 um
Analysis of DEF file:
Number of components = 51
New number of components = 55
Number of rows = 3
Done with addspacers.tcl
Running blifanno.tcl
Reading DEF file counter.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /home/marcoch7/Microelectronica/proyecto/part_D/synthesis
Files:
   Verilog: /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.rtl.v
   Verilog: /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.rtlnopwr.v
   Spice:   /home/marcoch7/Microelectronica/proyecto/part_D/synthesis/counter.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on dom 6 dic 18:09:30 CST 2020
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu05_stdcells"
End of library at line 6606
Parsing module "counter"
Lib Read:  Processed 6607 lines.
Verilog netlist read:  Processed 70 lines.
Number of paths analyzed:  9

Top 9 maximum delay paths:
Path DFFPOSX1_1/CLK to DFFPOSX1_4/D delay 1406.79 ps
Path DFFPOSX1_2/CLK to DFFPOSX1_4/D delay 1384.48 ps
Path DFFPOSX1_3/CLK to DFFPOSX1_4/D delay 1367.53 ps
Path DFFPOSX1_1/CLK to DFFPOSX1_3/D delay 1349.29 ps
Path DFFPOSX1_2/CLK to DFFPOSX1_3/D delay 1336.07 ps
Path DFFPOSX1_1/CLK to output pin Q[0] delay 602.118 ps
Path DFFPOSX1_2/CLK to output pin Q[1] delay 586.959 ps
Path DFFPOSX1_3/CLK to output pin Q[2] delay 575.815 ps
Path DFFPOSX1_4/CLK to output pin Q[3] delay 573.174 ps
Computed maximum clock frequency (zero slack) = 710.839 MHz
-----------------------------------------

Number of paths analyzed:  9

Top 9 minimum delay paths:
Path DFFPOSX1_4/CLK to output pin Q[3] delay 368.491 ps
Path DFFPOSX1_3/CLK to output pin Q[2] delay 439.923 ps
Path DFFPOSX1_2/CLK to output pin Q[1] delay 467.867 ps
Path DFFPOSX1_1/CLK to output pin Q[0] delay 484.838 ps
Path DFFPOSX1_2/CLK to DFFPOSX1_3/D delay 974.83 ps
Path DFFPOSX1_1/CLK to DFFPOSX1_3/D delay 990.488 ps
Path DFFPOSX1_3/CLK to DFFPOSX1_4/D delay 1000.44 ps
Path DFFPOSX1_2/CLK to DFFPOSX1_4/D delay 1020.68 ps
Path DFFPOSX1_1/CLK to DFFPOSX1_4/D delay 1036.33 ps
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  24

Top 20 maximum delay paths:
Path input pin mode[1] to DFFPOSX1_2/D delay 972.259 ps
Path input pin mode[1] to DFFPOSX1_1/D delay 971.576 ps
Path input pin mode[1] to DFFPOSX1_3/D delay 948.451 ps
Path input pin reset to DFFPOSX1_4/D delay 916.847 ps
Path input pin mode[1] to DFFPOSX1_5/D delay 916.183 ps
Path input pin enable to DFFPOSX1_4/D delay 901.982 ps
Path input pin mode[0] to DFFPOSX1_1/D delay 869.697 ps
Path input pin mode[0] to DFFPOSX1_2/D delay 869.424 ps
Path input pin mode[0] to DFFPOSX1_3/D delay 816.461 ps
Path input pin mode[0] to DFFPOSX1_5/D delay 813.847 ps
Path input pin reset to DFFPOSX1_1/D delay 465.266 ps
Path input pin reset to DFFPOSX1_2/D delay 465.266 ps
Path input pin enable to DFFPOSX1_1/D delay 396.906 ps
Path input pin enable to DFFPOSX1_2/D delay 396.906 ps
Path input pin mode[1] to DFFPOSX1_4/D delay 395.989 ps
Path input pin mode[0] to DFFPOSX1_4/D delay 378.409 ps
Path input pin reset to DFFPOSX1_5/D delay 230.869 ps
Path input pin D[0] to DFFPOSX1_1/D delay 207.911 ps
Path input pin D[1] to DFFPOSX1_2/D delay 203.817 ps
Path input pin clk to DFFPOSX1_1/CLK delay 0 ps
-----------------------------------------

Number of paths analyzed:  24

Top 20 minimum delay paths:
Path input pin clk to DFFPOSX1_5/CLK delay 0 ps
Path input pin clk to DFFPOSX1_4/CLK delay 0 ps
Path input pin clk to DFFPOSX1_3/CLK delay 0 ps
Path input pin clk to DFFPOSX1_2/CLK delay 0 ps
Path input pin clk to DFFPOSX1_1/CLK delay 0 ps
Path input pin mode[1] to DFFPOSX1_3/D delay 168.114 ps
Path input pin D[1] to DFFPOSX1_2/D delay 192.717 ps
Path input pin D[0] to DFFPOSX1_1/D delay 195.106 ps
Path input pin reset to DFFPOSX1_5/D delay 230.869 ps
Path input pin mode[0] to DFFPOSX1_4/D delay 307.66 ps
Path input pin mode[1] to DFFPOSX1_4/D delay 325.058 ps
Path input pin mode[0] to DFFPOSX1_3/D delay 333.894 ps
Path input pin enable to DFFPOSX1_4/D delay 347.077 ps
Path input pin enable to DFFPOSX1_2/D delay 347.077 ps
Path input pin enable to DFFPOSX1_1/D delay 347.077 ps
Path input pin mode[0] to DFFPOSX1_1/D delay 363.956 ps
Path input pin mode[1] to DFFPOSX1_2/D delay 382.838 ps
Path input pin reset to DFFPOSX1_4/D delay 403.873 ps
Path input pin reset to DFFPOSX1_2/D delay 403.873 ps
Path input pin reset to DFFPOSX1_1/D delay 403.873 ps
-----------------------------------------

