
*** Running vivado
    with args -log led_test_system_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_test_system_processing_system7_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source led_test_system_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 302.563 ; gain = 92.250
INFO: [Synth 8-638] synthesizing module 'led_test_system_processing_system7_0_0' [c:/Users/Cory Holt/Desktop/ECE_440/project9/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/synth/led_test_system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Cory Holt/Desktop/ECE_440/project9/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/Cory Holt/Desktop/ECE_440/project9/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'led_test_system_processing_system7_0_0' (5#1) [c:/Users/Cory Holt/Desktop/ECE_440/project9/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/synth/led_test_system_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 339.945 ; gain = 129.633
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 339.945 ; gain = 129.633
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 563.063 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 563.063 ; gain = 352.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 563.063 ; gain = 352.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 563.063 ; gain = 352.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 563.063 ; gain = 352.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 563.063 ; gain = 352.750
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 765.680 ; gain = 555.367
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 781.770 ; gain = 571.457
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 786.563 ; gain = 576.250
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 808.078 ; gain = 584.234
