$date
  Fri Jul 26 23:26:44 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_flopr $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 8 # d[7:0] $end
$var reg 8 $ q[7:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 8 ' d[7:0] $end
$var reg 8 ( q[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000000 #
b00000000 $
0%
1&
b00000000 '
b00000000 (
#5000000
1!
1%
#10000000
0!
0%
#15000000
1!
1%
#20000000
0!
0"
b10101010 #
0%
0&
b10101010 '
#25000000
1!
b10101010 $
1%
b10101010 (
#30000000
0!
b01010101 #
0%
b01010101 '
#35000000
1!
b01010101 $
1%
b01010101 (
#40000000
0!
0%
#45000000
1!
1%
#50000000
0!
0%
#55000000
1!
1%
#60000000
0!
0%
#65000000
1!
1%
#70000000
0!
0%
#75000000
1!
1%
#80000000
0!
0%
#85000000
1!
1%
#90000000
0!
0%
#95000000
1!
1%
#100000000
0!
0%
#105000000
1!
1%
#110000000
0!
0%
#115000000
1!
1%
#120000000
0!
0%
#125000000
1!
1%
#130000000
0!
0%
#135000000
1!
1%
