C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis"  -sap  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.sap"  -otap  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.tap"  -omap  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.map"   -part M2S010  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synlog\report\prj_hamming_apb_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  prj_hamming_apb  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\scratchproject.prs"  -multisrs  -ovm  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.vm"   -freq 100.000   -tcl  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\designer\prj_hamming_apb\synthesis.fdc"  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synwork\prj_hamming_apb_prem.srd"  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\syntmp\prj_hamming_apb.plg"  -osyn  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.srm"  -prjdir  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\"  -prjname  prj_hamming_apb_syn  -log  "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synlog\prj_hamming_apb_fpga_mapper.srr"  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis" -sap "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.sap" -otap "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.tap" -omap "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.map" -part M2S010 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synlog\report\prj_hamming_apb_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module prj_hamming_apb -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\scratchproject.prs" -multisrs -ovm "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.vm" -freq 100.000 -tcl "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\designer\prj_hamming_apb\synthesis.fdc" "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synwork\prj_hamming_apb_prem.srd" -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\syntmp\prj_hamming_apb.plg" -osyn "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\prj_hamming_apb.srm" -prjdir "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\" -prjname prj_hamming_apb_syn -log "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\synlog\prj_hamming_apb_fpga_mapper.srr" -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\prj_hamming_apb.sap|io:o|time:1702513791|size:2728|exec:0|csum:
file:..\prj_hamming_apb.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\prj_hamming_apb.map|io:o|time:1702513797|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1702513651|size:4838|exec:0|csum:
file:..\prj_hamming_apb.vm|io:o|time:1702513796|size:171417|exec:0|csum:
file:..\..\designer\prj_hamming_apb\synthesis.fdc|io:i|time:1702513788|size:54|exec:0|csum:F265BF4CD6278C87E5BB1E99BCA90D87
file:..\synwork\prj_hamming_apb_prem.srd|io:i|time:1702513791|size:141042|exec:0|csum:EFF40988595C1A94DB394FEB5709DA1E
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\synthesis\syntmp\prj_hamming_apb.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\prj_hamming_apb.srm|io:o|time:1702513796|size:8255|exec:0|csum:
file:..\synlog\prj_hamming_apb_fpga_mapper.srr|io:o|time:1702513797|size:42625|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
