#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jul 26 22:57:39 2025
# Process ID: 15660
# Current directory: D:/Work/rfsoc_project/project3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14596 D:\Work\rfsoc_project\project3\project_1.xpr
# Log file: D:/Work/rfsoc_project/project3/vivado.log
# Journal file: D:/Work/rfsoc_project/project3\vivado.jou
# Running On: XD_CHU, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68434 MB
#-----------------------------------------------------------
start_gui
open_project D:/Work/rfsoc_project/project3/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { axi_spi_master_0_spi_csn } ]
disconnect_bd_net [get_bd_net axi_spi_master_0_spi_csn] [get_bd_pins system_ila_0/probe1]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { axi_spi_master_0_spi_clk } ]
disconnect_bd_net [get_bd_net axi_spi_master_0_spi_clk] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { axi_spi_master_0_spi_mosi } ]
disconnect_bd_net [get_bd_net axi_spi_master_0_spi_mosi] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { util_ds_buf_0_IOBUF_IO_O } ]
disconnect_bd_net [get_bd_net util_ds_buf_0_IOBUF_IO_O] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {1} \
  CONFIG.PSU__SPI0__PERIPHERAL__IO {EMIO} \
] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
delete_bd_objs [get_bd_nets axi_spi_master_0_spi_csn] [get_bd_nets axi_spi_master_0_spi_clk] [get_bd_nets axi_spi_master_0_spi_mosi] [get_bd_nets util_ds_buf_0_IOBUF_IO_O] [get_bd_nets axi_spi_master_0_spi_sdio_t] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells axi_spi_master_0]
delete_bd_objs [get_bd_nets Net] [get_bd_cells util_ds_buf_0]
delete_bd_objs [get_bd_ports spi_04828_sdio]
create_bd_port -dir O spi_04828_sdio
startgroup
connect_bd_net [get_bd_ports spi_04828_clk] [get_bd_pins zynq_ultra_ps_e_0/emio_spi0_sclk_o]
connect_bd_net [get_bd_ports spi_04828_sdio] [get_bd_pins zynq_ultra_ps_e_0/emio_spi0_sclk_o]
endgroup
disconnect_bd_net /zynq_ultra_ps_e_0_emio_spi0_sclk_o [get_bd_ports spi_04828_sdio]
connect_bd_net [get_bd_ports spi_04828_sdio] [get_bd_pins zynq_ultra_ps_e_0/emio_spi0_m_o]
connect_bd_net [get_bd_ports spi_04828_csn] [get_bd_pins zynq_ultra_ps_e_0/emio_spi0_ss_o_n]
save_bd_design
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_param general.maxtHreads 32
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/share/design_1_wrapper.xsa
regenerate_bd_layout
