# VHDL
A compilation of VHDL code I've written that has been tested on Vivado and used on the Zybo FPGA. 
I will soon be working on an environment decibel reader once cleared to do so by my instructor.
