// Seed: 3433433746
module module_0 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  wire id_4 = id_3;
  module_2(
      id_3, id_3, id_4
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri id_3
);
  assign id_2 = id_1;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_2 = 1;
endmodule
module module_3 (
    input uwire id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input logic id_5
);
  initial begin
    if (1 > 1'b0) begin
      id_1 = 1 << id_4;
    end
    if (id_5 - 1) begin
      id_1 <= id_5;
    end else
      #1 begin
        id_1 <= 1'b0;
      end
  end
  wire id_7;
  module_2(
      id_7, id_7, id_7
  );
endmodule
