// Seed: 2578902745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wand  id_2
);
  tri0 id_4;
  assign id_4 = id_4 - id_2;
  module_0(
      id_4, id_4, id_4, id_4
  );
  assign id_4 = 1;
  wire id_5;
  reg id_6, id_7, id_8, id_9;
  initial begin
    id_1 <= id_7;
    if (1) begin
      id_7 <= 1'b0;
    end else id_8 <= id_6 + 1;
  end
  wire id_10;
  assign id_9 = 1;
endmodule
