"('number', '6.5', 'pipelining', 'selectable', 'stages', 'automatic')","[['number', 'stages', '6.5'], ['number', 'stages', 'pipelining'], ['number', 'stages', 'selectable'], ['number', 'stages', 'automatic'], ['6.5', 'stages', 'pipelining'], ['6.5', 'stages', 'selectable'], ['6.5', 'stages', 'automatic'], ['pipelining', 'stages', 'selectable'], ['pipelining', 'stages', 'automatic'], ['selectable', 'stages', 'automatic']]"
"('vhdl source code', 'vhdl source', 'vhdl')","[['vhdl source code', 'vhdl', 'vhdl source']]"
"('operations', 'based', 'required', 'including')","[['operations', 'including', 'based', 'required']]"
"('summarizes', 'detailed', 'synthesized', 'technical', 'documentation', 'found', '90', 'bit', 'table', 'calculates')","[['summarizes', 'technical', '90', 'synthesized'], ['summarizes', 'technical', 'calculates', 'bit', 'documentation'], ['summarizes', 'technical', '90', 'detailed', 'found'], ['summarizes', 'technical', '90', 'detailed', 'table'], ['synthesized', '90', 'technical', 'calculates', 'bit', 'documentation'], ['synthesized', '90', 'detailed', 'found'], ['synthesized', '90', 'detailed', 'table'], ['documentation', 'bit', 'calculates', 'technical', '90', 'detailed', 'found'], ['documentation', 'bit', 'calculates', 'technical', '90', 'detailed', 'table'], ['found', 'detailed', 'table']]"
"('model', 'negotiated', 'configurations')","[['model', 'configurations', 'negotiated']]"
"('driven', 'valid', 'vectors')","[['valid', 'driven', 'vectors']]"
"('master', 'master control', 'nand2', '144.4')","[['nand2', 'master control', 'master', '144.4']]"
"('key features', 'key')","[['key features', 'key']]"
"('text', 'encrypted', 'netlist', 'plain')","[['text', 'plain', 'encrypted'], ['text', 'plain', 'netlist'], ['encrypted', 'plain', 'netlist']]"
"('fused',)",[['fused']]
"('suites', 'full', 'alignment')","[['suites', 'alignment', 'full']]"
"('full dfp accuracy', 'dfp accuracy')","[['full dfp accuracy', 'dfp accuracy']]"
"('ip core product', 'ip core product data', 'core product data sheet')","[['ip core product data', 'ip core product', 'core product data sheet']]"
"('values', 'standard')","[['values', 'standard']]"
"('deliverable', 'agreement', 'business', 'business model')","[['agreement', 'business model', 'deliverable', 'business']]"
"('test vector', 'conformance')","[['test vector', 'conformance']]"
"('fma core', 'product', 'generation tool', 'vector', 'vector generation', 'decimal fma')","[['fma core', 'product', 'generation tool'], ['fma core', 'product', 'vector'], ['fma core', 'product', 'vector generation'], ['fma core', 'product', 'decimal fma'], ['generation tool', 'product', 'vector'], ['generation tool', 'product', 'vector generation'], ['generation tool', 'product', 'decimal fma'], ['vector', 'product', 'vector generation'], ['vector', 'product', 'decimal fma'], ['vector generation', 'product', 'decimal fma']]"
"('optimized', 'speed', 'either', 'addend', 'versions')","[['optimized', 'speed', 'either'], ['optimized', 'speed', 'addend'], ['optimized', 'speed', 'versions'], ['either', 'speed', 'addend'], ['either', 'speed', 'versions'], ['addend', 'speed', 'versions']]"
"('performance', 'nm', 'tsmc')","[['performance', 'nm', 'tsmc']]"
"('specification', 'hdl', 'core specification')","[['specification', 'core specification', 'hdl']]"
"('available', '155.5', 'clock inef', 'generates', 'clock', 'inexact', 'system', 'delay', 'every', 'clk system', 'cycle', 'clock cycle')","[['available', 'every', 'clock', 'clock inef', 'inexact', '155.5'], ['available', 'every', 'clock', 'clock inef', 'inexact', 'generates'], ['available', 'every', 'clock', 'clock cycle', 'cycle', 'delay'], ['155.5', 'inexact', 'generates'], ['155.5', 'inexact', 'clk system', 'system', 'clock inef', 'clock', 'clock cycle', 'cycle', 'delay'], ['generates', 'inexact', 'clk system', 'system', 'clock inef', 'clock', 'clock cycle', 'cycle', 'delay']]"
"('test', 'input detection', 'adder', 'performs')","[['test', 'adder', 'input detection'], ['test', 'adder', 'performs'], ['input detection', 'adder', 'performs']]"
"('tested', 'rounder', '754-2008', 'format')","[['tested', 'format', 'rounder'], ['tested', 'format', '754-2008'], ['rounder', 'format', '754-2008']]"
"('compact', 'decimal', 'bench', 'detection', 'dpd', 'cycle delay', 'verification', 'decimal interchange format', 'multiplication', 'operation', 'packed decimal', 'parallel', 'packed')","[['bench', 'decimal', 'dpd'], ['bench', 'decimal', 'detection', 'compact', 'verification'], ['bench', 'decimal', 'detection', 'multiplication'], ['bench', 'decimal', 'operation'], ['bench', 'decimal', 'decimal interchange format', 'cycle delay', 'packed', 'packed decimal'], ['bench', 'decimal', 'detection', 'parallel'], ['dpd', 'decimal', 'detection', 'compact', 'verification'], ['dpd', 'decimal', 'detection', 'multiplication'], ['dpd', 'decimal', 'operation'], ['dpd', 'decimal', 'decimal interchange format', 'cycle delay', 'packed', 'packed decimal'], ['dpd', 'decimal', 'detection', 'parallel'], ['verification', 'compact', 'detection', 'multiplication'], ['verification', 'compact', 'detection', 'decimal', 'operation'], ['verification', 'compact', 'detection', 'decimal', 'decimal interchange format', 'cycle delay', 'packed', 'packed decimal'], ['verification', 'compact', 'detection', 'parallel'], ['multiplication', 'detection', 'decimal', 'operation'], ['multiplication', 'detection', 'decimal', 'decimal interchange format', 'cycle delay', 'packed', 'packed decimal'], ['multiplication', 'detection', 'parallel'], ['operation', 'decimal', 'decimal interchange format', 'cycle delay', 'packed', 'packed decimal'], ['operation', 'decimal', 'detection', 'parallel'], ['packed decimal', 'packed', 'cycle delay', 'decimal interchange format', 'decimal', 'detection', 'parallel']]"
"('internal',)",[['internal']]
"('made', 'benches', 'reliable', 'parameterized', 'combined', 'easy', 'flexible', 'architectures', 'size')","[['made', 'flexible', 'reliable', 'benches', 'architectures', 'parameterized'], ['made', 'flexible', 'combined'], ['made', 'flexible', 'easy'], ['made', 'flexible', 'reliable', 'size'], ['parameterized', 'architectures', 'benches', 'reliable', 'flexible', 'combined'], ['parameterized', 'architectures', 'benches', 'reliable', 'flexible', 'easy'], ['parameterized', 'architectures', 'benches', 'reliable', 'size'], ['combined', 'flexible', 'easy'], ['combined', 'flexible', 'reliable', 'size'], ['easy', 'flexible', 'reliable', 'size']]"
"('inef inexact', 'clk')","[['inef inexact', 'clk']]"
"('on-chip', 'dfpa on-chip')","[['on-chip', 'dfpa on-chip']]"
"('implementation support', 'ip core')","[['implementation support', 'ip core']]"
"('compact core', 'core size,', 'comprise', 'deployment')","[['compact core', 'deployment', 'core size,'], ['compact core', 'deployment', 'comprise'], ['core size,', 'deployment', 'comprise']]"
"('features',)",[['features']]
"('applications',)",[['applications']]
"('special', 'comply')","[['special', 'comply']]"
"('rtl', 'comprise arbitrary', 'product verification')","[['comprise arbitrary', 'rtl', 'product verification']]"
"('addition', 'process', 'done', 'inherently')","[['done', 'addition', 'process', 'inherently']]"
"('core', 'constraint', 'generation', 'tool', 'innovative', 'cover', 'efficient', 'arbitrary')","[['innovative', 'tool', 'core', 'generation', 'constraint', 'cover'], ['innovative', 'tool', 'core', 'efficient'], ['innovative', 'tool', 'core', 'arbitrary'], ['cover', 'constraint', 'generation', 'core', 'efficient'], ['cover', 'constraint', 'generation', 'core', 'arbitrary'], ['efficient', 'core', 'arbitrary']]"
"('decfma128', 'm2')","[['decfma128', 'm2']]"
"('c addend', 'c addend sr')","[['c addend', 'c addend sr']]"
"('sr', 'multiplier c', 'multiplicand')","[['sr', 'multiplicand', 'multiplier c']]"
"('implementation', 'ip core implementation', 'core implementation support', 'core implementation')","[['implementation', 'core implementation support', 'core implementation', 'ip core implementation']]"
"('functions', 'unit')","[['functions', 'unit']]"
"('reset en enable', 'reset en enable invf')","[['reset en enable', 'reset en enable invf']]"
"('diagram', 'symbol', 'block diagram', 'block')","[['symbol', 'diagram', 'block diagram', 'block']]"
"('reset', 'exception', 'en', 'invf invalid flag', 'enable', 'rst system reset', 'invalid', 'handler', 'rst system', 'invf', 'rst', 'inexact operation', 'en enable', 'invf invalid', 'reset en', 'rst system reset en')","[['exception', 'invalid', 'en enable', 'en'], ['exception', 'invalid', 'rst system', 'invf', 'invf invalid flag'], ['exception', 'invalid', 'reset en', 'reset', 'enable'], ['exception', 'invalid', 'handler', 'inexact operation'], ['exception', 'invalid', 'invf invalid', 'rst', 'rst system reset', 'rst system reset en'], ['en', 'en enable', 'invalid', 'rst system', 'invf', 'invf invalid flag'], ['en', 'en enable', 'invalid', 'reset en', 'reset', 'enable'], ['en', 'en enable', 'invalid', 'handler', 'inexact operation'], ['en', 'en enable', 'invalid', 'invf invalid', 'rst', 'rst system reset', 'rst system reset en'], ['invf invalid flag', 'invf', 'rst system', 'invalid', 'reset en', 'reset', 'enable'], ['invf invalid flag', 'invf', 'rst system', 'invalid', 'handler', 'inexact operation'], ['invf invalid flag', 'invf', 'rst system', 'invalid', 'invf invalid', 'rst', 'rst system reset', 'rst system reset en'], ['enable', 'reset', 'reset en', 'invalid', 'handler', 'inexact operation'], ['enable', 'reset', 'reset en', 'invalid', 'invf invalid', 'rst', 'rst system reset', 'rst system reset en'], ['inexact operation', 'handler', 'invalid', 'invf invalid', 'rst', 'rst system reset', 'rst system reset en']]"
"('compliance', 'full ieee')","[['compliance', 'full ieee']]"
"('multiplier c addend sr', 'multiplier c addend')","[['multiplier c addend sr', 'multiplier c addend']]"
"('test bench', 'code versions,', 'environments', 'decodes', 'multiplier')","[['code versions,', 'multiplier', 'test bench', 'environments'], ['code versions,', 'multiplier', 'decodes'], ['environments', 'test bench', 'multiplier', 'decodes']]"
"('control', '7.0')","[['control', '7.0']]"
"('full test', 'compliant')","[['full test', 'compliant']]"
"('digit', 'sign')","[['digit', 'sign']]"
"('core product', 'data sheet', 'core product data')","[['data sheet', 'core product', 'core product data']]"
"('ip deliverable',)",[['ip deliverable']]
"('fo4', 'shifted', 'seven', 'modes', 'fpga', 'area', 'rounding', 'operands', 'produce', 'mode', 'rm', 'sign bit,', 'result')","[['fo4', 'area', 'rounding', 'seven'], ['fo4', 'area', 'rounding', 'modes'], ['fo4', 'area', 'produce', 'operands'], ['fo4', 'area', 'rounding', 'mode', 'rm'], ['fo4', 'area', 'produce', 'fpga', 'sign bit,'], ['fo4', 'area', 'rounding', 'mode', 'shifted', 'result'], ['seven', 'rounding', 'modes'], ['seven', 'rounding', 'area', 'produce', 'operands'], ['seven', 'rounding', 'mode', 'rm'], ['seven', 'rounding', 'area', 'produce', 'fpga', 'sign bit,'], ['seven', 'rounding', 'mode', 'shifted', 'result'], ['modes', 'rounding', 'area', 'produce', 'operands'], ['modes', 'rounding', 'mode', 'rm'], ['modes', 'rounding', 'area', 'produce', 'fpga', 'sign bit,'], ['modes', 'rounding', 'mode', 'shifted', 'result'], ['operands', 'produce', 'area', 'rounding', 'mode', 'rm'], ['operands', 'produce', 'fpga', 'sign bit,'], ['operands', 'produce', 'area', 'rounding', 'mode', 'shifted', 'result'], ['rm', 'mode', 'rounding', 'area', 'produce', 'fpga', 'sign bit,'], ['rm', 'mode', 'shifted', 'result'], ['sign bit,', 'fpga', 'produce', 'area', 'rounding', 'mode', 'shifted', 'result']]"
"('precision support', 'output', 'full dfp', 'output formulation', 'accuracy')","[['precision support', 'full dfp', 'output'], ['precision support', 'full dfp', 'output formulation'], ['precision support', 'full dfp', 'accuracy'], ['output', 'full dfp', 'output formulation'], ['output', 'full dfp', 'accuracy'], ['output formulation', 'full dfp', 'accuracy']]"
"('fast', 'verilog test bench')","[['fast', 'verilog test bench']]"
"('coprocessor', 'formulation')","[['coprocessor', 'formulation']]"
"('decimal128', 'design', '34')","[['decimal128', 'design', '34']]"
"('support', 'format support')","[['support', 'format support']]"
"('boards', 'accelerator', 'dfpa accelerator', 'dfpa')","[['boards', 'accelerator', 'dfpa accelerator', 'dfpa']]"
"('flag', 'encodes', 'resultant')","[['flag', 'resultant', 'encodes']]"
"('en enable invf invalid', 'en enable invf')","[['en enable invf invalid', 'en enable invf']]"
"('scripts', 'synthesis')","[['scripts', 'synthesis']]"
"('verilog source', 'verilog', 'verilog source code')","[['verilog source', 'verilog', 'verilog source code']]"
"('clock inef inexact flag', 'clock inef inexact', 'inef', 'clk system clock inef', 'clk system clock')","[['clock inef inexact flag', 'clock inef inexact', 'inef', 'clk system clock', 'clk system clock inef']]"
"('source code:', 'source', 'code', 'source code')","[['source code:', 'source', 'code', 'source code']]"
"('densely', 'encoding')","[['densely', 'encoding']]"
"('infinity', 'nan', 'formulates', '7542008')","[['nan', 'infinity', '7542008', 'formulates']]"
"('multiplication process,', 'addition operation', 'multiplication-addition/subtraction operation,')","[['multiplication process,', 'addition operation', 'multiplication-addition/subtraction operation,']]"
"('op operation',)",[['op operation']]
"('fully',)",[['fully']]
"('units', 'processors', 'next')","[['units', 'processors', 'next']]"
"('decimal fma core', 'fma')","[['decimal fma core', 'fma']]"
"('round', 'fit', 'precision')","[['fit', 'round', 'precision']]"
"('decfma64/128', 'dfp fused multiplyadd units')","[['decfma64/128', 'dfp fused multiplyadd units']]"
"('appropriate', 'flags', 'sets')","[['appropriate', 'flags', 'sets']]"
"('cases', 'verified')","[['cases', 'verified']]"
"('using', 'verilog test', 'within')","[['using', 'within', 'verilog test']]"
"('included', 'items', 'type', 'licensing', 'following')","[['items', 'included', 'licensing'], ['items', 'included', 'type', 'following'], ['licensing', 'included', 'type', 'following']]"
"('depends', 'could')","[['depends', 'could']]"
"('inexact flag', 'significand')","[['inexact flag', 'significand']]"
"('multiplyadd units decfma64/128', 'dfp')","[['multiplyadd units decfma64/128', 'dfp']]"
"('multiplyadd units', 'multiplyadd', 'dfp fused multiplyadd', 'dfp fused')","[['multiplyadd units', 'multiplyadd', 'dfp fused multiplyadd', 'dfp fused']]"
