<chapter display_name="Schematic Design Of Transistor Level NAND &amp; NOR Gate">
  <sequential url_name="5e098248fd2a4c71ab03a90476bae88e"/>
  <sequential url_name="b06143e504d74722b5b328651747fe2a"/>
  <sequential url_name="3a12009a440d4eb9a3813851fb2079ae"/>
  <sequential url_name="3bb631fdbe824c8a90cc06d7865416da"/>
  <sequential url_name="d78477a340f446c68038ef78da0015f3"/>
  <sequential url_name="5b831c1e6390422485224e0a469d8f78"/>
  <sequential url_name="432dd5f052b148b493e1c984052a3563"/>
  <sequential url_name="2fab57aa340245e2bf05199fa15d4435"/>
  <sequential url_name="330922b81d7b4ee485140d08ee93ed88"/>
</chapter>
