axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
clk_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
rst_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_cdc.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_21,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_23,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_data_extract_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_data_extract_0_0/sim/design_1_data_extract_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_dds_signal_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_signal_generator_0_0/sim/design_1_dds_signal_generator_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_digital_trigger_dete_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_digital_trigger_dete_0_0/sim/design_1_digital_trigger_dete_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_key_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_key_debounce_0_0/sim/design_1_key_debounce_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_trigger_controller_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_trigger_controller_0_1/sim/design_1_trigger_controller_0_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_adc_data_acquisition_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_data_acquisition_0_0/sim/design_1_adc_data_acquisition_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a32c/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_blk_mem_gen_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_sin_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sin_0/sim/design_1_sin_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_square_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_square_0/sim/design_1_square_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/simulation/fifo_generator_vlog_beh.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_10,../../../../Zynq7010Oscilloscope.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_selectio_wiz_0_0_selectio_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_selectio_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_ad9434_top_sdr_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ad9434_top_sdr_0_0/sim/design_1_ad9434_top_sdr_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_util_ds_buf_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_5,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/e056/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
