# axi-dual-port-ram-sv
SystemVerilog AXI master/slave example with dual-port RAM and burst transactions
