{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652273137263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652273137263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 15:45:37 2022 " "Processing started: Wed May 11 15:45:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652273137263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652273137263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off custom_trigger -c custom_trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off custom_trigger -c custom_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652273137263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652273137483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "custom_reg.v(34) " "Verilog HDL information at custom_reg.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1652273137507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_reg " "Found entity 1: custom_reg" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_test.v 1 1 " "Found 1 design units, including 1 entities, in source file key_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_test " "Found entity 1: key_test" {  } { { "key_test.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/key_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INV_KEY_1 custom_reg.v(30) " "Verilog HDL Implicit Net warning at custom_reg.v(30): created implicit net for \"INV_KEY_1\"" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INV_KEY_0 custom_reg.v(31) " "Verilog HDL Implicit Net warning at custom_reg.v(31): created implicit net for \"INV_KEY_0\"" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "custom_reg " "Elaborating entity \"custom_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652273137538 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "is_even custom_reg.v(28) " "Verilog HDL warning at custom_reg.v(28): initial value for variable is_even should be constant" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1652273137539 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 custom_reg.v(46) " "Verilog HDL assignment warning at custom_reg.v(46): truncated value with size 32 to match size of target (8)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652273137539 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 custom_reg.v(56) " "Verilog HDL assignment warning at custom_reg.v(56): truncated value with size 32 to match size of target (4)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652273137540 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 custom_reg.v(57) " "Verilog HDL assignment warning at custom_reg.v(57): truncated value with size 32 to match size of target (4)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652273137540 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "custom_reg.v(63) " "Verilog HDL Case Statement warning at custom_reg.v(63): incomplete case statement has no default case item" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1652273137540 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "custom_reg.v(75) " "Verilog HDL Case Statement warning at custom_reg.v(75): incomplete case statement has no default case item" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1652273137540 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 custom_reg.v(34) " "Verilog HDL Always Construct warning at custom_reg.v(34): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652273137541 "|custom_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 custom_reg.v(34) " "Verilog HDL Always Construct warning at custom_reg.v(34): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652273137541 "|custom_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sw_event custom_reg.v(5) " "Output port \"sw_event\" at custom_reg.v(5) has no driver" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1652273137541 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] custom_reg.v(34) " "Inferred latch for \"HEX0\[0\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] custom_reg.v(34) " "Inferred latch for \"HEX0\[1\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] custom_reg.v(34) " "Inferred latch for \"HEX0\[2\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] custom_reg.v(34) " "Inferred latch for \"HEX0\[3\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] custom_reg.v(34) " "Inferred latch for \"HEX0\[4\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] custom_reg.v(34) " "Inferred latch for \"HEX0\[5\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] custom_reg.v(34) " "Inferred latch for \"HEX0\[6\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] custom_reg.v(34) " "Inferred latch for \"HEX1\[0\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] custom_reg.v(34) " "Inferred latch for \"HEX1\[1\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] custom_reg.v(34) " "Inferred latch for \"HEX1\[2\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] custom_reg.v(34) " "Inferred latch for \"HEX1\[3\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] custom_reg.v(34) " "Inferred latch for \"HEX1\[4\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137542 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] custom_reg.v(34) " "Inferred latch for \"HEX1\[5\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137543 "|custom_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] custom_reg.v(34) " "Inferred latch for \"HEX1\[6\]\" at custom_reg.v(34)" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652273137543 "|custom_reg"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "custom_reg.v" "Div0" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "custom_reg.v" "Mod0" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137652 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1652273137652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137681 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652273137681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273137858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652273137858 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1652273137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652273137914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652273137914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138063 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138064 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138064 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138064 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138064 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Cvartus/Projects/Lab4_trigger/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1652273138064 ""}  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1652273138064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sw_event GND " "Pin \"sw_event\" is stuck at GND" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|sw_event"} { "Warning" "WMLS_MLS_STUCK_PIN" "event_sync_reg\[0\] GND " "Pin \"event_sync_reg\[0\]\" is stuck at GND" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|event_sync_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "event_sync_reg\[1\] GND " "Pin \"event_sync_reg\[1\]\" is stuck at GND" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|event_sync_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "event_sync_reg\[2\] GND " "Pin \"event_sync_reg\[2\]\" is stuck at GND" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|event_sync_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "custom_reg.v" "" { Text "E:/Cvartus/Projects/Lab4_trigger/custom_reg.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652273138100 "|custom_reg|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652273138100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Cvartus/Projects/Lab4_trigger/output_files/custom_trigger.map.smsg " "Generated suppressed messages file E:/Cvartus/Projects/Lab4_trigger/output_files/custom_trigger.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652273138163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652273138250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652273138250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652273138276 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652273138276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652273138276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652273138276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652273138289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 15:45:38 2022 " "Processing ended: Wed May 11 15:45:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652273138289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652273138289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652273138289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652273138289 ""}
