git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353886670
git clone --depth 1 --no-tags https://github.com/zmh403/Load_Files_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352925604
git clone --depth 1 --no-tags https://github.com/scqthe/computer_org_and_design_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354139069
git clone --depth 1 --no-tags https://github.com/klabugue/intc_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354426975
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Virtex7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354678919
git clone --depth 1 --no-tags https://github.com/rishabh-c-s/5G_CustomProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352955772
git clone --depth 1 --no-tags https://github.com/salimtirit/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353158468
git clone --depth 1 --no-tags https://github.com/jqyang42/breadboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353570209
git clone --depth 1 --no-tags https://github.com/anhtuhk/fulladder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357265310
git clone --depth 1 --no-tags https://github.com/Nidhogg-lyz/Pipeline-CPU-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359102740
git clone --depth 1 --no-tags https://github.com/api5454/piouiyutytdrgsfd5645.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359461843
git clone --depth 1 --no-tags https://github.com/LuibetMtz/Practice-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359666636
git clone --depth 1 --no-tags https://github.com/lyonthefrog/VHDL-DE10-Plant-Watering-Suggestion-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362692293
git clone --depth 1 --no-tags https://github.com/mattuna15/RetroAxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363349279
git clone --depth 1 --no-tags https://github.com/MagicBossDu/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360209482
git clone --depth 1 --no-tags https://github.com/saravan1/AHB_USB_CDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360275534
git clone --depth 1 --no-tags https://github.com/cGandom/ComplexMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362307488
git clone --depth 1 --no-tags https://github.com/krokofant64/TinyFPGA_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361219497
git clone --depth 1 --no-tags https://github.com/alfred100p/Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361702438
git clone --depth 1 --no-tags https://github.com/Anuraghegde/redesigned-bassoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360888602
git clone --depth 1 --no-tags https://github.com/houchuanhao/Project_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363957868
git clone --depth 1 --no-tags https://github.com/rbride/Verilog-TinyFpga-BX-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356765046
git clone --depth 1 --no-tags https://github.com/ayushimi/NexysStarship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356755391
git clone --depth 1 --no-tags https://github.com/zac0630/Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359367663
git clone --depth 1 --no-tags https://github.com/18520591/Single_cycle_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359393582
git clone --depth 1 --no-tags https://github.com/fdarling/fpga-gray-code-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358231349
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/cache_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357412143
git clone --depth 1 --no-tags https://github.com/standanley/magic_analog_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356548238
git clone --depth 1 --no-tags https://github.com/Optimissedit/CECS-341-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359910461
git clone --depth 1 --no-tags https://github.com/BlazedEngima/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361371497
git clone --depth 1 --no-tags https://github.com/MNaufaldi/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359037814
git clone --depth 1 --no-tags https://github.com/MA717/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362131704
git clone --depth 1 --no-tags https://github.com/harshreddyP/genus_sigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357905453
git clone --depth 1 --no-tags https://github.com/schlae/graphics-gremlin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367424771
git clone --depth 1 --no-tags https://github.com/eminfedar/fedar-f1-rv64im.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364403964
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365439563
git clone --depth 1 --no-tags https://github.com/rj45/rj32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371843749
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369765988
git clone --depth 1 --no-tags https://github.com/aignacio/mpsoc_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370462770
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_uriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366142849
git clone --depth 1 --no-tags https://github.com/asicsforthemasses/LunaPnR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368834334
git clone --depth 1 --no-tags https://github.com/gatecat/hrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369518328
git clone --depth 1 --no-tags https://github.com/no2fpga/no2muacm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371459125
git clone --depth 1 --no-tags https://github.com/furrtek/Arcade-TMNT_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367232143
git clone --depth 1 --no-tags https://github.com/embedded-explorer/Open-Source-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371085563
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_axi_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366155826
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371936715
git clone --depth 1 --no-tags https://github.com/LIV2/GottaGoFastRAM2000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367017984
git clone --depth 1 --no-tags https://github.com/yang-le/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364444884
git clone --depth 1 --no-tags https://github.com/PS-FPGA/ps-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366158493
git clone --depth 1 --no-tags https://github.com/mballance/clusterv-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371197251
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/Delta-Sigma-Modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367655460
git clone --depth 1 --no-tags https://github.com/esden/icekeeb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368398095
git clone --depth 1 --no-tags https://github.com/Opatusos/SNES_TST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371286127
git clone --depth 1 --no-tags https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368773591
git clone --depth 1 --no-tags https://github.com/zianglei/LittleChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368723556
git clone --depth 1 --no-tags https://github.com/techvinodreddy/UART-IP-CORE16550A-Verification-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374022732
git clone --depth 1 --no-tags https://github.com/andrewattwood/fuserisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373096457
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/NTRU_NTT_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373504304
git clone --depth 1 --no-tags https://github.com/splinedrive/fpga_rtc_alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367445775
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/Floating-Point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368072228
git clone --depth 1 --no-tags https://github.com/splinedrive/i2c_oled_fpga_bresenham.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367847743
git clone --depth 1 --no-tags https://github.com/hsiehong/tpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364927675
git clone --depth 1 --no-tags https://github.com/Ni-ChiTing/IC_contest_cell_based_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372298382
git clone --depth 1 --no-tags https://github.com/edwindj/rvee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372418525
git clone --depth 1 --no-tags https://github.com/kbeckmann/wrapped_gfxdemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365208499
git clone --depth 1 --no-tags https://github.com/xolod79/MC1201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374443626
git clone --depth 1 --no-tags https://github.com/kuopinghsu/biriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369193407
git clone --depth 1 --no-tags https://github.com/acoimbramendes/uart_RTL_to_GDSII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371532694
git clone --depth 1 --no-tags https://github.com/nmk456/fpga-sdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372584876
git clone --depth 1 --no-tags https://github.com/vsdip/rvmyth_avsdpll_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369418216
git clone --depth 1 --no-tags https://github.com/icgrp/rosetta_vitis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368006186
git clone --depth 1 --no-tags https://github.com/gatecat/mistral-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366502997
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/Tomasulo-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367277632
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368088154
git clone --depth 1 --no-tags https://github.com/ayaadelhassan/DCNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367887524
git clone --depth 1 --no-tags https://github.com/MiskaMoska/Multi-NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365179410
git clone --depth 1 --no-tags https://github.com/lingbai-kong/MIPS54-multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364221109
git clone --depth 1 --no-tags https://github.com/MarkMLl/tang_nano_as_shipped.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365005407
git clone --depth 1 --no-tags https://github.com/Cameltr/WHU-CPUwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367689116
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/Parallel-Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372507517
git clone --depth 1 --no-tags https://github.com/eda-rs/netlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367538502
git clone --depth 1 --no-tags https://github.com/suisuisi/oldcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364553572
git clone --depth 1 --no-tags https://github.com/fontamsoc/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370870188
git clone --depth 1 --no-tags https://github.com/mindstation/DE2_115_Genesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365498825
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/16-bit-DADDA-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367346753
git clone --depth 1 --no-tags https://github.com/Waxpple/Sparse_cnn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372110427
git clone --depth 1 --no-tags https://github.com/mfkiwl/ad936x_lvds_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364801865
git clone --depth 1 --no-tags https://github.com/sks9691901/32bit-Floating-Point-ALU-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364308847
git clone --depth 1 --no-tags https://github.com/prajwal1999/4x4-Swittch---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367812581
git clone --depth 1 --no-tags https://github.com/ElectronAsh/Sega32_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374159517
git clone --depth 1 --no-tags https://github.com/KashifInayat/CPAF-Gemmini-ML-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372005356
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/Caravel_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369418435
git clone --depth 1 --no-tags https://github.com/LewisChLiu/Tsinghua-MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368085092
git clone --depth 1 --no-tags https://github.com/Adrofier/HDLBits-Verilog-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369250227
git clone --depth 1 --no-tags https://github.com/fluctlight001/April_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371210623
git clone --depth 1 --no-tags https://github.com/Anthon1e/8B-10B-Encoder-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364495010
git clone --depth 1 --no-tags https://github.com/schang412/verilog-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369959718
git clone --depth 1 --no-tags https://github.com/null-a/ice40-breakout-pcb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369776605
