// Seed: 3460790236
module module_0 #(
    parameter id_5 = 32'd78
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire _id_5;
  wire [~  id_5 : -1] id_6;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3
);
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  assign modCall_1.id_5 = 0;
  assign id_0 = id_7;
endmodule
module module_2;
  logic id_1;
endmodule
module module_3 (
    input  uwire id_0,
    input  tri0  id_1,
    output wire  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri0  id_8
);
  assign id_3 = -1'b0;
  module_2 modCall_1 ();
endmodule
