verilog xil_defaultlib "C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/synth/timing/mips_tb_time_synth.v"
verilog xil_defaultlib  "C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/mips_tb.v"
