arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	3.59	vpr	61.01 MiB		-1	-1	0.11	16896	1	0.63	-1	-1	29740	-1	-1	3	9	0	-1	success	v8.0.0-10974-gd2d425477	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-08-16T01:29:20	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	62476	9	8	75	70	1	37	20	5	5	25	clb	auto	22.4 MiB	0.47	82	533	165	363	5	61.0 MiB	0.01	0.00	2.68643	-29.137	-2.68643	2.68643	0.02	0.000188348	0.000174205	0.00474572	0.0044363	26	182	18	151211	75605.7	37105.9	1484.24	0.15	0.0423228	0.0352957	1908	5841	-1	155	11	111	124	5133	2870	2.88739	2.88739	-34.0156	-2.88739	0	0	45067.1	1802.68	0.00	0.01	0.01	-1	-1	0.00	0.00698364	0.00619778	14	18	-1	-1	-1	-1	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	6.04	vpr	62.27 MiB		-1	-1	0.19	17208	1	0.64	-1	-1	30124	-1	-1	9	19	0	-1	success	v8.0.0-10974-gd2d425477	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-08-16T01:29:20	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63760	19	18	308	249	1	147	46	6	6	36	clb	auto	23.8 MiB	2.01	502	2916	768	2087	61	62.3 MiB	0.05	0.00	4.80297	-98.0082	-4.80297	4.80297	0.05	0.000629548	0.000584294	0.0259583	0.0242455	48	1077	40	403230	226817	104013.	2889.24	0.79	0.275306	0.234615	3910	18599	-1	770	17	746	1059	42320	17076	4.66916	4.66916	-105.494	-4.66916	0	0	131137.	3642.71	0.01	0.04	0.02	-1	-1	0.01	0.026422	0.0235947	63	83	-1	-1	-1	-1	
