// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fir_fir_Pipeline_TDL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        shift_reg_0_address0,
        shift_reg_0_ce0,
        shift_reg_0_q0,
        shift_reg_0_address1,
        shift_reg_0_ce1,
        shift_reg_0_we1,
        shift_reg_0_d1,
        shift_reg_8_address0,
        shift_reg_8_ce0,
        shift_reg_8_q0,
        shift_reg_8_address1,
        shift_reg_8_ce1,
        shift_reg_8_we1,
        shift_reg_8_d1,
        shift_reg_1_address0,
        shift_reg_1_ce0,
        shift_reg_1_q0,
        shift_reg_1_address1,
        shift_reg_1_ce1,
        shift_reg_1_we1,
        shift_reg_1_d1,
        shift_reg_2_address0,
        shift_reg_2_ce0,
        shift_reg_2_q0,
        shift_reg_2_address1,
        shift_reg_2_ce1,
        shift_reg_2_we1,
        shift_reg_2_d1,
        shift_reg_3_address0,
        shift_reg_3_ce0,
        shift_reg_3_q0,
        shift_reg_3_address1,
        shift_reg_3_ce1,
        shift_reg_3_we1,
        shift_reg_3_d1,
        shift_reg_4_address0,
        shift_reg_4_ce0,
        shift_reg_4_q0,
        shift_reg_4_address1,
        shift_reg_4_ce1,
        shift_reg_4_we1,
        shift_reg_4_d1,
        shift_reg_5_address0,
        shift_reg_5_ce0,
        shift_reg_5_q0,
        shift_reg_5_address1,
        shift_reg_5_ce1,
        shift_reg_5_we1,
        shift_reg_5_d1,
        shift_reg_6_address0,
        shift_reg_6_ce0,
        shift_reg_6_q0,
        shift_reg_6_address1,
        shift_reg_6_ce1,
        shift_reg_6_we1,
        shift_reg_6_d1,
        shift_reg_7_address0,
        shift_reg_7_ce0,
        shift_reg_7_q0,
        shift_reg_7_address1,
        shift_reg_7_ce1,
        shift_reg_7_we1,
        shift_reg_7_d1,
        grp_fu_309_p_din0,
        grp_fu_309_p_din1,
        grp_fu_309_p_dout0,
        grp_fu_309_p_ce,
        grp_fu_313_p_din0,
        grp_fu_313_p_din1,
        grp_fu_313_p_dout0,
        grp_fu_313_p_ce,
        grp_fu_317_p_din0,
        grp_fu_317_p_din1,
        grp_fu_317_p_dout0,
        grp_fu_317_p_ce,
        grp_fu_321_p_din0,
        grp_fu_321_p_din1,
        grp_fu_321_p_dout0,
        grp_fu_321_p_ce,
        grp_fu_325_p_din0,
        grp_fu_325_p_din1,
        grp_fu_325_p_dout0,
        grp_fu_325_p_ce,
        grp_fu_329_p_din0,
        grp_fu_329_p_din1,
        grp_fu_329_p_dout0,
        grp_fu_329_p_ce,
        grp_fu_333_p_din0,
        grp_fu_333_p_din1,
        grp_fu_333_p_dout0,
        grp_fu_333_p_ce,
        grp_fu_337_p_din0,
        grp_fu_337_p_din1,
        grp_fu_337_p_dout0,
        grp_fu_337_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] shift_reg_0_address0;
output   shift_reg_0_ce0;
input  [31:0] shift_reg_0_q0;
output  [3:0] shift_reg_0_address1;
output   shift_reg_0_ce1;
output   shift_reg_0_we1;
output  [31:0] shift_reg_0_d1;
output  [3:0] shift_reg_8_address0;
output   shift_reg_8_ce0;
input  [31:0] shift_reg_8_q0;
output  [3:0] shift_reg_8_address1;
output   shift_reg_8_ce1;
output   shift_reg_8_we1;
output  [31:0] shift_reg_8_d1;
output  [3:0] shift_reg_1_address0;
output   shift_reg_1_ce0;
input  [31:0] shift_reg_1_q0;
output  [3:0] shift_reg_1_address1;
output   shift_reg_1_ce1;
output   shift_reg_1_we1;
output  [31:0] shift_reg_1_d1;
output  [3:0] shift_reg_2_address0;
output   shift_reg_2_ce0;
input  [31:0] shift_reg_2_q0;
output  [3:0] shift_reg_2_address1;
output   shift_reg_2_ce1;
output   shift_reg_2_we1;
output  [31:0] shift_reg_2_d1;
output  [3:0] shift_reg_3_address0;
output   shift_reg_3_ce0;
input  [31:0] shift_reg_3_q0;
output  [3:0] shift_reg_3_address1;
output   shift_reg_3_ce1;
output   shift_reg_3_we1;
output  [31:0] shift_reg_3_d1;
output  [3:0] shift_reg_4_address0;
output   shift_reg_4_ce0;
input  [31:0] shift_reg_4_q0;
output  [3:0] shift_reg_4_address1;
output   shift_reg_4_ce1;
output   shift_reg_4_we1;
output  [31:0] shift_reg_4_d1;
output  [3:0] shift_reg_5_address0;
output   shift_reg_5_ce0;
input  [31:0] shift_reg_5_q0;
output  [3:0] shift_reg_5_address1;
output   shift_reg_5_ce1;
output   shift_reg_5_we1;
output  [31:0] shift_reg_5_d1;
output  [3:0] shift_reg_6_address0;
output   shift_reg_6_ce0;
input  [31:0] shift_reg_6_q0;
output  [3:0] shift_reg_6_address1;
output   shift_reg_6_ce1;
output   shift_reg_6_we1;
output  [31:0] shift_reg_6_d1;
output  [3:0] shift_reg_7_address0;
output   shift_reg_7_ce0;
input  [31:0] shift_reg_7_q0;
output  [3:0] shift_reg_7_address1;
output   shift_reg_7_ce1;
output   shift_reg_7_we1;
output  [31:0] shift_reg_7_d1;
output  [32:0] grp_fu_309_p_din0;
output  [34:0] grp_fu_309_p_din1;
input  [66:0] grp_fu_309_p_dout0;
output   grp_fu_309_p_ce;
output  [32:0] grp_fu_313_p_din0;
output  [34:0] grp_fu_313_p_din1;
input  [66:0] grp_fu_313_p_dout0;
output   grp_fu_313_p_ce;
output  [32:0] grp_fu_317_p_din0;
output  [34:0] grp_fu_317_p_din1;
input  [66:0] grp_fu_317_p_dout0;
output   grp_fu_317_p_ce;
output  [32:0] grp_fu_321_p_din0;
output  [34:0] grp_fu_321_p_din1;
input  [66:0] grp_fu_321_p_dout0;
output   grp_fu_321_p_ce;
output  [32:0] grp_fu_325_p_din0;
output  [34:0] grp_fu_325_p_din1;
input  [66:0] grp_fu_325_p_dout0;
output   grp_fu_325_p_ce;
output  [32:0] grp_fu_329_p_din0;
output  [34:0] grp_fu_329_p_din1;
input  [66:0] grp_fu_329_p_dout0;
output   grp_fu_329_p_ce;
output  [32:0] grp_fu_333_p_din0;
output  [34:0] grp_fu_333_p_din1;
input  [66:0] grp_fu_333_p_dout0;
output   grp_fu_333_p_ce;
output  [32:0] grp_fu_337_p_din0;
output  [34:0] grp_fu_337_p_din1;
input  [66:0] grp_fu_337_p_dout0;
output   grp_fu_337_p_ce;

reg ap_idle;
reg[3:0] shift_reg_0_address0;
reg shift_reg_0_ce0;
reg[3:0] shift_reg_0_address1;
reg shift_reg_0_ce1;
reg shift_reg_0_we1;
reg[31:0] shift_reg_0_d1;
reg[3:0] shift_reg_8_address0;
reg shift_reg_8_ce0;
reg[3:0] shift_reg_8_address1;
reg shift_reg_8_ce1;
reg shift_reg_8_we1;
reg[31:0] shift_reg_8_d1;
reg[3:0] shift_reg_1_address0;
reg shift_reg_1_ce0;
reg[3:0] shift_reg_1_address1;
reg shift_reg_1_ce1;
reg shift_reg_1_we1;
reg[31:0] shift_reg_1_d1;
reg[3:0] shift_reg_2_address0;
reg shift_reg_2_ce0;
reg[3:0] shift_reg_2_address1;
reg shift_reg_2_ce1;
reg shift_reg_2_we1;
reg[31:0] shift_reg_2_d1;
reg[3:0] shift_reg_3_address0;
reg shift_reg_3_ce0;
reg[3:0] shift_reg_3_address1;
reg shift_reg_3_ce1;
reg shift_reg_3_we1;
reg[31:0] shift_reg_3_d1;
reg[3:0] shift_reg_4_address0;
reg shift_reg_4_ce0;
reg[3:0] shift_reg_4_address1;
reg shift_reg_4_ce1;
reg shift_reg_4_we1;
reg[31:0] shift_reg_4_d1;
reg[3:0] shift_reg_5_address0;
reg shift_reg_5_ce0;
reg[3:0] shift_reg_5_address1;
reg shift_reg_5_ce1;
reg shift_reg_5_we1;
reg[31:0] shift_reg_5_d1;
reg[3:0] shift_reg_6_address0;
reg shift_reg_6_ce0;
reg[3:0] shift_reg_6_address1;
reg shift_reg_6_ce1;
reg shift_reg_6_we1;
reg[31:0] shift_reg_6_d1;
reg[3:0] shift_reg_7_address0;
reg shift_reg_7_ce0;
reg[3:0] shift_reg_7_address1;
reg shift_reg_7_ce1;
reg shift_reg_7_we1;
reg[31:0] shift_reg_7_d1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state32_pp0_stage15_iter1;
wire    ap_block_state48_pp0_stage15_iter2;
wire    ap_block_pp0_stage15_subdone;
reg   [0:0] icmp_ln1065_7_reg_3156;
reg   [0:0] icmp_ln1065_6_reg_3139;
reg   [0:0] icmp_ln1065_5_reg_3122;
reg   [0:0] icmp_ln1065_4_reg_3105;
reg   [0:0] icmp_ln1065_3_reg_3088;
reg   [0:0] icmp_ln1065_2_reg_3071;
reg   [0:0] icmp_ln1065_1_reg_3054;
reg   [0:0] icmp_ln1065_reg_3037;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] i_V_0_load_reg_3024;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state33_pp0_stage0_iter2;
wire    ap_block_state49_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [6:0] i_V_0_load_reg_3024_pp0_iter1_reg;
reg   [6:0] i_V_0_load_reg_3024_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_fu_1386_p2;
reg   [0:0] icmp_ln1065_reg_3037_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_3037_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_3037_pp0_iter3_reg;
wire  signed [32:0] sext_ln30_fu_1402_p1;
reg  signed [32:0] sext_ln30_reg_3041;
reg  signed [32:0] sext_ln30_reg_3041_pp0_iter1_reg;
wire   [6:0] add_ln871_fu_1412_p2;
reg   [6:0] add_ln871_reg_3047;
reg   [6:0] add_ln871_reg_3047_pp0_iter1_reg;
reg   [6:0] add_ln871_reg_3047_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_1_fu_1418_p2;
reg   [0:0] icmp_ln1065_1_reg_3054_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_1_reg_3054_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_1_reg_3054_pp0_iter3_reg;
wire  signed [32:0] sext_ln30_1_fu_1433_p1;
reg  signed [32:0] sext_ln30_1_reg_3058;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state34_pp0_stage1_iter2;
wire    ap_block_state50_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg  signed [32:0] sext_ln30_1_reg_3058_pp0_iter1_reg;
wire   [6:0] add_ln871_1_fu_1443_p2;
reg   [6:0] add_ln871_1_reg_3064;
reg   [6:0] add_ln871_1_reg_3064_pp0_iter1_reg;
reg   [6:0] add_ln871_1_reg_3064_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_2_fu_1448_p2;
reg   [0:0] icmp_ln1065_2_reg_3071_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_2_reg_3071_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_2_reg_3071_pp0_iter3_reg;
wire  signed [32:0] sext_ln30_2_fu_1463_p1;
reg  signed [32:0] sext_ln30_2_reg_3075;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state35_pp0_stage2_iter2;
wire    ap_block_state51_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg  signed [32:0] sext_ln30_2_reg_3075_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_2_reg_3075_pp0_iter2_reg;
wire   [6:0] add_ln871_2_fu_1473_p2;
reg   [6:0] add_ln871_2_reg_3081;
reg   [6:0] add_ln871_2_reg_3081_pp0_iter1_reg;
reg   [6:0] add_ln871_2_reg_3081_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_3_fu_1478_p2;
reg   [0:0] icmp_ln1065_3_reg_3088_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_3_reg_3088_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_3_reg_3088_pp0_iter3_reg;
wire  signed [32:0] sext_ln30_3_fu_1493_p1;
reg  signed [32:0] sext_ln30_3_reg_3092;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state36_pp0_stage3_iter2;
wire    ap_block_state52_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
reg  signed [32:0] sext_ln30_3_reg_3092_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_3_reg_3092_pp0_iter2_reg;
wire   [6:0] add_ln871_3_fu_1503_p2;
reg   [6:0] add_ln871_3_reg_3098;
reg   [6:0] add_ln871_3_reg_3098_pp0_iter1_reg;
reg   [6:0] add_ln871_3_reg_3098_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_4_fu_1508_p2;
reg   [0:0] icmp_ln1065_4_reg_3105_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_4_reg_3105_pp0_iter2_reg;
wire  signed [32:0] sext_ln30_4_fu_1523_p1;
reg  signed [32:0] sext_ln30_4_reg_3109;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state37_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg  signed [32:0] sext_ln30_4_reg_3109_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_4_reg_3109_pp0_iter2_reg;
wire   [6:0] add_ln871_4_fu_1533_p2;
reg   [6:0] add_ln871_4_reg_3115;
reg   [6:0] add_ln871_4_reg_3115_pp0_iter1_reg;
reg   [6:0] add_ln871_4_reg_3115_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_5_fu_1538_p2;
reg   [0:0] icmp_ln1065_5_reg_3122_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_5_reg_3122_pp0_iter2_reg;
wire  signed [32:0] sext_ln30_5_fu_1553_p1;
reg  signed [32:0] sext_ln30_5_reg_3126;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state38_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg  signed [32:0] sext_ln30_5_reg_3126_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_5_reg_3126_pp0_iter2_reg;
wire   [6:0] add_ln871_5_fu_1563_p2;
reg   [6:0] add_ln871_5_reg_3132;
reg   [6:0] add_ln871_5_reg_3132_pp0_iter1_reg;
reg   [6:0] add_ln871_5_reg_3132_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_6_fu_1568_p2;
reg   [0:0] icmp_ln1065_6_reg_3139_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_6_reg_3139_pp0_iter2_reg;
wire  signed [32:0] sext_ln30_6_fu_1583_p1;
reg  signed [32:0] sext_ln30_6_reg_3143;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state39_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
reg  signed [32:0] sext_ln30_6_reg_3143_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_6_reg_3143_pp0_iter2_reg;
wire   [6:0] add_ln871_6_fu_1593_p2;
reg   [6:0] add_ln871_6_reg_3149;
reg   [6:0] add_ln871_6_reg_3149_pp0_iter1_reg;
reg   [6:0] add_ln871_6_reg_3149_pp0_iter2_reg;
wire   [0:0] icmp_ln1065_7_fu_1598_p2;
reg   [0:0] icmp_ln1065_7_reg_3156_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_7_reg_3156_pp0_iter2_reg;
wire  signed [32:0] sext_ln30_7_fu_1623_p1;
reg  signed [32:0] sext_ln30_7_reg_3160;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state40_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg  signed [32:0] sext_ln30_7_reg_3160_pp0_iter1_reg;
reg  signed [32:0] sext_ln30_7_reg_3160_pp0_iter2_reg;
wire   [3:0] trunc_ln30_1_fu_1673_p1;
reg   [3:0] trunc_ln30_1_reg_3166;
reg   [3:0] trunc_ln30_1_reg_3166_pp0_iter2_reg;
wire   [3:0] trunc_ln30_3_fu_1677_p1;
reg   [3:0] trunc_ln30_3_reg_3170;
reg   [3:0] trunc_ln30_3_reg_3170_pp0_iter2_reg;
wire   [3:0] trunc_ln30_5_fu_1681_p1;
reg   [3:0] trunc_ln30_5_reg_3174;
reg   [3:0] trunc_ln30_5_reg_3174_pp0_iter2_reg;
wire   [3:0] trunc_ln30_7_fu_1685_p1;
reg   [3:0] trunc_ln30_7_reg_3178;
reg   [3:0] trunc_ln30_7_reg_3178_pp0_iter2_reg;
wire   [3:0] trunc_ln30_9_fu_1689_p1;
reg   [3:0] trunc_ln30_9_reg_3182;
reg   [3:0] trunc_ln30_9_reg_3182_pp0_iter2_reg;
wire   [3:0] trunc_ln30_11_fu_1693_p1;
reg   [3:0] trunc_ln30_11_reg_3186;
reg   [3:0] trunc_ln30_11_reg_3186_pp0_iter2_reg;
wire   [3:0] trunc_ln30_13_fu_1697_p1;
reg   [3:0] trunc_ln30_13_reg_3190;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state41_pp0_stage8_iter2;
wire    ap_block_pp0_stage8_11001;
reg   [3:0] trunc_ln30_13_reg_3190_pp0_iter2_reg;
wire   [3:0] trunc_ln30_15_fu_1701_p1;
reg   [3:0] trunc_ln30_15_reg_3194;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state42_pp0_stage9_iter2;
wire    ap_block_pp0_stage9_11001;
reg   [3:0] trunc_ln30_15_reg_3194_pp0_iter2_reg;
wire   [66:0] zext_ln30_16_fu_1705_p1;
reg   [29:0] tmp_reg_3203;
wire   [66:0] zext_ln30_18_fu_1724_p1;
reg   [3:0] tmp_1_reg_3213;
reg   [29:0] tmp_2_reg_3218;
wire   [66:0] zext_ln30_20_fu_1762_p1;
wire   [3:0] trunc_ln30_fu_1771_p1;
reg   [3:0] trunc_ln30_reg_3228;
reg   [3:0] tmp_3_reg_3277;
reg   [29:0] tmp_4_reg_3282;
wire   [3:0] grp_fu_1437_p2;
reg   [3:0] urem_ln30_2_reg_3287;
wire   [66:0] zext_ln30_22_fu_1828_p1;
wire   [3:0] trunc_ln30_2_fu_1837_p1;
reg   [3:0] trunc_ln30_2_reg_3297;
wire   [0:0] icmp_ln30_fu_1852_p2;
reg   [0:0] icmp_ln30_reg_3352;
wire   [0:0] icmp_ln30_1_fu_1858_p2;
reg   [0:0] icmp_ln30_1_reg_3357;
wire   [3:0] grp_fu_1467_p2;
reg   [3:0] urem_ln30_4_reg_3362;
reg   [3:0] tmp_5_reg_3367;
reg   [29:0] tmp_6_reg_3372;
wire   [3:0] grp_fu_1497_p2;
reg   [3:0] urem_ln30_6_reg_3377;
wire   [66:0] zext_ln30_24_fu_2006_p1;
wire   [3:0] trunc_ln30_4_fu_2015_p1;
reg   [3:0] trunc_ln30_4_reg_3387;
wire   [0:0] icmp_ln30_8_fu_2030_p2;
reg   [0:0] icmp_ln30_8_reg_3442;
wire   [0:0] icmp_ln30_9_fu_2036_p2;
reg   [0:0] icmp_ln30_9_reg_3447;
reg   [3:0] tmp_7_reg_3452;
wire   [3:0] grp_fu_1527_p2;
reg   [3:0] urem_ln30_8_reg_3457;
reg   [29:0] tmp_8_reg_3462;
wire   [3:0] grp_fu_1557_p2;
reg   [3:0] urem_ln30_10_reg_3467;
wire   [66:0] zext_ln30_26_fu_2184_p1;
wire   [3:0] trunc_ln30_6_fu_2193_p1;
reg   [3:0] trunc_ln30_6_reg_3477;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state43_pp0_stage10_iter2;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] icmp_ln30_16_fu_2208_p2;
reg   [0:0] icmp_ln30_16_reg_3532;
wire   [0:0] icmp_ln30_17_fu_2214_p2;
reg   [0:0] icmp_ln30_17_reg_3537;
reg   [3:0] tmp_9_reg_3542;
reg   [29:0] tmp_10_reg_3547;
wire   [3:0] grp_fu_1587_p2;
reg   [3:0] urem_ln30_12_reg_3552;
wire   [66:0] zext_ln30_28_fu_2362_p1;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state44_pp0_stage11_iter2;
wire    ap_block_pp0_stage11_11001;
wire   [3:0] grp_fu_1627_p2;
reg   [3:0] urem_ln30_14_reg_3562;
wire   [3:0] trunc_ln30_8_fu_2371_p1;
reg   [3:0] trunc_ln30_8_reg_3567;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state45_pp0_stage12_iter2;
wire    ap_block_pp0_stage12_11001;
wire   [0:0] icmp_ln30_24_fu_2386_p2;
reg   [0:0] icmp_ln30_24_reg_3622;
wire   [0:0] icmp_ln30_25_fu_2392_p2;
reg   [0:0] icmp_ln30_25_reg_3627;
reg   [3:0] tmp_11_reg_3632;
reg   [29:0] tmp_12_reg_3637;
wire   [66:0] zext_ln30_30_fu_2540_p1;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state46_pp0_stage13_iter2;
wire    ap_block_pp0_stage13_11001;
wire   [3:0] trunc_ln30_10_fu_2549_p1;
reg   [3:0] trunc_ln30_10_reg_3647;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state47_pp0_stage14_iter2;
wire    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln30_32_fu_2564_p2;
reg   [0:0] icmp_ln30_32_reg_3702;
wire   [0:0] icmp_ln30_33_fu_2570_p2;
reg   [0:0] icmp_ln30_33_reg_3707;
reg   [3:0] tmp_13_reg_3712;
reg   [29:0] tmp_14_reg_3717;
reg   [3:0] tmp_15_reg_3722;
wire    ap_block_pp0_stage15_11001;
wire   [3:0] trunc_ln30_12_fu_2737_p1;
reg   [3:0] trunc_ln30_12_reg_3727;
wire   [0:0] icmp_ln30_40_fu_2752_p2;
reg   [0:0] icmp_ln30_40_reg_3782;
wire   [0:0] icmp_ln30_41_fu_2758_p2;
reg   [0:0] icmp_ln30_41_reg_3787;
wire   [3:0] trunc_ln30_14_fu_2877_p1;
reg   [3:0] trunc_ln30_14_reg_3792;
wire   [0:0] icmp_ln30_48_fu_2892_p2;
reg   [0:0] icmp_ln30_48_reg_3847;
wire   [0:0] icmp_ln30_49_fu_2898_p2;
reg   [0:0] icmp_ln30_49_reg_3852;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter3_stage1;
reg    ap_idle_pp0_0to2;
wire    ap_block_pp0_stage3_subdone;
reg   [31:0] ap_phi_mux_phi_ln30_phi_fu_1340_p18;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln30_reg_1337;
wire   [63:0] zext_ln30_fu_1775_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln30_1_fu_1816_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln30_2_fu_1840_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln30_3_fu_1994_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln30_4_fu_2018_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln30_5_fu_2172_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln30_6_fu_2196_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln30_7_fu_2350_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln30_8_fu_2374_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln30_9_fu_2528_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln30_10_fu_2552_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln30_11_fu_2706_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln30_12_fu_2740_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln30_13_fu_2865_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln30_14_fu_2880_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln30_15_fu_3005_p1;
wire    ap_block_pp0_stage3;
reg   [6:0] i_V_0_fu_100;
wire   [6:0] add_ln871_7_fu_1604_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_V_0_load;
wire   [31:0] select_ln30_7_fu_1977_p3;
wire   [31:0] select_ln30_15_fu_2155_p3;
wire   [31:0] select_ln30_23_fu_2333_p3;
wire   [31:0] select_ln30_31_fu_2511_p3;
wire   [31:0] select_ln30_39_fu_2689_p3;
wire   [31:0] select_ln30_47_fu_2848_p3;
wire   [31:0] select_ln30_55_fu_2988_p3;
wire   [7:0] zext_ln1526_fu_1392_p1;
wire   [7:0] add_ln1526_fu_1396_p2;
wire  signed [32:0] grp_fu_1406_p0;
wire   [4:0] grp_fu_1406_p1;
wire   [7:0] zext_ln1526_1_fu_1424_p1;
wire   [7:0] add_ln1526_1_fu_1427_p2;
wire  signed [32:0] grp_fu_1437_p0;
wire   [4:0] grp_fu_1437_p1;
wire   [7:0] zext_ln1526_2_fu_1454_p1;
wire   [7:0] add_ln1526_2_fu_1457_p2;
wire  signed [32:0] grp_fu_1467_p0;
wire   [4:0] grp_fu_1467_p1;
wire   [7:0] zext_ln1526_3_fu_1484_p1;
wire   [7:0] add_ln1526_3_fu_1487_p2;
wire  signed [32:0] grp_fu_1497_p0;
wire   [4:0] grp_fu_1497_p1;
wire   [7:0] zext_ln1526_4_fu_1514_p1;
wire   [7:0] add_ln1526_4_fu_1517_p2;
wire  signed [32:0] grp_fu_1527_p0;
wire   [4:0] grp_fu_1527_p1;
wire   [7:0] zext_ln1526_5_fu_1544_p1;
wire   [7:0] add_ln1526_5_fu_1547_p2;
wire  signed [32:0] grp_fu_1557_p0;
wire   [4:0] grp_fu_1557_p1;
wire   [7:0] zext_ln1526_6_fu_1574_p1;
wire   [7:0] add_ln1526_6_fu_1577_p2;
wire  signed [32:0] grp_fu_1587_p0;
wire   [4:0] grp_fu_1587_p1;
wire   [7:0] zext_ln1526_7_fu_1614_p1;
wire   [7:0] add_ln1526_7_fu_1617_p2;
wire  signed [32:0] grp_fu_1627_p0;
wire   [4:0] grp_fu_1627_p1;
wire   [4:0] grp_fu_1633_p1;
wire   [4:0] grp_fu_1638_p1;
wire   [4:0] grp_fu_1643_p1;
wire   [4:0] grp_fu_1648_p1;
wire   [4:0] grp_fu_1653_p1;
wire   [4:0] grp_fu_1658_p1;
wire   [4:0] grp_fu_1663_p1;
wire   [4:0] grp_fu_1668_p1;
wire   [3:0] grp_fu_1633_p2;
wire   [3:0] grp_fu_1638_p2;
wire   [3:0] grp_fu_1643_p2;
wire   [3:0] grp_fu_1648_p2;
wire   [3:0] grp_fu_1653_p2;
wire   [3:0] grp_fu_1658_p2;
wire   [3:0] grp_fu_1663_p2;
wire   [3:0] grp_fu_1668_p2;
wire   [6:0] mul_ln30_1_fu_1736_p0;
wire   [8:0] mul_ln30_1_fu_1736_p1;
wire   [14:0] mul_ln30_1_fu_1736_p2;
wire   [3:0] grp_fu_1406_p2;
wire   [6:0] mul_ln30_3_fu_1790_p0;
wire   [8:0] mul_ln30_3_fu_1790_p1;
wire   [14:0] mul_ln30_3_fu_1790_p2;
wire   [6:0] mul_ln30_5_fu_1867_p0;
wire   [8:0] mul_ln30_5_fu_1867_p1;
wire   [14:0] mul_ln30_5_fu_1867_p2;
wire   [31:0] select_ln30_fu_1893_p3;
wire   [0:0] icmp_ln30_2_fu_1907_p2;
wire   [31:0] select_ln30_1_fu_1900_p3;
wire   [0:0] icmp_ln30_3_fu_1920_p2;
wire   [31:0] select_ln30_2_fu_1912_p3;
wire   [0:0] icmp_ln30_4_fu_1933_p2;
wire   [31:0] select_ln30_3_fu_1925_p3;
wire   [0:0] icmp_ln30_5_fu_1946_p2;
wire   [31:0] select_ln30_4_fu_1938_p3;
wire   [0:0] icmp_ln30_6_fu_1959_p2;
wire   [31:0] select_ln30_5_fu_1951_p3;
wire   [0:0] icmp_ln30_7_fu_1972_p2;
wire   [31:0] select_ln30_6_fu_1964_p3;
wire   [6:0] mul_ln30_7_fu_2045_p0;
wire   [8:0] mul_ln30_7_fu_2045_p1;
wire   [14:0] mul_ln30_7_fu_2045_p2;
wire   [31:0] select_ln30_8_fu_2071_p3;
wire   [0:0] icmp_ln30_10_fu_2085_p2;
wire   [31:0] select_ln30_9_fu_2078_p3;
wire   [0:0] icmp_ln30_11_fu_2098_p2;
wire   [31:0] select_ln30_10_fu_2090_p3;
wire   [0:0] icmp_ln30_12_fu_2111_p2;
wire   [31:0] select_ln30_11_fu_2103_p3;
wire   [0:0] icmp_ln30_13_fu_2124_p2;
wire   [31:0] select_ln30_12_fu_2116_p3;
wire   [0:0] icmp_ln30_14_fu_2137_p2;
wire   [31:0] select_ln30_13_fu_2129_p3;
wire   [0:0] icmp_ln30_15_fu_2150_p2;
wire   [31:0] select_ln30_14_fu_2142_p3;
wire   [6:0] mul_ln30_9_fu_2223_p0;
wire   [8:0] mul_ln30_9_fu_2223_p1;
wire   [14:0] mul_ln30_9_fu_2223_p2;
wire   [31:0] select_ln30_16_fu_2249_p3;
wire   [0:0] icmp_ln30_18_fu_2263_p2;
wire   [31:0] select_ln30_17_fu_2256_p3;
wire   [0:0] icmp_ln30_19_fu_2276_p2;
wire   [31:0] select_ln30_18_fu_2268_p3;
wire   [0:0] icmp_ln30_20_fu_2289_p2;
wire   [31:0] select_ln30_19_fu_2281_p3;
wire   [0:0] icmp_ln30_21_fu_2302_p2;
wire   [31:0] select_ln30_20_fu_2294_p3;
wire   [0:0] icmp_ln30_22_fu_2315_p2;
wire   [31:0] select_ln30_21_fu_2307_p3;
wire   [0:0] icmp_ln30_23_fu_2328_p2;
wire   [31:0] select_ln30_22_fu_2320_p3;
wire   [6:0] mul_ln30_11_fu_2401_p0;
wire   [8:0] mul_ln30_11_fu_2401_p1;
wire   [14:0] mul_ln30_11_fu_2401_p2;
wire   [31:0] select_ln30_24_fu_2427_p3;
wire   [0:0] icmp_ln30_26_fu_2441_p2;
wire   [31:0] select_ln30_25_fu_2434_p3;
wire   [0:0] icmp_ln30_27_fu_2454_p2;
wire   [31:0] select_ln30_26_fu_2446_p3;
wire   [0:0] icmp_ln30_28_fu_2467_p2;
wire   [31:0] select_ln30_27_fu_2459_p3;
wire   [0:0] icmp_ln30_29_fu_2480_p2;
wire   [31:0] select_ln30_28_fu_2472_p3;
wire   [0:0] icmp_ln30_30_fu_2493_p2;
wire   [31:0] select_ln30_29_fu_2485_p3;
wire   [0:0] icmp_ln30_31_fu_2506_p2;
wire   [31:0] select_ln30_30_fu_2498_p3;
wire   [6:0] mul_ln30_13_fu_2579_p0;
wire   [8:0] mul_ln30_13_fu_2579_p1;
wire   [14:0] mul_ln30_13_fu_2579_p2;
wire   [31:0] select_ln30_32_fu_2605_p3;
wire   [0:0] icmp_ln30_34_fu_2619_p2;
wire   [31:0] select_ln30_33_fu_2612_p3;
wire   [0:0] icmp_ln30_35_fu_2632_p2;
wire   [31:0] select_ln30_34_fu_2624_p3;
wire   [0:0] icmp_ln30_36_fu_2645_p2;
wire   [31:0] select_ln30_35_fu_2637_p3;
wire   [0:0] icmp_ln30_37_fu_2658_p2;
wire   [31:0] select_ln30_36_fu_2650_p3;
wire   [0:0] icmp_ln30_38_fu_2671_p2;
wire   [31:0] select_ln30_37_fu_2663_p3;
wire   [0:0] icmp_ln30_39_fu_2684_p2;
wire   [31:0] select_ln30_38_fu_2676_p3;
wire   [6:0] mul_ln30_15_fu_2721_p0;
wire   [8:0] mul_ln30_15_fu_2721_p1;
wire   [14:0] mul_ln30_15_fu_2721_p2;
wire   [31:0] select_ln30_40_fu_2764_p3;
wire   [0:0] icmp_ln30_42_fu_2778_p2;
wire   [31:0] select_ln30_41_fu_2771_p3;
wire   [0:0] icmp_ln30_43_fu_2791_p2;
wire   [31:0] select_ln30_42_fu_2783_p3;
wire   [0:0] icmp_ln30_44_fu_2804_p2;
wire   [31:0] select_ln30_43_fu_2796_p3;
wire   [0:0] icmp_ln30_45_fu_2817_p2;
wire   [31:0] select_ln30_44_fu_2809_p3;
wire   [0:0] icmp_ln30_46_fu_2830_p2;
wire   [31:0] select_ln30_45_fu_2822_p3;
wire   [0:0] icmp_ln30_47_fu_2843_p2;
wire   [31:0] select_ln30_46_fu_2835_p3;
wire   [31:0] select_ln30_48_fu_2904_p3;
wire   [0:0] icmp_ln30_50_fu_2918_p2;
wire   [31:0] select_ln30_49_fu_2911_p3;
wire   [0:0] icmp_ln30_51_fu_2931_p2;
wire   [31:0] select_ln30_50_fu_2923_p3;
wire   [0:0] icmp_ln30_52_fu_2944_p2;
wire   [31:0] select_ln30_51_fu_2936_p3;
wire   [0:0] icmp_ln30_53_fu_2957_p2;
wire   [31:0] select_ln30_52_fu_2949_p3;
wire   [0:0] icmp_ln30_54_fu_2970_p2;
wire   [31:0] select_ln30_53_fu_2962_p3;
wire   [0:0] icmp_ln30_55_fu_2983_p2;
wire   [31:0] select_ln30_54_fu_2975_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] mul_ln30_11_fu_2401_p00;
wire   [14:0] mul_ln30_13_fu_2579_p00;
wire   [14:0] mul_ln30_15_fu_2721_p00;
wire   [14:0] mul_ln30_1_fu_1736_p00;
wire   [14:0] mul_ln30_3_fu_1790_p00;
wire   [14:0] mul_ln30_5_fu_1867_p00;
wire   [14:0] mul_ln30_7_fu_2045_p00;
wire   [14:0] mul_ln30_9_fu_2223_p00;
reg    ap_condition_2779;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .din1(grp_fu_1406_p1),
    .ce(1'b1),
    .dout(grp_fu_1406_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1437_p0),
    .din1(grp_fu_1437_p1),
    .ce(1'b1),
    .dout(grp_fu_1437_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1467_p0),
    .din1(grp_fu_1467_p1),
    .ce(1'b1),
    .dout(grp_fu_1467_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1497_p0),
    .din1(grp_fu_1497_p1),
    .ce(1'b1),
    .dout(grp_fu_1497_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1527_p0),
    .din1(grp_fu_1527_p1),
    .ce(1'b1),
    .dout(grp_fu_1527_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1557_p0),
    .din1(grp_fu_1557_p1),
    .ce(1'b1),
    .dout(grp_fu_1557_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1587_p0),
    .din1(grp_fu_1587_p1),
    .ce(1'b1),
    .dout(grp_fu_1587_p2)
);

fir_urem_33s_5ns_4_37_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_33s_5ns_4_37_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1627_p0),
    .din1(grp_fu_1627_p1),
    .ce(1'b1),
    .dout(grp_fu_1627_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_V_0_load_reg_3024),
    .din1(grp_fu_1633_p1),
    .ce(1'b1),
    .dout(grp_fu_1633_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_reg_3047),
    .din1(grp_fu_1638_p1),
    .ce(1'b1),
    .dout(grp_fu_1638_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_1_reg_3064),
    .din1(grp_fu_1643_p1),
    .ce(1'b1),
    .dout(grp_fu_1643_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_2_reg_3081),
    .din1(grp_fu_1648_p1),
    .ce(1'b1),
    .dout(grp_fu_1648_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_3_reg_3098),
    .din1(grp_fu_1653_p1),
    .ce(1'b1),
    .dout(grp_fu_1653_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_4_reg_3115),
    .din1(grp_fu_1658_p1),
    .ce(1'b1),
    .dout(grp_fu_1658_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_5_reg_3132),
    .din1(grp_fu_1663_p1),
    .ce(1'b1),
    .dout(grp_fu_1663_p2)
);

fir_urem_7ns_5ns_4_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
urem_7ns_5ns_4_11_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln871_6_reg_3149),
    .din1(grp_fu_1668_p1),
    .ce(1'b1),
    .dout(grp_fu_1668_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U19(
    .din0(mul_ln30_1_fu_1736_p0),
    .din1(mul_ln30_1_fu_1736_p1),
    .dout(mul_ln30_1_fu_1736_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U21(
    .din0(mul_ln30_3_fu_1790_p0),
    .din1(mul_ln30_3_fu_1790_p1),
    .dout(mul_ln30_3_fu_1790_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U23(
    .din0(mul_ln30_5_fu_1867_p0),
    .din1(mul_ln30_5_fu_1867_p1),
    .dout(mul_ln30_5_fu_1867_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U25(
    .din0(mul_ln30_7_fu_2045_p0),
    .din1(mul_ln30_7_fu_2045_p1),
    .dout(mul_ln30_7_fu_2045_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U27(
    .din0(mul_ln30_9_fu_2223_p0),
    .din1(mul_ln30_9_fu_2223_p1),
    .dout(mul_ln30_9_fu_2223_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U29(
    .din0(mul_ln30_11_fu_2401_p0),
    .din1(mul_ln30_11_fu_2401_p1),
    .dout(mul_ln30_11_fu_2401_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U31(
    .din0(mul_ln30_13_fu_2579_p0),
    .din1(mul_ln30_13_fu_2579_p1),
    .dout(mul_ln30_13_fu_2579_p2)
);

fir_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U32(
    .din0(mul_ln30_15_fu_2721_p0),
    .din1(mul_ln30_15_fu_2721_p1),
    .dout(mul_ln30_15_fu_2721_p2)
);

fir_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage1)))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage1)))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_V_0_fu_100 <= 7'd127;
    end else if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (icmp_ln1065_4_reg_3105 == 1'd0) & (icmp_ln1065_5_reg_3122 == 1'd0) & (icmp_ln1065_6_reg_3139 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1065_7_fu_1598_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        i_V_0_fu_100 <= add_ln871_7_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln871_1_reg_3064 <= add_ln871_1_fu_1443_p2;
        icmp_ln1065_2_reg_3071 <= icmp_ln1065_2_fu_1448_p2;
        sext_ln30_1_reg_3058 <= sext_ln30_1_fu_1433_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln871_1_reg_3064_pp0_iter1_reg <= add_ln871_1_reg_3064;
        add_ln871_1_reg_3064_pp0_iter2_reg <= add_ln871_1_reg_3064_pp0_iter1_reg;
        icmp_ln1065_2_reg_3071_pp0_iter1_reg <= icmp_ln1065_2_reg_3071;
        icmp_ln1065_2_reg_3071_pp0_iter2_reg <= icmp_ln1065_2_reg_3071_pp0_iter1_reg;
        icmp_ln1065_2_reg_3071_pp0_iter3_reg <= icmp_ln1065_2_reg_3071_pp0_iter2_reg;
        sext_ln30_1_reg_3058_pp0_iter1_reg <= sext_ln30_1_reg_3058;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln871_2_reg_3081 <= add_ln871_2_fu_1473_p2;
        icmp_ln1065_3_reg_3088 <= icmp_ln1065_3_fu_1478_p2;
        sext_ln30_2_reg_3075 <= sext_ln30_2_fu_1463_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln871_2_reg_3081_pp0_iter1_reg <= add_ln871_2_reg_3081;
        add_ln871_2_reg_3081_pp0_iter2_reg <= add_ln871_2_reg_3081_pp0_iter1_reg;
        icmp_ln1065_3_reg_3088_pp0_iter1_reg <= icmp_ln1065_3_reg_3088;
        icmp_ln1065_3_reg_3088_pp0_iter2_reg <= icmp_ln1065_3_reg_3088_pp0_iter1_reg;
        icmp_ln1065_3_reg_3088_pp0_iter3_reg <= icmp_ln1065_3_reg_3088_pp0_iter2_reg;
        sext_ln30_2_reg_3075_pp0_iter1_reg <= sext_ln30_2_reg_3075;
        sext_ln30_2_reg_3075_pp0_iter2_reg <= sext_ln30_2_reg_3075_pp0_iter1_reg;
        trunc_ln30_1_reg_3166_pp0_iter2_reg <= trunc_ln30_1_reg_3166;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln871_3_reg_3098 <= add_ln871_3_fu_1503_p2;
        icmp_ln1065_4_reg_3105 <= icmp_ln1065_4_fu_1508_p2;
        sext_ln30_3_reg_3092 <= sext_ln30_3_fu_1493_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln871_3_reg_3098_pp0_iter1_reg <= add_ln871_3_reg_3098;
        add_ln871_3_reg_3098_pp0_iter2_reg <= add_ln871_3_reg_3098_pp0_iter1_reg;
        icmp_ln1065_4_reg_3105_pp0_iter1_reg <= icmp_ln1065_4_reg_3105;
        icmp_ln1065_4_reg_3105_pp0_iter2_reg <= icmp_ln1065_4_reg_3105_pp0_iter1_reg;
        sext_ln30_3_reg_3092_pp0_iter1_reg <= sext_ln30_3_reg_3092;
        sext_ln30_3_reg_3092_pp0_iter2_reg <= sext_ln30_3_reg_3092_pp0_iter1_reg;
        trunc_ln30_3_reg_3170_pp0_iter2_reg <= trunc_ln30_3_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (icmp_ln1065_4_reg_3105 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln871_4_reg_3115 <= add_ln871_4_fu_1533_p2;
        icmp_ln1065_5_reg_3122 <= icmp_ln1065_5_fu_1538_p2;
        sext_ln30_4_reg_3109 <= sext_ln30_4_fu_1523_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln871_4_reg_3115_pp0_iter1_reg <= add_ln871_4_reg_3115;
        add_ln871_4_reg_3115_pp0_iter2_reg <= add_ln871_4_reg_3115_pp0_iter1_reg;
        icmp_ln1065_5_reg_3122_pp0_iter1_reg <= icmp_ln1065_5_reg_3122;
        icmp_ln1065_5_reg_3122_pp0_iter2_reg <= icmp_ln1065_5_reg_3122_pp0_iter1_reg;
        sext_ln30_4_reg_3109_pp0_iter1_reg <= sext_ln30_4_reg_3109;
        sext_ln30_4_reg_3109_pp0_iter2_reg <= sext_ln30_4_reg_3109_pp0_iter1_reg;
        trunc_ln30_5_reg_3174_pp0_iter2_reg <= trunc_ln30_5_reg_3174;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (icmp_ln1065_4_reg_3105 == 1'd0) & (icmp_ln1065_5_reg_3122 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln871_5_reg_3132 <= add_ln871_5_fu_1563_p2;
        icmp_ln1065_6_reg_3139 <= icmp_ln1065_6_fu_1568_p2;
        sext_ln30_5_reg_3126 <= sext_ln30_5_fu_1553_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln871_5_reg_3132_pp0_iter1_reg <= add_ln871_5_reg_3132;
        add_ln871_5_reg_3132_pp0_iter2_reg <= add_ln871_5_reg_3132_pp0_iter1_reg;
        icmp_ln1065_6_reg_3139_pp0_iter1_reg <= icmp_ln1065_6_reg_3139;
        icmp_ln1065_6_reg_3139_pp0_iter2_reg <= icmp_ln1065_6_reg_3139_pp0_iter1_reg;
        sext_ln30_5_reg_3126_pp0_iter1_reg <= sext_ln30_5_reg_3126;
        sext_ln30_5_reg_3126_pp0_iter2_reg <= sext_ln30_5_reg_3126_pp0_iter1_reg;
        trunc_ln30_7_reg_3178_pp0_iter2_reg <= trunc_ln30_7_reg_3178;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (icmp_ln1065_4_reg_3105 == 1'd0) & (icmp_ln1065_5_reg_3122 == 1'd0) & (icmp_ln1065_6_reg_3139 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln871_6_reg_3149 <= add_ln871_6_fu_1593_p2;
        icmp_ln1065_7_reg_3156 <= icmp_ln1065_7_fu_1598_p2;
        sext_ln30_6_reg_3143 <= sext_ln30_6_fu_1583_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln871_6_reg_3149_pp0_iter1_reg <= add_ln871_6_reg_3149;
        add_ln871_6_reg_3149_pp0_iter2_reg <= add_ln871_6_reg_3149_pp0_iter1_reg;
        icmp_ln1065_7_reg_3156_pp0_iter1_reg <= icmp_ln1065_7_reg_3156;
        icmp_ln1065_7_reg_3156_pp0_iter2_reg <= icmp_ln1065_7_reg_3156_pp0_iter1_reg;
        sext_ln30_6_reg_3143_pp0_iter1_reg <= sext_ln30_6_reg_3143;
        sext_ln30_6_reg_3143_pp0_iter2_reg <= sext_ln30_6_reg_3143_pp0_iter1_reg;
        trunc_ln30_9_reg_3182_pp0_iter2_reg <= trunc_ln30_9_reg_3182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1065_fu_1386_p2 == 1'd0))) begin
        add_ln871_reg_3047 <= add_ln871_fu_1412_p2;
        icmp_ln1065_1_reg_3054 <= icmp_ln1065_1_fu_1418_p2;
        sext_ln30_reg_3041 <= sext_ln30_fu_1402_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln871_reg_3047_pp0_iter1_reg <= add_ln871_reg_3047;
        add_ln871_reg_3047_pp0_iter2_reg <= add_ln871_reg_3047_pp0_iter1_reg;
        i_V_0_load_reg_3024 <= ap_sig_allocacmp_i_V_0_load;
        i_V_0_load_reg_3024_pp0_iter1_reg <= i_V_0_load_reg_3024;
        i_V_0_load_reg_3024_pp0_iter2_reg <= i_V_0_load_reg_3024_pp0_iter1_reg;
        icmp_ln1065_1_reg_3054_pp0_iter1_reg <= icmp_ln1065_1_reg_3054;
        icmp_ln1065_1_reg_3054_pp0_iter2_reg <= icmp_ln1065_1_reg_3054_pp0_iter1_reg;
        icmp_ln1065_1_reg_3054_pp0_iter3_reg <= icmp_ln1065_1_reg_3054_pp0_iter2_reg;
        icmp_ln1065_reg_3037 <= icmp_ln1065_fu_1386_p2;
        icmp_ln1065_reg_3037_pp0_iter1_reg <= icmp_ln1065_reg_3037;
        icmp_ln1065_reg_3037_pp0_iter2_reg <= icmp_ln1065_reg_3037_pp0_iter1_reg;
        icmp_ln1065_reg_3037_pp0_iter3_reg <= icmp_ln1065_reg_3037_pp0_iter2_reg;
        sext_ln30_reg_3041_pp0_iter1_reg <= sext_ln30_reg_3041;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln30_16_reg_3532 <= icmp_ln30_16_fu_2208_p2;
        icmp_ln30_17_reg_3537 <= icmp_ln30_17_fu_2214_p2;
        trunc_ln30_6_reg_3477 <= trunc_ln30_6_fu_2193_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln30_1_reg_3357 <= icmp_ln30_1_fu_1858_p2;
        icmp_ln30_reg_3352 <= icmp_ln30_fu_1852_p2;
        trunc_ln30_2_reg_3297 <= trunc_ln30_2_fu_1837_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        icmp_ln30_24_reg_3622 <= icmp_ln30_24_fu_2386_p2;
        icmp_ln30_25_reg_3627 <= icmp_ln30_25_fu_2392_p2;
        trunc_ln30_8_reg_3567 <= trunc_ln30_8_fu_2371_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        icmp_ln30_32_reg_3702 <= icmp_ln30_32_fu_2564_p2;
        icmp_ln30_33_reg_3707 <= icmp_ln30_33_fu_2570_p2;
        trunc_ln30_10_reg_3647 <= trunc_ln30_10_fu_2549_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln30_40_reg_3782 <= icmp_ln30_40_fu_2752_p2;
        icmp_ln30_41_reg_3787 <= icmp_ln30_41_fu_2758_p2;
        trunc_ln30_12_reg_3727 <= trunc_ln30_12_fu_2737_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln30_48_reg_3847 <= icmp_ln30_48_fu_2892_p2;
        icmp_ln30_49_reg_3852 <= icmp_ln30_49_fu_2898_p2;
        trunc_ln30_14_reg_3792 <= trunc_ln30_14_fu_2877_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln30_8_reg_3442 <= icmp_ln30_8_fu_2030_p2;
        icmp_ln30_9_reg_3447 <= icmp_ln30_9_fu_2036_p2;
        trunc_ln30_4_reg_3387 <= trunc_ln30_4_fu_2015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_reg_3037 == 1'd0) & (icmp_ln1065_1_reg_3054 == 1'd0) & (icmp_ln1065_2_reg_3071 == 1'd0) & (icmp_ln1065_3_reg_3088 == 1'd0) & (icmp_ln1065_4_reg_3105 == 1'd0) & (icmp_ln1065_5_reg_3122 == 1'd0) & (icmp_ln1065_6_reg_3139 == 1'd0) & (icmp_ln1065_7_reg_3156 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln30_7_reg_3160 <= sext_ln30_7_fu_1623_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln30_7_reg_3160_pp0_iter1_reg <= sext_ln30_7_reg_3160;
        sext_ln30_7_reg_3160_pp0_iter2_reg <= sext_ln30_7_reg_3160_pp0_iter1_reg;
        trunc_ln30_11_reg_3186_pp0_iter2_reg <= trunc_ln30_11_reg_3186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_10_reg_3547 <= {{grp_fu_329_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_11_reg_3632 <= {{mul_ln30_11_fu_2401_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_12_reg_3637 <= {{grp_fu_333_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_13_reg_3712 <= {{mul_ln30_13_fu_2579_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_14_reg_3717 <= {{grp_fu_337_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_15_reg_3722 <= {{mul_ln30_15_fu_2721_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_1_reg_3213 <= {{mul_ln30_1_fu_1736_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_2_reg_3218 <= {{grp_fu_313_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_3_reg_3277 <= {{mul_ln30_3_fu_1790_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_4_reg_3282 <= {{grp_fu_317_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_5_reg_3367 <= {{mul_ln30_5_fu_1867_p2[14:11]}};
        urem_ln30_4_reg_3362 <= grp_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_reg_3372 <= {{grp_fu_321_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_7_reg_3452 <= {{mul_ln30_7_fu_2045_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_8_reg_3462 <= {{grp_fu_325_p_dout0[66:37]}};
        urem_ln30_8_reg_3457 <= grp_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_9_reg_3542 <= {{mul_ln30_9_fu_2223_p2[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_reg_3203 <= {{grp_fu_309_p_dout0[66:37]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1065_5_reg_3122_pp0_iter1_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter1_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter1_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        trunc_ln30_11_reg_3186 <= trunc_ln30_11_fu_1693_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln1065_6_reg_3139_pp0_iter1_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter1_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter1_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter1_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        trunc_ln30_13_reg_3190 <= trunc_ln30_13_fu_1697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        trunc_ln30_13_reg_3190_pp0_iter2_reg <= trunc_ln30_13_reg_3190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln1065_7_reg_3156_pp0_iter1_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter1_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter1_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter1_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter1_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        trunc_ln30_15_reg_3194 <= trunc_ln30_15_fu_1701_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        trunc_ln30_15_reg_3194_pp0_iter2_reg <= trunc_ln30_15_reg_3194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln30_1_reg_3166 <= trunc_ln30_1_fu_1673_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln30_3_reg_3170 <= trunc_ln30_3_fu_1677_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln30_5_reg_3174 <= trunc_ln30_5_fu_1681_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1065_3_reg_3088_pp0_iter1_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln30_7_reg_3178 <= trunc_ln30_7_fu_1685_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1065_4_reg_3105_pp0_iter1_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter1_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter1_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter1_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln30_9_reg_3182 <= trunc_ln30_9_fu_1689_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln30_reg_3228 <= trunc_ln30_fu_1771_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        urem_ln30_10_reg_3467 <= grp_fu_1557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        urem_ln30_12_reg_3552 <= grp_fu_1587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        urem_ln30_14_reg_3562 <= grp_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        urem_ln30_2_reg_3287 <= grp_fu_1437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        urem_ln30_6_reg_3377 <= grp_fu_1497_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & ((icmp_ln1065_reg_3037 == 1'd1) | ((icmp_ln1065_1_reg_3054 == 1'd1) | ((icmp_ln1065_2_reg_3071 == 1'd1) | ((icmp_ln1065_3_reg_3088 == 1'd1) | ((icmp_ln1065_4_reg_3105 == 1'd1) | ((icmp_ln1065_5_reg_3122 == 1'd1) | ((icmp_ln1065_6_reg_3139 == 1'd1) | (icmp_ln1065_7_reg_3156 == 1'd1)))))))))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd1) | ((icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd1) | ((icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd1) | ((icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd1) | ((icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd1) | ((icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd1) | ((icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd1) | (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd1)))))))))) begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_2779)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_8_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd7)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_7_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd6)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_6_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd5)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_5_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd4)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_4_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd3)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_3_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd2)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_2_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd1)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_1_q0;
        end else if ((trunc_ln30_reg_3228 == 4'd0)) begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = shift_reg_0_q0;
        end else begin
            ap_phi_mux_phi_ln30_phi_fu_1340_p18 = ap_phi_reg_pp0_iter2_phi_ln30_reg_1337;
        end
    end else begin
        ap_phi_mux_phi_ln30_phi_fu_1340_p18 = ap_phi_reg_pp0_iter2_phi_ln30_reg_1337;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_V_0_load = 7'd127;
    end else begin
        ap_sig_allocacmp_i_V_0_load = i_V_0_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_0_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_0_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_0_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_0_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_0_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_0_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_0_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_0_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_0_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_0_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_0_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_0_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_0_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_0_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_0_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_0_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_0_ce0 = 1'b1;
    end else begin
        shift_reg_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_0_ce1 = 1'b1;
    end else begin
        shift_reg_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_0_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_0_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_0_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_0_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_0_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_0_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_0_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_0_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_0_we1 = 1'b1;
    end else begin
        shift_reg_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_1_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_1_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_1_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_1_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_1_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_1_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_1_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_1_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_1_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_1_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_1_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_1_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_1_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_1_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_1_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_1_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_1_ce0 = 1'b1;
    end else begin
        shift_reg_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_1_ce1 = 1'b1;
    end else begin
        shift_reg_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_1_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_1_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_1_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_1_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_1_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_1_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_1_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_1_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_1_we1 = 1'b1;
    end else begin
        shift_reg_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_2_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_2_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_2_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_2_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_2_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_2_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_2_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_2_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_2_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_2_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_2_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_2_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_2_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_2_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_2_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_2_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_2_ce0 = 1'b1;
    end else begin
        shift_reg_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_2_ce1 = 1'b1;
    end else begin
        shift_reg_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_2_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_2_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_2_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_2_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_2_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_2_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_2_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_2_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_2_we1 = 1'b1;
    end else begin
        shift_reg_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_3_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_3_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_3_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_3_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_3_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_3_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_3_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_3_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_3_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_3_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_3_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_3_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_3_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_3_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_3_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_3_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_3_ce0 = 1'b1;
    end else begin
        shift_reg_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_3_ce1 = 1'b1;
    end else begin
        shift_reg_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_3_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_3_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_3_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_3_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_3_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_3_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_3_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_3_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_3_we1 = 1'b1;
    end else begin
        shift_reg_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_4_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_4_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_4_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_4_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_4_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_4_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_4_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_4_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_4_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_4_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_4_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_4_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_4_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_4_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_4_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_4_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_4_ce0 = 1'b1;
    end else begin
        shift_reg_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_4_ce1 = 1'b1;
    end else begin
        shift_reg_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_4_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_4_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_4_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_4_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_4_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_4_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_4_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_4_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_4_we1 = 1'b1;
    end else begin
        shift_reg_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_5_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_5_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_5_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_5_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_5_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_5_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_5_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_5_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_5_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_5_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_5_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_5_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_5_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_5_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_5_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_5_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_5_ce0 = 1'b1;
    end else begin
        shift_reg_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_5_ce1 = 1'b1;
    end else begin
        shift_reg_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_5_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_5_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_5_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_5_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_5_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_5_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_5_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_5_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_5_we1 = 1'b1;
    end else begin
        shift_reg_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_6_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_6_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_6_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_6_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_6_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_6_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_6_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_6_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_6_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_6_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_6_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_6_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_6_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_6_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_6_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_6_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_6_ce0 = 1'b1;
    end else begin
        shift_reg_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_6_ce1 = 1'b1;
    end else begin
        shift_reg_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_6_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_6_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_6_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_6_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_6_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_6_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_6_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_6_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_6_we1 = 1'b1;
    end else begin
        shift_reg_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_7_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_7_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_7_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_7_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_7_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_7_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_7_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_7_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_7_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_7_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_7_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_7_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_7_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_7_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_7_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_7_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_7_ce0 = 1'b1;
    end else begin
        shift_reg_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_7_ce1 = 1'b1;
    end else begin
        shift_reg_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_7_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_7_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_7_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_7_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_7_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_7_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_7_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_7_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_7_we1 = 1'b1;
    end else begin
        shift_reg_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shift_reg_8_address0 = zext_ln30_14_fu_2880_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_reg_8_address0 = zext_ln30_12_fu_2740_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        shift_reg_8_address0 = zext_ln30_10_fu_2552_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        shift_reg_8_address0 = zext_ln30_8_fu_2374_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        shift_reg_8_address0 = zext_ln30_6_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        shift_reg_8_address0 = zext_ln30_4_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        shift_reg_8_address0 = zext_ln30_2_fu_1840_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shift_reg_8_address0 = zext_ln30_fu_1775_p1;
    end else begin
        shift_reg_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_8_address1 = zext_ln30_15_fu_3005_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_8_address1 = zext_ln30_13_fu_2865_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_8_address1 = zext_ln30_11_fu_2706_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_8_address1 = zext_ln30_9_fu_2528_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_8_address1 = zext_ln30_7_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_8_address1 = zext_ln30_5_fu_2172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_8_address1 = zext_ln30_3_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_8_address1 = zext_ln30_1_fu_1816_p1;
    end else begin
        shift_reg_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_reg_8_ce0 = 1'b1;
    end else begin
        shift_reg_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        shift_reg_8_ce1 = 1'b1;
    end else begin
        shift_reg_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shift_reg_8_d1 = select_ln30_55_fu_2988_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        shift_reg_8_d1 = select_ln30_47_fu_2848_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        shift_reg_8_d1 = select_ln30_39_fu_2689_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        shift_reg_8_d1 = select_ln30_31_fu_2511_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        shift_reg_8_d1 = select_ln30_23_fu_2333_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        shift_reg_8_d1 = select_ln30_15_fu_2155_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shift_reg_8_d1 = select_ln30_7_fu_1977_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shift_reg_8_d1 = ap_phi_mux_phi_ln30_phi_fu_1340_p18;
    end else begin
        shift_reg_8_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_15_reg_3194_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_7_reg_3156_pp0_iter2_reg == 1'd0) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter3_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter3_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_13_reg_3190_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1065_6_reg_3139_pp0_iter2_reg == 1'd0) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter3_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_11_reg_3186_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_5_reg_3122_pp0_iter2_reg == 1'd0) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | (~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_9_reg_3182_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_4_reg_3105_pp0_iter2_reg == 1'd0) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | (~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_7_reg_3178_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_3_reg_3088_pp0_iter2_reg == 1'd0) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | (~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_5_reg_3174_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_2_reg_3071_pp0_iter2_reg == 1'd0) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | (~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_3_reg_3170_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_1_reg_3054_pp0_iter2_reg == 1'd0) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd0) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd1) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd2) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd3) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd4) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd5) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd6) & ~(trunc_ln30_1_reg_3166_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1065_reg_3037_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        shift_reg_8_we1 = 1'b1;
    end else begin
        shift_reg_8_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1526_1_fu_1427_p2 = ($signed(zext_ln1526_1_fu_1424_p1) + $signed(8'd255));

assign add_ln1526_2_fu_1457_p2 = ($signed(zext_ln1526_2_fu_1454_p1) + $signed(8'd255));

assign add_ln1526_3_fu_1487_p2 = ($signed(zext_ln1526_3_fu_1484_p1) + $signed(8'd255));

assign add_ln1526_4_fu_1517_p2 = ($signed(zext_ln1526_4_fu_1514_p1) + $signed(8'd255));

assign add_ln1526_5_fu_1547_p2 = ($signed(zext_ln1526_5_fu_1544_p1) + $signed(8'd255));

assign add_ln1526_6_fu_1577_p2 = ($signed(zext_ln1526_6_fu_1574_p1) + $signed(8'd255));

assign add_ln1526_7_fu_1617_p2 = ($signed(zext_ln1526_7_fu_1614_p1) + $signed(8'd255));

assign add_ln1526_fu_1396_p2 = ($signed(zext_ln1526_fu_1392_p1) + $signed(8'd255));

assign add_ln871_1_fu_1443_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd126));

assign add_ln871_2_fu_1473_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd125));

assign add_ln871_3_fu_1503_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd124));

assign add_ln871_4_fu_1533_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd123));

assign add_ln871_5_fu_1563_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd122));

assign add_ln871_6_fu_1593_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd121));

assign add_ln871_7_fu_1604_p2 = ($signed(i_V_0_load_reg_3024) + $signed(7'd120));

assign add_ln871_fu_1412_p2 = ($signed(ap_sig_allocacmp_i_V_0_load) + $signed(7'd127));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2779 = (~(trunc_ln30_reg_3228 == 4'd7) & ~(trunc_ln30_reg_3228 == 4'd6) & ~(trunc_ln30_reg_3228 == 4'd5) & ~(trunc_ln30_reg_3228 == 4'd4) & ~(trunc_ln30_reg_3228 == 4'd3) & ~(trunc_ln30_reg_3228 == 4'd2) & ~(trunc_ln30_reg_3228 == 4'd1) & ~(trunc_ln30_reg_3228 == 4'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign ap_phi_reg_pp0_iter2_phi_ln30_reg_1337 = 'bx;

assign grp_fu_1406_p0 = $signed(add_ln1526_fu_1396_p2);

assign grp_fu_1406_p1 = 33'd9;

assign grp_fu_1437_p0 = $signed(add_ln1526_1_fu_1427_p2);

assign grp_fu_1437_p1 = 33'd9;

assign grp_fu_1467_p0 = $signed(add_ln1526_2_fu_1457_p2);

assign grp_fu_1467_p1 = 33'd9;

assign grp_fu_1497_p0 = $signed(add_ln1526_3_fu_1487_p2);

assign grp_fu_1497_p1 = 33'd9;

assign grp_fu_1527_p0 = $signed(add_ln1526_4_fu_1517_p2);

assign grp_fu_1527_p1 = 33'd9;

assign grp_fu_1557_p0 = $signed(add_ln1526_5_fu_1547_p2);

assign grp_fu_1557_p1 = 33'd9;

assign grp_fu_1587_p0 = $signed(add_ln1526_6_fu_1577_p2);

assign grp_fu_1587_p1 = 33'd9;

assign grp_fu_1627_p0 = $signed(add_ln1526_7_fu_1617_p2);

assign grp_fu_1627_p1 = 33'd9;

assign grp_fu_1633_p1 = 7'd9;

assign grp_fu_1638_p1 = 7'd9;

assign grp_fu_1643_p1 = 7'd9;

assign grp_fu_1648_p1 = 7'd9;

assign grp_fu_1653_p1 = 7'd9;

assign grp_fu_1658_p1 = 7'd9;

assign grp_fu_1663_p1 = 7'd9;

assign grp_fu_1668_p1 = 7'd9;

assign grp_fu_309_p_ce = 1'b1;

assign grp_fu_309_p_din0 = zext_ln30_16_fu_1705_p1;

assign grp_fu_309_p_din1 = 67'd15270994831;

assign grp_fu_313_p_ce = 1'b1;

assign grp_fu_313_p_din0 = zext_ln30_18_fu_1724_p1;

assign grp_fu_313_p_din1 = 67'd15270994831;

assign grp_fu_317_p_ce = 1'b1;

assign grp_fu_317_p_din0 = zext_ln30_20_fu_1762_p1;

assign grp_fu_317_p_din1 = 67'd15270994831;

assign grp_fu_321_p_ce = 1'b1;

assign grp_fu_321_p_din0 = zext_ln30_22_fu_1828_p1;

assign grp_fu_321_p_din1 = 67'd15270994831;

assign grp_fu_325_p_ce = 1'b1;

assign grp_fu_325_p_din0 = zext_ln30_24_fu_2006_p1;

assign grp_fu_325_p_din1 = 67'd15270994831;

assign grp_fu_329_p_ce = 1'b1;

assign grp_fu_329_p_din0 = zext_ln30_26_fu_2184_p1;

assign grp_fu_329_p_din1 = 67'd15270994831;

assign grp_fu_333_p_ce = 1'b1;

assign grp_fu_333_p_din0 = zext_ln30_28_fu_2362_p1;

assign grp_fu_333_p_din1 = 67'd15270994831;

assign grp_fu_337_p_ce = 1'b1;

assign grp_fu_337_p_din0 = zext_ln30_30_fu_2540_p1;

assign grp_fu_337_p_din1 = 67'd15270994831;

assign icmp_ln1065_1_fu_1418_p2 = ((add_ln871_fu_1412_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_2_fu_1448_p2 = ((add_ln871_1_fu_1443_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_3_fu_1478_p2 = ((add_ln871_2_fu_1473_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_4_fu_1508_p2 = ((add_ln871_3_fu_1503_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_5_fu_1538_p2 = ((add_ln871_4_fu_1533_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_6_fu_1568_p2 = ((add_ln871_5_fu_1563_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_7_fu_1598_p2 = ((add_ln871_6_fu_1593_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_1386_p2 = ((ap_sig_allocacmp_i_V_0_load == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_10_fu_2085_p2 = ((trunc_ln30_4_reg_3387 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_11_fu_2098_p2 = ((trunc_ln30_4_reg_3387 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_12_fu_2111_p2 = ((trunc_ln30_4_reg_3387 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_13_fu_2124_p2 = ((trunc_ln30_4_reg_3387 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_14_fu_2137_p2 = ((trunc_ln30_4_reg_3387 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_15_fu_2150_p2 = ((trunc_ln30_4_reg_3387 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_16_fu_2208_p2 = ((trunc_ln30_6_fu_2193_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_17_fu_2214_p2 = ((trunc_ln30_6_fu_2193_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_18_fu_2263_p2 = ((trunc_ln30_6_reg_3477 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_19_fu_2276_p2 = ((trunc_ln30_6_reg_3477 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_1_fu_1858_p2 = ((trunc_ln30_2_fu_1837_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_20_fu_2289_p2 = ((trunc_ln30_6_reg_3477 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_21_fu_2302_p2 = ((trunc_ln30_6_reg_3477 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_22_fu_2315_p2 = ((trunc_ln30_6_reg_3477 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_23_fu_2328_p2 = ((trunc_ln30_6_reg_3477 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_24_fu_2386_p2 = ((trunc_ln30_8_fu_2371_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_25_fu_2392_p2 = ((trunc_ln30_8_fu_2371_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_26_fu_2441_p2 = ((trunc_ln30_8_reg_3567 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_27_fu_2454_p2 = ((trunc_ln30_8_reg_3567 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_28_fu_2467_p2 = ((trunc_ln30_8_reg_3567 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_29_fu_2480_p2 = ((trunc_ln30_8_reg_3567 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_2_fu_1907_p2 = ((trunc_ln30_2_reg_3297 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_30_fu_2493_p2 = ((trunc_ln30_8_reg_3567 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_31_fu_2506_p2 = ((trunc_ln30_8_reg_3567 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_32_fu_2564_p2 = ((trunc_ln30_10_fu_2549_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_33_fu_2570_p2 = ((trunc_ln30_10_fu_2549_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_34_fu_2619_p2 = ((trunc_ln30_10_reg_3647 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_35_fu_2632_p2 = ((trunc_ln30_10_reg_3647 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_36_fu_2645_p2 = ((trunc_ln30_10_reg_3647 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_37_fu_2658_p2 = ((trunc_ln30_10_reg_3647 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_38_fu_2671_p2 = ((trunc_ln30_10_reg_3647 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_39_fu_2684_p2 = ((trunc_ln30_10_reg_3647 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_3_fu_1920_p2 = ((trunc_ln30_2_reg_3297 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_40_fu_2752_p2 = ((trunc_ln30_12_fu_2737_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_41_fu_2758_p2 = ((trunc_ln30_12_fu_2737_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_42_fu_2778_p2 = ((trunc_ln30_12_reg_3727 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_43_fu_2791_p2 = ((trunc_ln30_12_reg_3727 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_44_fu_2804_p2 = ((trunc_ln30_12_reg_3727 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_45_fu_2817_p2 = ((trunc_ln30_12_reg_3727 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_46_fu_2830_p2 = ((trunc_ln30_12_reg_3727 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_47_fu_2843_p2 = ((trunc_ln30_12_reg_3727 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_48_fu_2892_p2 = ((trunc_ln30_14_fu_2877_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_49_fu_2898_p2 = ((trunc_ln30_14_fu_2877_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_4_fu_1933_p2 = ((trunc_ln30_2_reg_3297 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_50_fu_2918_p2 = ((trunc_ln30_14_reg_3792 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln30_51_fu_2931_p2 = ((trunc_ln30_14_reg_3792 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_52_fu_2944_p2 = ((trunc_ln30_14_reg_3792 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_53_fu_2957_p2 = ((trunc_ln30_14_reg_3792 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_54_fu_2970_p2 = ((trunc_ln30_14_reg_3792 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_55_fu_2983_p2 = ((trunc_ln30_14_reg_3792 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_5_fu_1946_p2 = ((trunc_ln30_2_reg_3297 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln30_6_fu_1959_p2 = ((trunc_ln30_2_reg_3297 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln30_7_fu_1972_p2 = ((trunc_ln30_2_reg_3297 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln30_8_fu_2030_p2 = ((trunc_ln30_4_fu_2015_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_9_fu_2036_p2 = ((trunc_ln30_4_fu_2015_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_1852_p2 = ((trunc_ln30_2_fu_1837_p1 == 4'd0) ? 1'b1 : 1'b0);

assign mul_ln30_11_fu_2401_p0 = mul_ln30_11_fu_2401_p00;

assign mul_ln30_11_fu_2401_p00 = add_ln871_4_reg_3115_pp0_iter2_reg;

assign mul_ln30_11_fu_2401_p1 = 15'd228;

assign mul_ln30_13_fu_2579_p0 = mul_ln30_13_fu_2579_p00;

assign mul_ln30_13_fu_2579_p00 = add_ln871_5_reg_3132_pp0_iter2_reg;

assign mul_ln30_13_fu_2579_p1 = 15'd228;

assign mul_ln30_15_fu_2721_p0 = mul_ln30_15_fu_2721_p00;

assign mul_ln30_15_fu_2721_p00 = add_ln871_6_reg_3149_pp0_iter2_reg;

assign mul_ln30_15_fu_2721_p1 = 15'd228;

assign mul_ln30_1_fu_1736_p0 = mul_ln30_1_fu_1736_p00;

assign mul_ln30_1_fu_1736_p00 = i_V_0_load_reg_3024_pp0_iter2_reg;

assign mul_ln30_1_fu_1736_p1 = 15'd228;

assign mul_ln30_3_fu_1790_p0 = mul_ln30_3_fu_1790_p00;

assign mul_ln30_3_fu_1790_p00 = add_ln871_reg_3047_pp0_iter2_reg;

assign mul_ln30_3_fu_1790_p1 = 15'd228;

assign mul_ln30_5_fu_1867_p0 = mul_ln30_5_fu_1867_p00;

assign mul_ln30_5_fu_1867_p00 = add_ln871_1_reg_3064_pp0_iter2_reg;

assign mul_ln30_5_fu_1867_p1 = 15'd228;

assign mul_ln30_7_fu_2045_p0 = mul_ln30_7_fu_2045_p00;

assign mul_ln30_7_fu_2045_p00 = add_ln871_2_reg_3081_pp0_iter2_reg;

assign mul_ln30_7_fu_2045_p1 = 15'd228;

assign mul_ln30_9_fu_2223_p0 = mul_ln30_9_fu_2223_p00;

assign mul_ln30_9_fu_2223_p00 = add_ln871_3_reg_3098_pp0_iter2_reg;

assign mul_ln30_9_fu_2223_p1 = 15'd228;

assign select_ln30_10_fu_2090_p3 = ((icmp_ln30_10_fu_2085_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_9_fu_2078_p3);

assign select_ln30_11_fu_2103_p3 = ((icmp_ln30_11_fu_2098_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_10_fu_2090_p3);

assign select_ln30_12_fu_2116_p3 = ((icmp_ln30_12_fu_2111_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_11_fu_2103_p3);

assign select_ln30_13_fu_2129_p3 = ((icmp_ln30_13_fu_2124_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_12_fu_2116_p3);

assign select_ln30_14_fu_2142_p3 = ((icmp_ln30_14_fu_2137_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_13_fu_2129_p3);

assign select_ln30_15_fu_2155_p3 = ((icmp_ln30_15_fu_2150_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_14_fu_2142_p3);

assign select_ln30_16_fu_2249_p3 = ((icmp_ln30_16_reg_3532[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_17_fu_2256_p3 = ((icmp_ln30_17_reg_3537[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_16_fu_2249_p3);

assign select_ln30_18_fu_2268_p3 = ((icmp_ln30_18_fu_2263_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_17_fu_2256_p3);

assign select_ln30_19_fu_2281_p3 = ((icmp_ln30_19_fu_2276_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_18_fu_2268_p3);

assign select_ln30_1_fu_1900_p3 = ((icmp_ln30_1_reg_3357[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_fu_1893_p3);

assign select_ln30_20_fu_2294_p3 = ((icmp_ln30_20_fu_2289_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_19_fu_2281_p3);

assign select_ln30_21_fu_2307_p3 = ((icmp_ln30_21_fu_2302_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_20_fu_2294_p3);

assign select_ln30_22_fu_2320_p3 = ((icmp_ln30_22_fu_2315_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_21_fu_2307_p3);

assign select_ln30_23_fu_2333_p3 = ((icmp_ln30_23_fu_2328_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_22_fu_2320_p3);

assign select_ln30_24_fu_2427_p3 = ((icmp_ln30_24_reg_3622[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_25_fu_2434_p3 = ((icmp_ln30_25_reg_3627[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_24_fu_2427_p3);

assign select_ln30_26_fu_2446_p3 = ((icmp_ln30_26_fu_2441_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_25_fu_2434_p3);

assign select_ln30_27_fu_2459_p3 = ((icmp_ln30_27_fu_2454_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_26_fu_2446_p3);

assign select_ln30_28_fu_2472_p3 = ((icmp_ln30_28_fu_2467_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_27_fu_2459_p3);

assign select_ln30_29_fu_2485_p3 = ((icmp_ln30_29_fu_2480_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_28_fu_2472_p3);

assign select_ln30_2_fu_1912_p3 = ((icmp_ln30_2_fu_1907_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_1_fu_1900_p3);

assign select_ln30_30_fu_2498_p3 = ((icmp_ln30_30_fu_2493_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_29_fu_2485_p3);

assign select_ln30_31_fu_2511_p3 = ((icmp_ln30_31_fu_2506_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_30_fu_2498_p3);

assign select_ln30_32_fu_2605_p3 = ((icmp_ln30_32_reg_3702[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_33_fu_2612_p3 = ((icmp_ln30_33_reg_3707[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_32_fu_2605_p3);

assign select_ln30_34_fu_2624_p3 = ((icmp_ln30_34_fu_2619_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_33_fu_2612_p3);

assign select_ln30_35_fu_2637_p3 = ((icmp_ln30_35_fu_2632_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_34_fu_2624_p3);

assign select_ln30_36_fu_2650_p3 = ((icmp_ln30_36_fu_2645_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_35_fu_2637_p3);

assign select_ln30_37_fu_2663_p3 = ((icmp_ln30_37_fu_2658_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_36_fu_2650_p3);

assign select_ln30_38_fu_2676_p3 = ((icmp_ln30_38_fu_2671_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_37_fu_2663_p3);

assign select_ln30_39_fu_2689_p3 = ((icmp_ln30_39_fu_2684_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_38_fu_2676_p3);

assign select_ln30_3_fu_1925_p3 = ((icmp_ln30_3_fu_1920_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_2_fu_1912_p3);

assign select_ln30_40_fu_2764_p3 = ((icmp_ln30_40_reg_3782[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_41_fu_2771_p3 = ((icmp_ln30_41_reg_3787[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_40_fu_2764_p3);

assign select_ln30_42_fu_2783_p3 = ((icmp_ln30_42_fu_2778_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_41_fu_2771_p3);

assign select_ln30_43_fu_2796_p3 = ((icmp_ln30_43_fu_2791_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_42_fu_2783_p3);

assign select_ln30_44_fu_2809_p3 = ((icmp_ln30_44_fu_2804_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_43_fu_2796_p3);

assign select_ln30_45_fu_2822_p3 = ((icmp_ln30_45_fu_2817_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_44_fu_2809_p3);

assign select_ln30_46_fu_2835_p3 = ((icmp_ln30_46_fu_2830_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_45_fu_2822_p3);

assign select_ln30_47_fu_2848_p3 = ((icmp_ln30_47_fu_2843_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_46_fu_2835_p3);

assign select_ln30_48_fu_2904_p3 = ((icmp_ln30_48_reg_3847[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_49_fu_2911_p3 = ((icmp_ln30_49_reg_3852[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_48_fu_2904_p3);

assign select_ln30_4_fu_1938_p3 = ((icmp_ln30_4_fu_1933_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_3_fu_1925_p3);

assign select_ln30_50_fu_2923_p3 = ((icmp_ln30_50_fu_2918_p2[0:0] == 1'b1) ? shift_reg_2_q0 : select_ln30_49_fu_2911_p3);

assign select_ln30_51_fu_2936_p3 = ((icmp_ln30_51_fu_2931_p2[0:0] == 1'b1) ? shift_reg_3_q0 : select_ln30_50_fu_2923_p3);

assign select_ln30_52_fu_2949_p3 = ((icmp_ln30_52_fu_2944_p2[0:0] == 1'b1) ? shift_reg_4_q0 : select_ln30_51_fu_2936_p3);

assign select_ln30_53_fu_2962_p3 = ((icmp_ln30_53_fu_2957_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_52_fu_2949_p3);

assign select_ln30_54_fu_2975_p3 = ((icmp_ln30_54_fu_2970_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_53_fu_2962_p3);

assign select_ln30_55_fu_2988_p3 = ((icmp_ln30_55_fu_2983_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_54_fu_2975_p3);

assign select_ln30_5_fu_1951_p3 = ((icmp_ln30_5_fu_1946_p2[0:0] == 1'b1) ? shift_reg_5_q0 : select_ln30_4_fu_1938_p3);

assign select_ln30_6_fu_1964_p3 = ((icmp_ln30_6_fu_1959_p2[0:0] == 1'b1) ? shift_reg_6_q0 : select_ln30_5_fu_1951_p3);

assign select_ln30_7_fu_1977_p3 = ((icmp_ln30_7_fu_1972_p2[0:0] == 1'b1) ? shift_reg_7_q0 : select_ln30_6_fu_1964_p3);

assign select_ln30_8_fu_2071_p3 = ((icmp_ln30_8_reg_3442[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign select_ln30_9_fu_2078_p3 = ((icmp_ln30_9_reg_3447[0:0] == 1'b1) ? shift_reg_1_q0 : select_ln30_8_fu_2071_p3);

assign select_ln30_fu_1893_p3 = ((icmp_ln30_reg_3352[0:0] == 1'b1) ? shift_reg_0_q0 : shift_reg_8_q0);

assign sext_ln30_1_fu_1433_p1 = $signed(add_ln1526_1_fu_1427_p2);

assign sext_ln30_2_fu_1463_p1 = $signed(add_ln1526_2_fu_1457_p2);

assign sext_ln30_3_fu_1493_p1 = $signed(add_ln1526_3_fu_1487_p2);

assign sext_ln30_4_fu_1523_p1 = $signed(add_ln1526_4_fu_1517_p2);

assign sext_ln30_5_fu_1553_p1 = $signed(add_ln1526_5_fu_1547_p2);

assign sext_ln30_6_fu_1583_p1 = $signed(add_ln1526_6_fu_1577_p2);

assign sext_ln30_7_fu_1623_p1 = $signed(add_ln1526_7_fu_1617_p2);

assign sext_ln30_fu_1402_p1 = $signed(add_ln1526_fu_1396_p2);

assign trunc_ln30_10_fu_2549_p1 = urem_ln30_10_reg_3467[3:0];

assign trunc_ln30_11_fu_1693_p1 = grp_fu_1658_p2[3:0];

assign trunc_ln30_12_fu_2737_p1 = urem_ln30_12_reg_3552[3:0];

assign trunc_ln30_13_fu_1697_p1 = grp_fu_1663_p2[3:0];

assign trunc_ln30_14_fu_2877_p1 = urem_ln30_14_reg_3562[3:0];

assign trunc_ln30_15_fu_1701_p1 = grp_fu_1668_p2[3:0];

assign trunc_ln30_1_fu_1673_p1 = grp_fu_1633_p2[3:0];

assign trunc_ln30_2_fu_1837_p1 = urem_ln30_2_reg_3287[3:0];

assign trunc_ln30_3_fu_1677_p1 = grp_fu_1638_p2[3:0];

assign trunc_ln30_4_fu_2015_p1 = urem_ln30_4_reg_3362[3:0];

assign trunc_ln30_5_fu_1681_p1 = grp_fu_1643_p2[3:0];

assign trunc_ln30_6_fu_2193_p1 = urem_ln30_6_reg_3377[3:0];

assign trunc_ln30_7_fu_1685_p1 = grp_fu_1648_p2[3:0];

assign trunc_ln30_8_fu_2371_p1 = urem_ln30_8_reg_3457[3:0];

assign trunc_ln30_9_fu_1689_p1 = grp_fu_1653_p2[3:0];

assign trunc_ln30_fu_1771_p1 = grp_fu_1406_p2[3:0];

assign zext_ln1526_1_fu_1424_p1 = add_ln871_reg_3047;

assign zext_ln1526_2_fu_1454_p1 = add_ln871_1_reg_3064;

assign zext_ln1526_3_fu_1484_p1 = add_ln871_2_reg_3081;

assign zext_ln1526_4_fu_1514_p1 = add_ln871_3_reg_3098;

assign zext_ln1526_5_fu_1544_p1 = add_ln871_4_reg_3115;

assign zext_ln1526_6_fu_1574_p1 = add_ln871_5_reg_3132;

assign zext_ln1526_7_fu_1614_p1 = add_ln871_6_reg_3149;

assign zext_ln1526_fu_1392_p1 = ap_sig_allocacmp_i_V_0_load;

assign zext_ln30_10_fu_2552_p1 = tmp_10_reg_3547;

assign zext_ln30_11_fu_2706_p1 = tmp_11_reg_3632;

assign zext_ln30_12_fu_2740_p1 = tmp_12_reg_3637;

assign zext_ln30_13_fu_2865_p1 = tmp_13_reg_3712;

assign zext_ln30_14_fu_2880_p1 = tmp_14_reg_3717;

assign zext_ln30_15_fu_3005_p1 = tmp_15_reg_3722;

assign zext_ln30_16_fu_1705_p1 = $unsigned(sext_ln30_reg_3041_pp0_iter1_reg);

assign zext_ln30_18_fu_1724_p1 = $unsigned(sext_ln30_1_reg_3058_pp0_iter1_reg);

assign zext_ln30_1_fu_1816_p1 = tmp_1_reg_3213;

assign zext_ln30_20_fu_1762_p1 = $unsigned(sext_ln30_2_reg_3075_pp0_iter2_reg);

assign zext_ln30_22_fu_1828_p1 = $unsigned(sext_ln30_3_reg_3092_pp0_iter2_reg);

assign zext_ln30_24_fu_2006_p1 = $unsigned(sext_ln30_4_reg_3109_pp0_iter2_reg);

assign zext_ln30_26_fu_2184_p1 = $unsigned(sext_ln30_5_reg_3126_pp0_iter2_reg);

assign zext_ln30_28_fu_2362_p1 = $unsigned(sext_ln30_6_reg_3143_pp0_iter2_reg);

assign zext_ln30_2_fu_1840_p1 = tmp_2_reg_3218;

assign zext_ln30_30_fu_2540_p1 = $unsigned(sext_ln30_7_reg_3160_pp0_iter2_reg);

assign zext_ln30_3_fu_1994_p1 = tmp_3_reg_3277;

assign zext_ln30_4_fu_2018_p1 = tmp_4_reg_3282;

assign zext_ln30_5_fu_2172_p1 = tmp_5_reg_3367;

assign zext_ln30_6_fu_2196_p1 = tmp_6_reg_3372;

assign zext_ln30_7_fu_2350_p1 = tmp_7_reg_3452;

assign zext_ln30_8_fu_2374_p1 = tmp_8_reg_3462;

assign zext_ln30_9_fu_2528_p1 = tmp_9_reg_3542;

assign zext_ln30_fu_1775_p1 = tmp_reg_3203;

endmodule //fir_fir_Pipeline_TDL
