// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FPToInt_1(	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
  input         clock,	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
                reset,	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_op,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [63:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [4:0]  io_in_bits_ctrl_regIndex,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [15:0] io_in_bits_ctrl_vecMask,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_bits_ctrl_wvd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_wxd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_spike_info_inst,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [63:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_ctrl_regIndex,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_warpID,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [15:0] io_out_bits_ctrl_vecMask,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_bits_ctrl_wvd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_wxd,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [7:0]  io_out_bits_ctrl_spike_info_sm_id,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_spike_info_pc,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_out_bits_ctrl_spike_info_inst	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire [63:0] _F2ICore_io_result;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:14:23
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _io_out_bits_ctrl_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg         isSingle;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [1:0]  coreOp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [63:0] src;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_result_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [63:0] io_out_bits_result_r_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_regIndex;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [15:0] io_out_bits_ctrl_r_vecMask;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_wvd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_wxd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  io_out_bits_ctrl_r_1_regIndex;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [15:0] io_out_bits_ctrl_r_1_vecMask;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_wvd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         io_out_bits_ctrl_r_1_wxd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  io_out_bits_ctrl_r_1_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
    if (reset) begin	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      if (~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      isSingle <= ~(io_in_bits_op[2]);	// dependencies/fpuv2/src/main/scala/FPToInt.scala:16:24, dependencies/fpuv2/src/main/scala/utils/FPUOps.scala:105:41, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      coreOp <= io_in_bits_op[1:0];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:17:35, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      src <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      rm <= io_in_bits_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_result_r <= isSingle;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_result_r_1 <= _F2ICore_io_result;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:14:23, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      io_out_bits_ctrl_r_regIndex <= io_in_bits_ctrl_regIndex;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_warpID <= io_in_bits_ctrl_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_vecMask <= io_in_bits_ctrl_vecMask;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_wvd <= io_in_bits_ctrl_wvd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_wxd <= io_in_bits_ctrl_wxd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_spike_info_sm_id <= io_in_bits_ctrl_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_spike_info_pc <= io_in_bits_ctrl_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_spike_info_inst <= io_in_bits_ctrl_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_ctrl_r_1_regIndex <= io_out_bits_ctrl_r_regIndex;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_warpID <= io_out_bits_ctrl_r_warpID;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_vecMask <= io_out_bits_ctrl_r_vecMask;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_wvd <= io_out_bits_ctrl_r_wvd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_wxd <= io_out_bits_ctrl_r_wxd;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_spike_info_sm_id <= io_out_bits_ctrl_r_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_spike_info_pc <= io_out_bits_ctrl_r_spike_info_pc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_spike_info_inst <= io_out_bits_ctrl_r_spike_info_inst;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      automatic logic [31:0] _RANDOM[0:10];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
        `INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
        end	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
        REG = _RANDOM[4'h0][0];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        REG_1 = _RANDOM[4'h0][1];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        isSingle = _RANDOM[4'h0][2];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        coreOp = _RANDOM[4'h0][4:3];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        src = {_RANDOM[4'h0][31:5], _RANDOM[4'h1], _RANDOM[4'h2][4:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        rm = _RANDOM[4'h2][7:5];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_result_r = _RANDOM[4'h2][14];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_result_r_1 =
          {_RANDOM[4'h2][31:15], _RANDOM[4'h3], _RANDOM[4'h4][14:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_regIndex = _RANDOM[4'h4][19:15];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_warpID = _RANDOM[4'h4][22:20];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_vecMask = {_RANDOM[4'h4][31:23], _RANDOM[4'h5][6:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_wvd = _RANDOM[4'h5][7];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_wxd = _RANDOM[4'h5][8];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_spike_info_sm_id = _RANDOM[4'h5][16:9];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_spike_info_pc = {_RANDOM[4'h5][31:17], _RANDOM[4'h6][16:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_spike_info_inst = {_RANDOM[4'h6][31:17], _RANDOM[4'h7][16:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_regIndex = _RANDOM[4'h7][21:17];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_warpID = _RANDOM[4'h7][24:22];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_vecMask = {_RANDOM[4'h7][31:25], _RANDOM[4'h8][8:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_wvd = _RANDOM[4'h8][9];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_wxd = _RANDOM[4'h8][10];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_spike_info_sm_id = _RANDOM[4'h8][18:11];	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_spike_info_pc = {_RANDOM[4'h8][31:19], _RANDOM[4'h9][18:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_spike_info_inst =
          {_RANDOM[4'h9][31:19], _RANDOM[4'hA][18:0]};	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
      `FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FPToInt F2ICore (	// dependencies/fpuv2/src/main/scala/FPToInt.scala:14:23
    .io_a      (isSingle ? src[31:0] : 32'h0),	// dependencies/fpuv2/src/main/scala/FPToInt.scala:22:{22,36}, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_rm     (rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_op     (coreOp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result (_F2ICore_io_result)
  );
  assign io_in_ready = ~(~io_out_ready & _io_out_bits_ctrl_T_1);	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  assign io_out_bits_result = io_out_bits_result_r ? io_out_bits_result_r_1 : 64'h0;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, :26:28, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_regIndex = io_out_bits_ctrl_r_1_regIndex;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_warpID = io_out_bits_ctrl_r_1_warpID;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_vecMask = io_out_bits_ctrl_r_1_vecMask;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_wvd = io_out_bits_ctrl_r_1_wvd;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_wxd = io_out_bits_ctrl_r_1_wxd;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_spike_info_sm_id = io_out_bits_ctrl_r_1_spike_info_sm_id;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_spike_info_pc = io_out_bits_ctrl_r_1_spike_info_pc;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_spike_info_inst = io_out_bits_ctrl_r_1_spike_info_inst;	// dependencies/fpuv2/src/main/scala/FPToInt.scala:10:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
endmodule

