

================================================================
== Vivado HLS Report for 'Block_Mat_exit4750_p'
================================================================
* Date:           Wed Dec  5 01:56:05 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     288|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       3|     290|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |cols_blk_n                |   9|          2|    1|          2|
    |grad_gy_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_gy_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x1_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x1_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x2_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x2_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x3_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x3_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_x_cols_V_out_blk_n   |   9|          2|    1|          2|
    |grad_x_rows_V_out_blk_n   |   9|          2|    1|          2|
    |grad_xx_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_xx_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_xy_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_xy_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_y1_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_y1_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_y3_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_y3_rows_V_out_blk_n  |   9|          2|    1|          2|
    |grad_y_cols_V_out_blk_n   |   9|          2|    1|          2|
    |grad_y_rows_V_out_blk_n   |   9|          2|    1|          2|
    |grad_yy_cols_V_out_blk_n  |   9|          2|    1|          2|
    |grad_yy_rows_V_out_blk_n  |   9|          2|    1|          2|
    |gray1_cols_V_out_blk_n    |   9|          2|    1|          2|
    |gray1_rows_V_out_blk_n    |   9|          2|    1|          2|
    |gray2_cols_V_out_blk_n    |   9|          2|    1|          2|
    |gray2_rows_V_out_blk_n    |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |res_cols_V_out_blk_n      |   9|          2|    1|          2|
    |res_rows_V_out_blk_n      |   9|          2|    1|          2|
    |rows_blk_n                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 288|         64|   32|         64|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_done                    | out |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|start_out                  | out |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|start_write                | out |    1| ap_ctrl_hs | Block_Mat.exit4750_p | return value |
|rows_dout                  |  in |   32|   ap_fifo  |         rows         |    pointer   |
|rows_empty_n               |  in |    1|   ap_fifo  |         rows         |    pointer   |
|rows_read                  | out |    1|   ap_fifo  |         rows         |    pointer   |
|cols_dout                  |  in |   32|   ap_fifo  |         cols         |    pointer   |
|cols_empty_n               |  in |    1|   ap_fifo  |         cols         |    pointer   |
|cols_read                  | out |    1|   ap_fifo  |         cols         |    pointer   |
|res_rows_V_out_din         | out |   32|   ap_fifo  |    res_rows_V_out    |    pointer   |
|res_rows_V_out_full_n      |  in |    1|   ap_fifo  |    res_rows_V_out    |    pointer   |
|res_rows_V_out_write       | out |    1|   ap_fifo  |    res_rows_V_out    |    pointer   |
|res_cols_V_out_din         | out |   32|   ap_fifo  |    res_cols_V_out    |    pointer   |
|res_cols_V_out_full_n      |  in |    1|   ap_fifo  |    res_cols_V_out    |    pointer   |
|res_cols_V_out_write       | out |    1|   ap_fifo  |    res_cols_V_out    |    pointer   |
|gray1_rows_V_out_din       | out |   32|   ap_fifo  |   gray1_rows_V_out   |    pointer   |
|gray1_rows_V_out_full_n    |  in |    1|   ap_fifo  |   gray1_rows_V_out   |    pointer   |
|gray1_rows_V_out_write     | out |    1|   ap_fifo  |   gray1_rows_V_out   |    pointer   |
|gray1_cols_V_out_din       | out |   32|   ap_fifo  |   gray1_cols_V_out   |    pointer   |
|gray1_cols_V_out_full_n    |  in |    1|   ap_fifo  |   gray1_cols_V_out   |    pointer   |
|gray1_cols_V_out_write     | out |    1|   ap_fifo  |   gray1_cols_V_out   |    pointer   |
|gray2_rows_V_out_din       | out |   32|   ap_fifo  |   gray2_rows_V_out   |    pointer   |
|gray2_rows_V_out_full_n    |  in |    1|   ap_fifo  |   gray2_rows_V_out   |    pointer   |
|gray2_rows_V_out_write     | out |    1|   ap_fifo  |   gray2_rows_V_out   |    pointer   |
|gray2_cols_V_out_din       | out |   32|   ap_fifo  |   gray2_cols_V_out   |    pointer   |
|gray2_cols_V_out_full_n    |  in |    1|   ap_fifo  |   gray2_cols_V_out   |    pointer   |
|gray2_cols_V_out_write     | out |    1|   ap_fifo  |   gray2_cols_V_out   |    pointer   |
|grad_x_rows_V_out_din      | out |   32|   ap_fifo  |   grad_x_rows_V_out  |    pointer   |
|grad_x_rows_V_out_full_n   |  in |    1|   ap_fifo  |   grad_x_rows_V_out  |    pointer   |
|grad_x_rows_V_out_write    | out |    1|   ap_fifo  |   grad_x_rows_V_out  |    pointer   |
|grad_x_cols_V_out_din      | out |   32|   ap_fifo  |   grad_x_cols_V_out  |    pointer   |
|grad_x_cols_V_out_full_n   |  in |    1|   ap_fifo  |   grad_x_cols_V_out  |    pointer   |
|grad_x_cols_V_out_write    | out |    1|   ap_fifo  |   grad_x_cols_V_out  |    pointer   |
|grad_x1_rows_V_out_din     | out |   32|   ap_fifo  |  grad_x1_rows_V_out  |    pointer   |
|grad_x1_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x1_rows_V_out  |    pointer   |
|grad_x1_rows_V_out_write   | out |    1|   ap_fifo  |  grad_x1_rows_V_out  |    pointer   |
|grad_x1_cols_V_out_din     | out |   32|   ap_fifo  |  grad_x1_cols_V_out  |    pointer   |
|grad_x1_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x1_cols_V_out  |    pointer   |
|grad_x1_cols_V_out_write   | out |    1|   ap_fifo  |  grad_x1_cols_V_out  |    pointer   |
|grad_x2_rows_V_out_din     | out |   32|   ap_fifo  |  grad_x2_rows_V_out  |    pointer   |
|grad_x2_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x2_rows_V_out  |    pointer   |
|grad_x2_rows_V_out_write   | out |    1|   ap_fifo  |  grad_x2_rows_V_out  |    pointer   |
|grad_x2_cols_V_out_din     | out |   32|   ap_fifo  |  grad_x2_cols_V_out  |    pointer   |
|grad_x2_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x2_cols_V_out  |    pointer   |
|grad_x2_cols_V_out_write   | out |    1|   ap_fifo  |  grad_x2_cols_V_out  |    pointer   |
|grad_x3_rows_V_out_din     | out |   32|   ap_fifo  |  grad_x3_rows_V_out  |    pointer   |
|grad_x3_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x3_rows_V_out  |    pointer   |
|grad_x3_rows_V_out_write   | out |    1|   ap_fifo  |  grad_x3_rows_V_out  |    pointer   |
|grad_x3_cols_V_out_din     | out |   32|   ap_fifo  |  grad_x3_cols_V_out  |    pointer   |
|grad_x3_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_x3_cols_V_out  |    pointer   |
|grad_x3_cols_V_out_write   | out |    1|   ap_fifo  |  grad_x3_cols_V_out  |    pointer   |
|grad_y_rows_V_out_din      | out |   32|   ap_fifo  |   grad_y_rows_V_out  |    pointer   |
|grad_y_rows_V_out_full_n   |  in |    1|   ap_fifo  |   grad_y_rows_V_out  |    pointer   |
|grad_y_rows_V_out_write    | out |    1|   ap_fifo  |   grad_y_rows_V_out  |    pointer   |
|grad_y_cols_V_out_din      | out |   32|   ap_fifo  |   grad_y_cols_V_out  |    pointer   |
|grad_y_cols_V_out_full_n   |  in |    1|   ap_fifo  |   grad_y_cols_V_out  |    pointer   |
|grad_y_cols_V_out_write    | out |    1|   ap_fifo  |   grad_y_cols_V_out  |    pointer   |
|grad_y1_rows_V_out_din     | out |   32|   ap_fifo  |  grad_y1_rows_V_out  |    pointer   |
|grad_y1_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_y1_rows_V_out  |    pointer   |
|grad_y1_rows_V_out_write   | out |    1|   ap_fifo  |  grad_y1_rows_V_out  |    pointer   |
|grad_y1_cols_V_out_din     | out |   32|   ap_fifo  |  grad_y1_cols_V_out  |    pointer   |
|grad_y1_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_y1_cols_V_out  |    pointer   |
|grad_y1_cols_V_out_write   | out |    1|   ap_fifo  |  grad_y1_cols_V_out  |    pointer   |
|grad_y3_rows_V_out_din     | out |   32|   ap_fifo  |  grad_y3_rows_V_out  |    pointer   |
|grad_y3_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_y3_rows_V_out  |    pointer   |
|grad_y3_rows_V_out_write   | out |    1|   ap_fifo  |  grad_y3_rows_V_out  |    pointer   |
|grad_y3_cols_V_out_din     | out |   32|   ap_fifo  |  grad_y3_cols_V_out  |    pointer   |
|grad_y3_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_y3_cols_V_out  |    pointer   |
|grad_y3_cols_V_out_write   | out |    1|   ap_fifo  |  grad_y3_cols_V_out  |    pointer   |
|grad_xx_rows_V_out_din     | out |   32|   ap_fifo  |  grad_xx_rows_V_out  |    pointer   |
|grad_xx_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_xx_rows_V_out  |    pointer   |
|grad_xx_rows_V_out_write   | out |    1|   ap_fifo  |  grad_xx_rows_V_out  |    pointer   |
|grad_xx_cols_V_out_din     | out |   32|   ap_fifo  |  grad_xx_cols_V_out  |    pointer   |
|grad_xx_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_xx_cols_V_out  |    pointer   |
|grad_xx_cols_V_out_write   | out |    1|   ap_fifo  |  grad_xx_cols_V_out  |    pointer   |
|grad_yy_rows_V_out_din     | out |   32|   ap_fifo  |  grad_yy_rows_V_out  |    pointer   |
|grad_yy_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_yy_rows_V_out  |    pointer   |
|grad_yy_rows_V_out_write   | out |    1|   ap_fifo  |  grad_yy_rows_V_out  |    pointer   |
|grad_yy_cols_V_out_din     | out |   32|   ap_fifo  |  grad_yy_cols_V_out  |    pointer   |
|grad_yy_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_yy_cols_V_out  |    pointer   |
|grad_yy_cols_V_out_write   | out |    1|   ap_fifo  |  grad_yy_cols_V_out  |    pointer   |
|grad_xy_rows_V_out_din     | out |   32|   ap_fifo  |  grad_xy_rows_V_out  |    pointer   |
|grad_xy_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_xy_rows_V_out  |    pointer   |
|grad_xy_rows_V_out_write   | out |    1|   ap_fifo  |  grad_xy_rows_V_out  |    pointer   |
|grad_xy_cols_V_out_din     | out |   32|   ap_fifo  |  grad_xy_cols_V_out  |    pointer   |
|grad_xy_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_xy_cols_V_out  |    pointer   |
|grad_xy_cols_V_out_write   | out |    1|   ap_fifo  |  grad_xy_cols_V_out  |    pointer   |
|grad_gy_rows_V_out_din     | out |   32|   ap_fifo  |  grad_gy_rows_V_out  |    pointer   |
|grad_gy_rows_V_out_full_n  |  in |    1|   ap_fifo  |  grad_gy_rows_V_out  |    pointer   |
|grad_gy_rows_V_out_write   | out |    1|   ap_fifo  |  grad_gy_rows_V_out  |    pointer   |
|grad_gy_cols_V_out_din     | out |   32|   ap_fifo  |  grad_gy_cols_V_out  |    pointer   |
|grad_gy_cols_V_out_full_n  |  in |    1|   ap_fifo  |  grad_gy_cols_V_out  |    pointer   |
|grad_gy_cols_V_out_write   | out |    1|   ap_fifo  |  grad_gy_cols_V_out  |    pointer   |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_gy_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_gy_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_xy_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_xy_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_yy_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_yy_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_xx_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_xx_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y3_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y3_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y1_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y1_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_y_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x3_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x3_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x2_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x2_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x1_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x1_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %grad_x_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray2_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray2_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray1_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray1_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 32 'read' 'rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 33 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %res_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308->image_core.cpp:29]   --->   Operation 34 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %res_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:308->image_core.cpp:29]   --->   Operation 35 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray1_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:219->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 36 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray1_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:219->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 37 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray2_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:220->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 38 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray2_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:220->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 39 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:222->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 40 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:222->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x1_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:223->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 42 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x1_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:223->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x2_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:224->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 44 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x2_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:224->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 45 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x3_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:225->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 46 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_x3_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:225->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:228->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 48 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:228->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 49 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y1_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:229->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 50 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y1_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:229->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y3_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:231->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 52 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_y3_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:231->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 53 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_xx_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:234->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 54 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_xx_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:234->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_yy_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:235->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 56 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_yy_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:235->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 57 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_xy_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:236->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 58 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_xy_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:236->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_gy_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:239->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 60 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %grad_gy_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:239->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:280->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:309->image_core.cpp:29]   --->   Operation 61 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray1_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray1_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray2_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray2_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x1_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x1_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x2_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x2_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x3_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_x3_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y1_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y1_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y3_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_y3_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_xx_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_xx_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_yy_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_yy_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_xy_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_xy_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_gy_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grad_gy_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specinterface) [ 00]
StgValue_3  (specinterface) [ 00]
StgValue_4  (specinterface) [ 00]
StgValue_5  (specinterface) [ 00]
StgValue_6  (specinterface) [ 00]
StgValue_7  (specinterface) [ 00]
StgValue_8  (specinterface) [ 00]
StgValue_9  (specinterface) [ 00]
StgValue_10 (specinterface) [ 00]
StgValue_11 (specinterface) [ 00]
StgValue_12 (specinterface) [ 00]
StgValue_13 (specinterface) [ 00]
StgValue_14 (specinterface) [ 00]
StgValue_15 (specinterface) [ 00]
StgValue_16 (specinterface) [ 00]
StgValue_17 (specinterface) [ 00]
StgValue_18 (specinterface) [ 00]
StgValue_19 (specinterface) [ 00]
StgValue_20 (specinterface) [ 00]
StgValue_21 (specinterface) [ 00]
StgValue_22 (specinterface) [ 00]
StgValue_23 (specinterface) [ 00]
StgValue_24 (specinterface) [ 00]
StgValue_25 (specinterface) [ 00]
StgValue_26 (specinterface) [ 00]
StgValue_27 (specinterface) [ 00]
StgValue_28 (specinterface) [ 00]
StgValue_29 (specinterface) [ 00]
StgValue_30 (specinterface) [ 00]
StgValue_31 (specinterface) [ 00]
rows_read   (read         ) [ 00]
cols_read   (read         ) [ 00]
StgValue_34 (write        ) [ 00]
StgValue_35 (write        ) [ 00]
StgValue_36 (write        ) [ 00]
StgValue_37 (write        ) [ 00]
StgValue_38 (write        ) [ 00]
StgValue_39 (write        ) [ 00]
StgValue_40 (write        ) [ 00]
StgValue_41 (write        ) [ 00]
StgValue_42 (write        ) [ 00]
StgValue_43 (write        ) [ 00]
StgValue_44 (write        ) [ 00]
StgValue_45 (write        ) [ 00]
StgValue_46 (write        ) [ 00]
StgValue_47 (write        ) [ 00]
StgValue_48 (write        ) [ 00]
StgValue_49 (write        ) [ 00]
StgValue_50 (write        ) [ 00]
StgValue_51 (write        ) [ 00]
StgValue_52 (write        ) [ 00]
StgValue_53 (write        ) [ 00]
StgValue_54 (write        ) [ 00]
StgValue_55 (write        ) [ 00]
StgValue_56 (write        ) [ 00]
StgValue_57 (write        ) [ 00]
StgValue_58 (write        ) [ 00]
StgValue_59 (write        ) [ 00]
StgValue_60 (write        ) [ 00]
StgValue_61 (write        ) [ 00]
StgValue_62 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_rows_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_cols_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gray1_rows_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray1_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gray1_cols_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray1_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gray2_rows_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray2_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gray2_cols_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray2_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="grad_x_rows_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="grad_x_cols_V_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="grad_x1_rows_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x1_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="grad_x1_cols_V_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x1_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="grad_x2_rows_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x2_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="grad_x2_cols_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x2_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="grad_x3_rows_V_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x3_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="grad_x3_cols_V_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x3_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="grad_y_rows_V_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="grad_y_cols_V_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="grad_y1_rows_V_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y1_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="grad_y1_cols_V_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y1_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="grad_y3_rows_V_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y3_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="grad_y3_cols_V_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y3_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="grad_xx_rows_V_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_xx_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="grad_xx_cols_V_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_xx_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="grad_yy_rows_V_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_yy_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="grad_yy_cols_V_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_yy_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="grad_xy_rows_V_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_xy_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="grad_xy_cols_V_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_xy_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="grad_gy_rows_V_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_gy_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="grad_gy_cols_V_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_gy_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rows_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cols_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_34_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_35_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_36_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_37_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_38_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_39_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_40_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_41_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_42_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_43_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_44_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_45_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_46_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_47_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_48_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="StgValue_49_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="StgValue_50_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_51_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_52_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_53_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_54_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="StgValue_55_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_56_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_57_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_58_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="StgValue_59_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_60_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_61_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="72" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="72" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="74" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="76" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="74" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="82" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="74" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="76" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="82" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="76" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="76" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="82" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="76" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="82" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="76" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="76" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="82" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="76" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="82" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="76" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="82" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="76" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="82" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="76" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="82" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="76" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="82" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="76" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="74" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="82" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="76" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="82" pin="2"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_rows_V_out | {1 }
	Port: res_cols_V_out | {1 }
	Port: gray1_rows_V_out | {1 }
	Port: gray1_cols_V_out | {1 }
	Port: gray2_rows_V_out | {1 }
	Port: gray2_cols_V_out | {1 }
	Port: grad_x_rows_V_out | {1 }
	Port: grad_x_cols_V_out | {1 }
	Port: grad_x1_rows_V_out | {1 }
	Port: grad_x1_cols_V_out | {1 }
	Port: grad_x2_rows_V_out | {1 }
	Port: grad_x2_cols_V_out | {1 }
	Port: grad_x3_rows_V_out | {1 }
	Port: grad_x3_cols_V_out | {1 }
	Port: grad_y_rows_V_out | {1 }
	Port: grad_y_cols_V_out | {1 }
	Port: grad_y1_rows_V_out | {1 }
	Port: grad_y1_cols_V_out | {1 }
	Port: grad_y3_rows_V_out | {1 }
	Port: grad_y3_cols_V_out | {1 }
	Port: grad_xx_rows_V_out | {1 }
	Port: grad_xx_cols_V_out | {1 }
	Port: grad_yy_rows_V_out | {1 }
	Port: grad_yy_cols_V_out | {1 }
	Port: grad_xy_rows_V_out | {1 }
	Port: grad_xy_cols_V_out | {1 }
	Port: grad_gy_rows_V_out | {1 }
	Port: grad_gy_cols_V_out | {1 }
 - Input state : 
	Port: Block_Mat.exit4750_p : rows | {1 }
	Port: Block_Mat.exit4750_p : cols | {1 }
	Port: Block_Mat.exit4750_p : res_rows_V_out | {}
	Port: Block_Mat.exit4750_p : res_cols_V_out | {}
	Port: Block_Mat.exit4750_p : gray1_rows_V_out | {}
	Port: Block_Mat.exit4750_p : gray1_cols_V_out | {}
	Port: Block_Mat.exit4750_p : gray2_rows_V_out | {}
	Port: Block_Mat.exit4750_p : gray2_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x1_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x1_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x2_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x2_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x3_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_x3_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y1_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y1_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y3_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_y3_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_xx_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_xx_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_yy_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_yy_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_xy_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_xy_cols_V_out | {}
	Port: Block_Mat.exit4750_p : grad_gy_rows_V_out | {}
	Port: Block_Mat.exit4750_p : grad_gy_cols_V_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |   rows_read_read_fu_76   |
|          |   cols_read_read_fu_82   |
|----------|--------------------------|
|          |  StgValue_34_write_fu_88 |
|          |  StgValue_35_write_fu_96 |
|          | StgValue_36_write_fu_104 |
|          | StgValue_37_write_fu_112 |
|          | StgValue_38_write_fu_120 |
|          | StgValue_39_write_fu_128 |
|          | StgValue_40_write_fu_136 |
|          | StgValue_41_write_fu_144 |
|          | StgValue_42_write_fu_152 |
|          | StgValue_43_write_fu_160 |
|          | StgValue_44_write_fu_168 |
|          | StgValue_45_write_fu_176 |
|          | StgValue_46_write_fu_184 |
|   write  | StgValue_47_write_fu_192 |
|          | StgValue_48_write_fu_200 |
|          | StgValue_49_write_fu_208 |
|          | StgValue_50_write_fu_216 |
|          | StgValue_51_write_fu_224 |
|          | StgValue_52_write_fu_232 |
|          | StgValue_53_write_fu_240 |
|          | StgValue_54_write_fu_248 |
|          | StgValue_55_write_fu_256 |
|          | StgValue_56_write_fu_264 |
|          | StgValue_57_write_fu_272 |
|          | StgValue_58_write_fu_280 |
|          | StgValue_59_write_fu_288 |
|          | StgValue_60_write_fu_296 |
|          | StgValue_61_write_fu_304 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
