GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\bram_dac\bram_dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\clkdiv_adda\clkdiv_adda.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\main.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\pll_main\pll_main.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\spi_slaver.v'
Compiling module 'main'("D:\Tasks\PocketLab-RTL\src\main.v":1)
Compiling module 'pll_main'("D:\Tasks\PocketLab-RTL\src\pll_main\pll_main.v":9)
Compiling module 'clkdiv_adda'("D:\Tasks\PocketLab-RTL\src\clkdiv_adda\clkdiv_adda.v":9)
Compiling module 'adc'("D:\Tasks\PocketLab-RTL\src\adc.v":1)
Compiling module 'fifo_adc'("D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v":1156)
Compiling module '**'("D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v":0)
Compiling module 'dac'("D:\Tasks\PocketLab-RTL\src\dac.v":1)
Compiling module 'bram_dac'("D:\Tasks\PocketLab-RTL\src\bram_dac\bram_dac.v":9)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'ada'("D:\Tasks\PocketLab-RTL\src\dac.v":25)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'adb'("D:\Tasks\PocketLab-RTL\src\dac.v":32)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab-RTL\src\dac.v":46)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab-RTL\src\dac.v":198)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\Tasks\PocketLab-RTL\src\dac.v":199)
Compiling module 'spi_slaver'("D:\Tasks\PocketLab-RTL\src\spi_slaver.v":5)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input triggers is unused("D:\Tasks\PocketLab-RTL\src\main.v":20)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLAB.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "wfull_val" and "clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk" and "wfull_val"
[100%] Generate report file "D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLAB_syn.rpt.html" completed
GowinSynthesis finish
