#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-12-g7b7231c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x18e9640 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x191f350_0 .var "clk", 0 0;
v0x191f410_0 .var "data", 0 31;
v0x191f4d0_0 .var "flush", 0 0;
v0x191f5a0_0 .net "out", 0 31, L_0x191f7e0;  1 drivers
v0x191f640_0 .var "rst", 0 0;
S_0x18e9270 .scope module, "PIPELINE" "pipeline" 2 9, 3 54 0, S_0x18e9640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "flush"
    .port_info 4 /OUTPUT 32 "out"
P_0x18e9840 .param/l "init" 0 3 55, +C4<00000000000000000000000000000000>;
P_0x18e9880 .param/l "width" 0 3 55, +C4<00000000000000000000000000100000>;
L_0x191f770 .functor BUFZ 32, v0x191f410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x191f7e0 .functor BUFZ 32, v0x191e5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x191e820_0 .net "EX_data", 0 31, v0x191d410_0;  1 drivers
v0x191e950_0 .net "ID_data", 0 31, v0x191dcf0_0;  1 drivers
v0x191ea60_0 .net "IF_data", 0 31, L_0x191f770;  1 drivers
v0x191eb00_0 .net "MEM_data", 0 31, v0x191cb10_0;  1 drivers
v0x191ebf0_0 .net "WB_data", 0 31, v0x191e5f0_0;  1 drivers
v0x191ed00_0 .net "clk", 0 0, v0x191f350_0;  1 drivers
v0x191ee30_0 .net "data", 0 31, v0x191f410_0;  1 drivers
v0x191eef0_0 .net "flush", 0 0, v0x191f4d0_0;  1 drivers
L_0x7f3de486d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x191ef90_0 .net "nothing", 0 0, L_0x7f3de486d018;  1 drivers
v0x191f0c0_0 .net "out", 0 31, L_0x191f7e0;  alias, 1 drivers
v0x191f180_0 .net "rst", 0 0, v0x191f640_0;  1 drivers
S_0x18ef850 .scope module, "EXMEM_REG" "PipeCtlRegN" 3 87, 3 35 0, S_0x18e9270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x18f6eb0 .param/l "WIDTH" 0 3 35, +C4<00000000000000000000000000100000>;
P_0x18f6ef0 .param/l "init" 0 3 36, +C4<00000000000000000000000000000000>;
v0x18efa20_0 .net "clk", 0 0, v0x191f350_0;  alias, 1 drivers
v0x191c960_0 .net "ctl", 0 0, L_0x7f3de486d018;  alias, 1 drivers
v0x191ca20_0 .net "in", 0 31, v0x191d410_0;  alias, 1 drivers
v0x191cb10_0 .var "out", 0 31;
v0x191cbf0_0 .net "rst", 0 0, v0x191f640_0;  alias, 1 drivers
E_0x1900da0/0 .event negedge, v0x191cbf0_0;
E_0x1900da0/1 .event posedge, v0x18efa20_0;
E_0x1900da0 .event/or E_0x1900da0/0, E_0x1900da0/1;
S_0x191cda0 .scope module, "IDEX_REG" "PipeCtlRegN" 3 79, 3 35 0, S_0x18e9270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x191cf90 .param/l "WIDTH" 0 3 35, +C4<00000000000000000000000000100000>;
P_0x191cfd0 .param/l "init" 0 3 36, +C4<00000000000000000000000000000000>;
v0x191d200_0 .net "clk", 0 0, v0x191f350_0;  alias, 1 drivers
v0x191d2a0_0 .net "ctl", 0 0, L_0x7f3de486d018;  alias, 1 drivers
v0x191d340_0 .net "in", 0 31, v0x191dcf0_0;  alias, 1 drivers
v0x191d410_0 .var "out", 0 31;
v0x191d4e0_0 .net "rst", 0 0, v0x191f640_0;  alias, 1 drivers
S_0x191d660 .scope module, "IFID_REG" "PipeCtlRegN" 3 71, 3 35 0, S_0x18e9270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x191d830 .param/l "WIDTH" 0 3 35, +C4<00000000000000000000000000100000>;
P_0x191d870 .param/l "init" 0 3 36, +C4<00000000000000000000000000000000>;
v0x191da80_0 .net "clk", 0 0, v0x191f350_0;  alias, 1 drivers
v0x191db70_0 .net "ctl", 0 0, v0x191f4d0_0;  alias, 1 drivers
v0x191dc30_0 .net "in", 0 31, L_0x191f770;  alias, 1 drivers
v0x191dcf0_0 .var "out", 0 31;
v0x191dde0_0 .net "rst", 0 0, v0x191f640_0;  alias, 1 drivers
S_0x191dfa0 .scope module, "MEMWB_REG" "PipeCtlRegN" 3 95, 3 35 0, S_0x18e9270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "ctl"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x191e170 .param/l "WIDTH" 0 3 35, +C4<00000000000000000000000000100000>;
P_0x191e1b0 .param/l "init" 0 3 36, +C4<00000000000000000000000000000000>;
v0x191e350_0 .net "clk", 0 0, v0x191f350_0;  alias, 1 drivers
v0x191e410_0 .net "ctl", 0 0, L_0x7f3de486d018;  alias, 1 drivers
v0x191e520_0 .net "in", 0 31, v0x191cb10_0;  alias, 1 drivers
v0x191e5f0_0 .var "out", 0 31;
v0x191e690_0 .net "rst", 0 0, v0x191f640_0;  alias, 1 drivers
    .scope S_0x191d660;
T_0 ;
    %wait E_0x1900da0;
    %load/vec4 v0x191dde0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191dcf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x191db70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x191dc30_0;
    %assign/vec4 v0x191dcf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x191db70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191dcf0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x191cda0;
T_1 ;
    %wait E_0x1900da0;
    %load/vec4 v0x191d4e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191d410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x191d2a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x191d340_0;
    %assign/vec4 v0x191d410_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x191d2a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191d410_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x18ef850;
T_2 ;
    %wait E_0x1900da0;
    %load/vec4 v0x191cbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191cb10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x191c960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x191ca20_0;
    %assign/vec4 v0x191cb10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x191c960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191cb10_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x191dfa0;
T_3 ;
    %wait E_0x1900da0;
    %load/vec4 v0x191e690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191e5f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x191e410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x191e520_0;
    %assign/vec4 v0x191e5f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x191e410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x191e5f0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18e9640;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x191f350_0;
    %inv;
    %store/vec4 v0x191f350_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18e9640;
T_5 ;
    %vpi_call 2 23 "$display", "Starting - REMEMBER, rst is NEGATIVE (0=reset signals)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191f350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191f640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191f4d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x191f640_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x191f4d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x191f410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191f4d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x191f4d0_0, 0, 1;
    %delay 15, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18e9640;
T_6 ;
    %vpi_call 2 57 "$monitor", "clk=%b rst=%b flush=%b IF_data=%d ID_data=%d EX_data=%d MEM_data=%d WB_data=%d ", v0x191f350_0, v0x191f640_0, v0x191f4d0_0, v0x191ea60_0, v0x191e950_0, v0x191e820_0, v0x191eb00_0, v0x191ebf0_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipeline_test.v";
    "pipeline.v";
