15:19:38 INFO  : Registering command handlers for SDK TCF services
15:19:39 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
15:19:42 INFO  : XSCT server has started successfully.
15:19:42 INFO  : Successfully done setting XSCT server connection channel  
15:19:42 INFO  : Successfully done setting SDK workspace  
15:19:42 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
15:20:51 INFO  : Example project ultrasonic_driver_bsp_xgpio_example_1 has been created successfully.
15:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:49 INFO  : 'fpga -state' command is executed.
15:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:54 INFO  : 'jtag frequency' command is executed.
15:24:54 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : 'stop' command is executed.
15:24:55 INFO  : 'ps7_init' command is executed.
15:24:55 INFO  : 'ps7_post_config' command is executed.
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:55 INFO  : Memory regions updated for context APU
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : 'con' command is executed.
15:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:55 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver.elf_on_local.tcl'
15:25:07 INFO  : Disconnected from the channel tcfchan#1.
15:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:08 INFO  : 'fpga -state' command is executed.
15:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:09 INFO  : 'jtag frequency' command is executed.
15:25:09 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:09 INFO  : Context for 'APU' is selected.
15:25:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:11 INFO  : Context for 'APU' is selected.
15:25:11 INFO  : 'stop' command is executed.
15:25:11 INFO  : 'ps7_init' command is executed.
15:25:11 INFO  : 'ps7_post_config' command is executed.
15:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:11 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:11 INFO  : Memory regions updated for context APU
15:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:11 INFO  : 'con' command is executed.
15:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver.elf_on_local.tcl'
15:25:29 INFO  : Disconnected from the channel tcfchan#2.
15:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:30 INFO  : 'jtag frequency' command is executed.
15:25:30 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:30 INFO  : Context for 'APU' is selected.
15:25:30 INFO  : System reset is completed.
15:25:33 INFO  : 'after 3000' command is executed.
15:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:35 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
15:25:35 INFO  : Context for 'APU' is selected.
15:25:37 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:37 INFO  : Context for 'APU' is selected.
15:25:37 INFO  : 'ps7_init' command is executed.
15:25:37 INFO  : 'ps7_post_config' command is executed.
15:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:37 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver/Debug/ultrasonic_driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:37 INFO  : Memory regions updated for context APU
15:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:37 INFO  : 'con' command is executed.
15:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver.elf_on_local.tcl'
15:26:38 INFO  : Disconnected from the channel tcfchan#3.
15:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:39 INFO  : 'fpga -state' command is executed.
15:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:39 INFO  : 'jtag frequency' command is executed.
15:26:39 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:39 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:41 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : 'stop' command is executed.
15:26:41 INFO  : 'ps7_init' command is executed.
15:26:41 INFO  : 'ps7_post_config' command is executed.
15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:41 INFO  : Memory regions updated for context APU
15:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:41 INFO  : 'con' command is executed.
15:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:52:38 INFO  : Disconnected from the channel tcfchan#4.
15:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:40 INFO  : 'fpga -state' command is executed.
15:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:41 INFO  : 'jtag frequency' command is executed.
15:52:41 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:41 INFO  : Context for 'APU' is selected.
15:52:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:42 INFO  : Context for 'APU' is selected.
15:52:42 INFO  : 'stop' command is executed.
15:52:42 INFO  : 'ps7_init' command is executed.
15:52:42 INFO  : 'ps7_post_config' command is executed.
15:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:42 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:42 INFO  : Memory regions updated for context APU
15:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:42 INFO  : 'con' command is executed.
15:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:53:20 INFO  : Disconnected from the channel tcfchan#5.
15:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:21 INFO  : 'fpga -state' command is executed.
15:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:21 INFO  : 'jtag frequency' command is executed.
15:53:21 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:21 INFO  : Context for 'APU' is selected.
15:53:23 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:23 INFO  : Context for 'APU' is selected.
15:53:23 INFO  : 'stop' command is executed.
15:53:23 INFO  : 'ps7_init' command is executed.
15:53:23 INFO  : 'ps7_post_config' command is executed.
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:23 INFO  : Memory regions updated for context APU
15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : 'con' command is executed.
15:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:53:34 INFO  : Disconnected from the channel tcfchan#6.
15:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:36 INFO  : 'fpga -state' command is executed.
15:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:36 INFO  : 'jtag frequency' command is executed.
15:53:36 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:36 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:38 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : 'stop' command is executed.
15:53:38 INFO  : 'ps7_init' command is executed.
15:53:38 INFO  : 'ps7_post_config' command is executed.
15:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:38 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:38 INFO  : Memory regions updated for context APU
15:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:38 INFO  : 'con' command is executed.
15:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:38 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:53:52 INFO  : Disconnected from the channel tcfchan#7.
15:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:53 INFO  : 'fpga -state' command is executed.
15:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:53 INFO  : 'jtag frequency' command is executed.
15:53:53 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:53 INFO  : Context for 'APU' is selected.
15:53:54 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:54 INFO  : Context for 'APU' is selected.
15:53:54 INFO  : 'stop' command is executed.
15:53:55 INFO  : 'ps7_init' command is executed.
15:53:55 INFO  : 'ps7_post_config' command is executed.
15:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:55 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:55 INFO  : Memory regions updated for context APU
15:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:55 INFO  : 'con' command is executed.
15:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:55 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:54:02 INFO  : Disconnected from the channel tcfchan#8.
15:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:03 INFO  : 'fpga -state' command is executed.
15:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:03 INFO  : 'jtag frequency' command is executed.
15:54:03 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:03 INFO  : Context for 'APU' is selected.
15:54:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:04 INFO  : Context for 'APU' is selected.
15:54:04 INFO  : 'stop' command is executed.
15:54:05 INFO  : 'ps7_init' command is executed.
15:54:05 INFO  : 'ps7_post_config' command is executed.
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:05 INFO  : Memory regions updated for context APU
15:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:05 INFO  : 'con' command is executed.
15:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:55:43 INFO  : Disconnected from the channel tcfchan#9.
15:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:44 INFO  : 'fpga -state' command is executed.
15:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:44 INFO  : 'jtag frequency' command is executed.
15:55:44 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:44 INFO  : Context for 'APU' is selected.
15:55:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:46 INFO  : Context for 'APU' is selected.
15:55:46 INFO  : 'stop' command is executed.
15:55:46 INFO  : 'ps7_init' command is executed.
15:55:46 INFO  : 'ps7_post_config' command is executed.
15:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:46 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:46 INFO  : Memory regions updated for context APU
15:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:46 INFO  : 'con' command is executed.
15:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:57:42 INFO  : Disconnected from the channel tcfchan#10.
15:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:43 INFO  : 'fpga -state' command is executed.
15:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:44 INFO  : 'jtag frequency' command is executed.
15:57:44 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:44 INFO  : Context for 'APU' is selected.
15:57:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:45 INFO  : Context for 'APU' is selected.
15:57:45 INFO  : 'stop' command is executed.
15:57:45 INFO  : 'ps7_init' command is executed.
15:57:45 INFO  : 'ps7_post_config' command is executed.
15:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:45 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:45 INFO  : Memory regions updated for context APU
15:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:45 INFO  : 'con' command is executed.
15:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:57:59 INFO  : Disconnected from the channel tcfchan#11.
15:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:00 INFO  : 'jtag frequency' command is executed.
15:58:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:00 INFO  : Context for 'APU' is selected.
15:58:00 INFO  : System reset is completed.
15:58:03 INFO  : 'after 3000' command is executed.
15:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
15:58:06 INFO  : Context for 'APU' is selected.
15:58:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:07 INFO  : Context for 'APU' is selected.
15:58:07 INFO  : 'ps7_init' command is executed.
15:58:07 INFO  : 'ps7_post_config' command is executed.
15:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:08 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:08 INFO  : Memory regions updated for context APU
15:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:08 INFO  : 'con' command is executed.
15:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:58:17 INFO  : Disconnected from the channel tcfchan#12.
15:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:18 INFO  : 'jtag frequency' command is executed.
15:58:18 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:18 INFO  : Context for 'APU' is selected.
15:58:18 INFO  : System reset is completed.
15:58:21 INFO  : 'after 3000' command is executed.
15:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
15:58:24 INFO  : Context for 'APU' is selected.
15:58:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:25 INFO  : Context for 'APU' is selected.
15:58:26 INFO  : 'ps7_init' command is executed.
15:58:26 INFO  : 'ps7_post_config' command is executed.
15:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:26 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:26 INFO  : Memory regions updated for context APU
15:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:26 INFO  : 'con' command is executed.
15:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
15:58:37 INFO  : Disconnected from the channel tcfchan#13.
15:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:38 INFO  : 'jtag frequency' command is executed.
15:58:38 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:38 INFO  : Context for 'APU' is selected.
15:58:38 INFO  : System reset is completed.
15:58:41 INFO  : 'after 3000' command is executed.
15:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
15:58:44 INFO  : Context for 'APU' is selected.
15:58:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
15:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:45 INFO  : Context for 'APU' is selected.
15:58:46 INFO  : 'ps7_init' command is executed.
15:58:46 INFO  : 'ps7_post_config' command is executed.
15:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:46 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:46 INFO  : Memory regions updated for context APU
15:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:46 INFO  : 'con' command is executed.
15:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:06:50 INFO  : Disconnected from the channel tcfchan#14.
16:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:51 INFO  : 'jtag frequency' command is executed.
16:06:51 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:51 INFO  : Context for 'APU' is selected.
16:06:51 INFO  : System reset is completed.
16:06:54 INFO  : 'after 3000' command is executed.
16:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:56 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:06:57 INFO  : Context for 'APU' is selected.
16:06:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:58 INFO  : Context for 'APU' is selected.
16:06:58 INFO  : 'ps7_init' command is executed.
16:06:58 INFO  : 'ps7_post_config' command is executed.
16:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:58 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:58 INFO  : Memory regions updated for context APU
16:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:58 INFO  : 'con' command is executed.
16:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:10:10 INFO  : Disconnected from the channel tcfchan#15.
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:12 INFO  : 'jtag frequency' command is executed.
16:10:12 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:12 INFO  : Context for 'APU' is selected.
16:10:12 INFO  : System reset is completed.
16:10:15 INFO  : 'after 3000' command is executed.
16:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:10:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:10:17 INFO  : Context for 'APU' is selected.
16:10:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:19 INFO  : Context for 'APU' is selected.
16:10:19 INFO  : 'ps7_init' command is executed.
16:10:19 INFO  : 'ps7_post_config' command is executed.
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:19 INFO  : Memory regions updated for context APU
16:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:19 INFO  : 'con' command is executed.
16:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:10:19 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:11:24 INFO  : Disconnected from the channel tcfchan#16.
16:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:25 INFO  : 'jtag frequency' command is executed.
16:11:25 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:25 INFO  : Context for 'APU' is selected.
16:11:25 INFO  : System reset is completed.
16:11:28 INFO  : 'after 3000' command is executed.
16:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:11:31 INFO  : Context for 'APU' is selected.
16:11:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:11:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:33 INFO  : Context for 'APU' is selected.
16:11:33 INFO  : 'ps7_init' command is executed.
16:11:33 INFO  : 'ps7_post_config' command is executed.
16:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:33 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:33 INFO  : Memory regions updated for context APU
16:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:33 INFO  : 'con' command is executed.
16:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:11:56 INFO  : Disconnected from the channel tcfchan#17.
16:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:58 INFO  : 'jtag frequency' command is executed.
16:11:58 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:58 INFO  : Context for 'APU' is selected.
16:11:58 INFO  : System reset is completed.
16:12:01 INFO  : 'after 3000' command is executed.
16:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:12:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:12:03 INFO  : Context for 'APU' is selected.
16:12:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:05 INFO  : Context for 'APU' is selected.
16:12:05 INFO  : 'ps7_init' command is executed.
16:12:05 INFO  : 'ps7_post_config' command is executed.
16:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:05 INFO  : Memory regions updated for context APU
16:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:05 INFO  : 'con' command is executed.
16:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:12:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:18:19 INFO  : Disconnected from the channel tcfchan#18.
16:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:20 INFO  : 'jtag frequency' command is executed.
16:18:20 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:20 INFO  : Context for 'APU' is selected.
16:18:20 INFO  : System reset is completed.
16:18:23 INFO  : 'after 3000' command is executed.
16:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:18:26 INFO  : Context for 'APU' is selected.
16:18:27 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:27 INFO  : Context for 'APU' is selected.
16:18:27 INFO  : 'ps7_init' command is executed.
16:18:27 INFO  : 'ps7_post_config' command is executed.
16:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:27 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:27 INFO  : Memory regions updated for context APU
16:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:27 INFO  : 'con' command is executed.
16:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:18:27 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:32:32 INFO  : Registering command handlers for SDK TCF services
16:32:33 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
16:32:36 INFO  : XSCT server has started successfully.
16:32:37 INFO  : Successfully done setting XSCT server connection channel  
16:32:37 INFO  : Successfully done setting SDK workspace  
16:32:37 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
16:32:37 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
16:34:26 INFO  : Registering command handlers for SDK TCF services
16:34:28 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
16:34:31 INFO  : XSCT server has started successfully.
16:34:31 INFO  : Successfully done setting XSCT server connection channel  
16:34:31 INFO  : Successfully done setting SDK workspace  
16:34:31 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
16:34:31 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
16:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:08 INFO  : 'jtag frequency' command is executed.
16:35:08 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:08 INFO  : Context for 'APU' is selected.
16:35:08 INFO  : System reset is completed.
16:35:11 INFO  : 'after 3000' command is executed.
16:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:35:13 INFO  : Context for 'APU' is selected.
16:35:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:13 INFO  : Context for 'APU' is selected.
16:35:14 INFO  : 'ps7_init' command is executed.
16:35:14 INFO  : 'ps7_post_config' command is executed.
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:14 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:14 INFO  : Memory regions updated for context APU
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:14 INFO  : 'con' command is executed.
16:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
16:56:56 INFO  : Registering command handlers for SDK TCF services
16:56:58 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
16:57:01 INFO  : XSCT server has started successfully.
16:57:01 INFO  : Successfully done setting XSCT server connection channel  
16:57:01 INFO  : Successfully done setting SDK workspace  
16:57:01 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
16:57:01 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
16:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:34 INFO  : 'jtag frequency' command is executed.
16:59:34 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:34 INFO  : Context for 'APU' is selected.
16:59:35 INFO  : System reset is completed.
16:59:38 INFO  : 'after 3000' command is executed.
16:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:59:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
16:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : 'ps7_init' command is executed.
16:59:40 INFO  : 'ps7_post_config' command is executed.
16:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:41 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:41 INFO  : Memory regions updated for context APU
16:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:41 INFO  : 'con' command is executed.
16:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:59:41 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:01:05 INFO  : Disconnected from the channel tcfchan#1.
17:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:06 INFO  : 'jtag frequency' command is executed.
17:01:06 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:06 INFO  : Context for 'APU' is selected.
17:01:06 INFO  : System reset is completed.
17:01:09 INFO  : 'after 3000' command is executed.
17:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:01:11 INFO  : Context for 'APU' is selected.
17:01:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:01:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:13 INFO  : Context for 'APU' is selected.
17:01:13 INFO  : 'ps7_init' command is executed.
17:01:13 INFO  : 'ps7_post_config' command is executed.
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:13 INFO  : Memory regions updated for context APU
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : 'con' command is executed.
17:01:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:13 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:02:04 INFO  : Disconnected from the channel tcfchan#2.
17:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:05 INFO  : 'jtag frequency' command is executed.
17:02:05 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:05 INFO  : Context for 'APU' is selected.
17:02:05 INFO  : System reset is completed.
17:02:08 INFO  : 'after 3000' command is executed.
17:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:02:11 INFO  : Context for 'APU' is selected.
17:02:12 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:12 INFO  : Context for 'APU' is selected.
17:02:12 INFO  : 'ps7_init' command is executed.
17:02:12 INFO  : 'ps7_post_config' command is executed.
17:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:12 INFO  : Memory regions updated for context APU
17:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:13 INFO  : 'con' command is executed.
17:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:13 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:05:58 INFO  : Disconnected from the channel tcfchan#3.
17:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:59 INFO  : 'jtag frequency' command is executed.
17:05:59 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:00 INFO  : Context for 'APU' is selected.
17:06:00 INFO  : System reset is completed.
17:06:03 INFO  : 'after 3000' command is executed.
17:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:06:05 INFO  : Context for 'APU' is selected.
17:06:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:06 INFO  : Context for 'APU' is selected.
17:06:07 INFO  : 'ps7_init' command is executed.
17:06:07 INFO  : 'ps7_post_config' command is executed.
17:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:07 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:07 INFO  : Memory regions updated for context APU
17:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:07 INFO  : 'con' command is executed.
17:06:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:06:25 INFO  : Disconnected from the channel tcfchan#4.
17:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:26 INFO  : 'jtag frequency' command is executed.
17:06:26 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:26 INFO  : Context for 'APU' is selected.
17:06:26 INFO  : System reset is completed.
17:06:29 INFO  : 'after 3000' command is executed.
17:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:06:31 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:33 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : 'ps7_init' command is executed.
17:06:33 INFO  : 'ps7_post_config' command is executed.
17:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:33 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:33 INFO  : Memory regions updated for context APU
17:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:33 INFO  : 'con' command is executed.
17:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:06:59 INFO  : Disconnected from the channel tcfchan#5.
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:00 INFO  : 'jtag frequency' command is executed.
17:07:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:00 INFO  : Context for 'APU' is selected.
17:07:00 INFO  : System reset is completed.
17:07:03 INFO  : 'after 3000' command is executed.
17:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:07:06 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : 'ps7_init' command is executed.
17:07:07 INFO  : 'ps7_post_config' command is executed.
17:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:07 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:07 INFO  : Memory regions updated for context APU
17:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:07 INFO  : 'con' command is executed.
17:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:07:24 INFO  : Disconnected from the channel tcfchan#6.
17:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:25 INFO  : 'jtag frequency' command is executed.
17:07:25 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:25 INFO  : Context for 'APU' is selected.
17:07:25 INFO  : System reset is completed.
17:07:28 INFO  : 'after 3000' command is executed.
17:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:07:31 INFO  : Context for 'APU' is selected.
17:07:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:32 INFO  : Context for 'APU' is selected.
17:07:32 INFO  : 'ps7_init' command is executed.
17:07:32 INFO  : 'ps7_post_config' command is executed.
17:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:33 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:33 INFO  : Memory regions updated for context APU
17:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:33 INFO  : 'con' command is executed.
17:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:07:52 INFO  : Disconnected from the channel tcfchan#7.
17:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:53 INFO  : 'jtag frequency' command is executed.
17:07:53 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:53 INFO  : Context for 'APU' is selected.
17:07:53 INFO  : System reset is completed.
17:07:56 INFO  : 'after 3000' command is executed.
17:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:07:58 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:00 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : 'ps7_init' command is executed.
17:08:00 INFO  : 'ps7_post_config' command is executed.
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:00 INFO  : Memory regions updated for context APU
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : 'con' command is executed.
17:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:08:00 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:15:57 INFO  : Disconnected from the channel tcfchan#8.
17:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:58 INFO  : 'jtag frequency' command is executed.
17:15:58 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:58 INFO  : Context for 'APU' is selected.
17:15:58 INFO  : System reset is completed.
17:16:01 INFO  : 'after 3000' command is executed.
17:17:23 INFO  : Registering command handlers for SDK TCF services
17:17:24 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
17:17:27 INFO  : XSCT server has started successfully.
17:17:27 INFO  : Successfully done setting XSCT server connection channel  
17:17:27 INFO  : Successfully done setting SDK workspace  
17:17:27 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
17:17:27 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
17:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:05 INFO  : 'jtag frequency' command is executed.
17:18:05 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:05 INFO  : Context for 'APU' is selected.
17:18:05 INFO  : System reset is completed.
17:18:08 INFO  : 'after 3000' command is executed.
17:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : 'ps7_init' command is executed.
17:18:11 INFO  : 'ps7_post_config' command is executed.
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:11 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:11 INFO  : Memory regions updated for context APU
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:11 INFO  : 'con' command is executed.
17:18:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:11 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:20:11 INFO  : Disconnected from the channel tcfchan#1.
17:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:13 INFO  : 'jtag frequency' command is executed.
17:20:13 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:13 INFO  : Context for 'APU' is selected.
17:20:13 INFO  : System reset is completed.
17:20:16 INFO  : 'after 3000' command is executed.
17:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:20:18 INFO  : Context for 'APU' is selected.
17:20:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:20 INFO  : Context for 'APU' is selected.
17:20:20 INFO  : 'ps7_init' command is executed.
17:20:20 INFO  : 'ps7_post_config' command is executed.
17:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:20 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:20 INFO  : Memory regions updated for context APU
17:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:20 INFO  : 'con' command is executed.
17:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
17:23:54 INFO  : Disconnected from the channel tcfchan#2.
17:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:56 INFO  : 'jtag frequency' command is executed.
17:23:56 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:56 INFO  : Context for 'APU' is selected.
17:23:56 INFO  : System reset is completed.
17:23:59 INFO  : 'after 3000' command is executed.
17:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:01 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
17:24:01 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
17:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : 'ps7_init' command is executed.
17:24:03 INFO  : 'ps7_post_config' command is executed.
17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:03 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:03 INFO  : Memory regions updated for context APU
17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:03 INFO  : 'con' command is executed.
17:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:03 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:02:49 INFO  : Registering command handlers for SDK TCF services
18:02:51 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
18:02:54 INFO  : XSCT server has started successfully.
18:02:54 INFO  : Successfully done setting XSCT server connection channel  
18:02:54 INFO  : Successfully done setting SDK workspace  
18:02:54 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
18:02:54 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
18:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:30 INFO  : 'jtag frequency' command is executed.
18:04:30 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:30 INFO  : Context for 'APU' is selected.
18:04:31 INFO  : System reset is completed.
18:04:34 INFO  : 'after 3000' command is executed.
18:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:36 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:04:36 INFO  : Context for 'APU' is selected.
18:04:36 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:36 INFO  : Context for 'APU' is selected.
18:04:36 INFO  : 'ps7_init' command is executed.
18:04:36 INFO  : 'ps7_post_config' command is executed.
18:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:37 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:37 INFO  : Memory regions updated for context APU
18:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:37 INFO  : 'con' command is executed.
18:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:04:58 INFO  : Disconnected from the channel tcfchan#1.
18:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:00 INFO  : 'jtag frequency' command is executed.
18:05:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:00 INFO  : Context for 'APU' is selected.
18:05:00 INFO  : System reset is completed.
18:05:03 INFO  : 'after 3000' command is executed.
18:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:05 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:05:05 INFO  : Context for 'APU' is selected.
18:05:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:06 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : 'ps7_init' command is executed.
18:05:07 INFO  : 'ps7_post_config' command is executed.
18:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:07 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:07 INFO  : Memory regions updated for context APU
18:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:07 INFO  : 'con' command is executed.
18:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:07 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:05:25 INFO  : Disconnected from the channel tcfchan#2.
18:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:26 INFO  : 'jtag frequency' command is executed.
18:05:26 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:26 INFO  : Context for 'APU' is selected.
18:05:26 INFO  : System reset is completed.
18:05:29 INFO  : 'after 3000' command is executed.
18:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:05:32 INFO  : Context for 'APU' is selected.
18:05:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:33 INFO  : Context for 'APU' is selected.
18:05:34 INFO  : 'ps7_init' command is executed.
18:05:34 INFO  : 'ps7_post_config' command is executed.
18:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:34 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:34 INFO  : Memory regions updated for context APU
18:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:34 INFO  : 'con' command is executed.
18:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:05:45 INFO  : Disconnected from the channel tcfchan#3.
18:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:46 INFO  : 'jtag frequency' command is executed.
18:05:46 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:46 INFO  : Context for 'APU' is selected.
18:05:46 INFO  : System reset is completed.
18:05:49 INFO  : 'after 3000' command is executed.
18:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:52 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:05:52 INFO  : Context for 'APU' is selected.
18:05:53 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:53 INFO  : Context for 'APU' is selected.
18:05:53 INFO  : 'ps7_init' command is executed.
18:05:53 INFO  : 'ps7_post_config' command is executed.
18:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:54 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:54 INFO  : Memory regions updated for context APU
18:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:54 INFO  : 'con' command is executed.
18:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:54 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:06:16 INFO  : Disconnected from the channel tcfchan#4.
18:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:17 INFO  : 'jtag frequency' command is executed.
18:06:17 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:17 INFO  : Context for 'APU' is selected.
18:06:17 INFO  : System reset is completed.
18:06:20 INFO  : 'after 3000' command is executed.
18:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:06:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:06:22 INFO  : Context for 'APU' is selected.
18:06:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:24 INFO  : Context for 'APU' is selected.
18:06:24 INFO  : 'ps7_init' command is executed.
18:06:24 INFO  : 'ps7_post_config' command is executed.
18:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:24 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:24 INFO  : Memory regions updated for context APU
18:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:24 INFO  : 'con' command is executed.
18:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:06:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:07:26 INFO  : Disconnected from the channel tcfchan#5.
18:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:27 INFO  : 'jtag frequency' command is executed.
18:07:27 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:27 INFO  : Context for 'APU' is selected.
18:07:27 INFO  : System reset is completed.
18:07:30 INFO  : 'after 3000' command is executed.
18:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:32 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:07:33 INFO  : Context for 'APU' is selected.
18:07:34 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:34 INFO  : Context for 'APU' is selected.
18:07:34 INFO  : 'ps7_init' command is executed.
18:07:34 INFO  : 'ps7_post_config' command is executed.
18:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:34 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:34 INFO  : Memory regions updated for context APU
18:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:34 INFO  : 'con' command is executed.
18:07:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:34 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:08:44 INFO  : Disconnected from the channel tcfchan#6.
18:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:45 INFO  : 'jtag frequency' command is executed.
18:08:45 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:45 INFO  : Context for 'APU' is selected.
18:08:45 INFO  : System reset is completed.
18:08:48 INFO  : 'after 3000' command is executed.
18:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:08:51 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:08:51 INFO  : Context for 'APU' is selected.
18:08:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:52 INFO  : Context for 'APU' is selected.
18:08:53 INFO  : 'ps7_init' command is executed.
18:08:53 INFO  : 'ps7_post_config' command is executed.
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:53 INFO  : Memory regions updated for context APU
18:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:53 INFO  : 'con' command is executed.
18:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:08:53 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:12:16 INFO  : Disconnected from the channel tcfchan#7.
18:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:17 INFO  : 'jtag frequency' command is executed.
18:12:17 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:17 INFO  : Context for 'APU' is selected.
18:12:17 INFO  : System reset is completed.
18:12:20 INFO  : 'after 3000' command is executed.
18:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:12:23 INFO  : Context for 'APU' is selected.
18:12:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:24 INFO  : Context for 'APU' is selected.
18:12:24 INFO  : 'ps7_init' command is executed.
18:12:24 INFO  : 'ps7_post_config' command is executed.
18:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:24 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:24 INFO  : Memory regions updated for context APU
18:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:25 INFO  : 'con' command is executed.
18:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:12:25 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:25:37 INFO  : Disconnected from the channel tcfchan#8.
18:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:25:38 INFO  : 'jtag frequency' command is executed.
18:25:38 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:38 INFO  : Context for 'APU' is selected.
18:25:38 INFO  : System reset is completed.
18:25:41 INFO  : 'after 3000' command is executed.
18:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:25:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:25:43 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:45 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : 'ps7_init' command is executed.
18:25:45 INFO  : 'ps7_post_config' command is executed.
18:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:45 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:45 INFO  : Memory regions updated for context APU
18:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:45 INFO  : 'con' command is executed.
18:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:25:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
18:26:32 INFO  : Disconnected from the channel tcfchan#9.
18:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:33 INFO  : 'jtag frequency' command is executed.
18:26:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:33 INFO  : Context for 'APU' is selected.
18:26:33 INFO  : System reset is completed.
18:26:36 INFO  : 'after 3000' command is executed.
18:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
18:26:39 INFO  : Context for 'APU' is selected.
18:26:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
18:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:40 INFO  : Context for 'APU' is selected.
18:26:40 INFO  : 'ps7_init' command is executed.
18:26:40 INFO  : 'ps7_post_config' command is executed.
18:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:40 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:40 INFO  : Memory regions updated for context APU
18:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:40 INFO  : 'con' command is executed.
18:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:26:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
10:05:11 INFO  : Disconnected from the channel tcfchan#10.
21:50:31 INFO  : Registering command handlers for SDK TCF services
21:50:33 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
21:50:36 INFO  : XSCT server has started successfully.
21:50:36 INFO  : Successfully done setting XSCT server connection channel  
21:50:36 INFO  : Successfully done setting SDK workspace  
21:50:36 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
21:50:36 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
21:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:25 INFO  : 'jtag frequency' command is executed.
21:53:25 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:25 INFO  : Context for 'APU' is selected.
21:53:25 INFO  : System reset is completed.
21:53:28 INFO  : 'after 3000' command is executed.
21:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:53:31 INFO  : Context for 'APU' is selected.
21:53:31 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:31 INFO  : Context for 'APU' is selected.
21:53:31 INFO  : 'ps7_init' command is executed.
21:53:31 INFO  : 'ps7_post_config' command is executed.
21:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:31 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:32 INFO  : Memory regions updated for context APU
21:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:32 INFO  : 'con' command is executed.
21:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:41:40 INFO  : Disconnected from the channel tcfchan#1.
23:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:41:41 INFO  : 'jtag frequency' command is executed.
23:41:41 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:41 INFO  : Context for 'APU' is selected.
23:41:41 INFO  : System reset is completed.
23:41:44 INFO  : 'after 3000' command is executed.
23:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:41:47 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:41:47 INFO  : Context for 'APU' is selected.
23:41:48 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:48 INFO  : Context for 'APU' is selected.
23:41:48 INFO  : 'ps7_init' command is executed.
23:41:48 INFO  : 'ps7_post_config' command is executed.
23:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:48 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:49 INFO  : Memory regions updated for context APU
23:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:49 INFO  : 'con' command is executed.
23:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:41:49 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:05:34 INFO  : Disconnected from the channel tcfchan#2.
11:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:00 INFO  : 'jtag frequency' command is executed.
11:06:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:00 INFO  : Context for 'APU' is selected.
11:06:01 INFO  : System reset is completed.
11:06:04 INFO  : 'after 3000' command is executed.
11:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
11:06:06 INFO  : Context for 'APU' is selected.
11:06:07 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
11:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:07 INFO  : Context for 'APU' is selected.
11:06:08 INFO  : 'ps7_init' command is executed.
11:06:08 INFO  : 'ps7_post_config' command is executed.
11:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:08 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:08 INFO  : Memory regions updated for context APU
11:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:08 INFO  : 'con' command is executed.
11:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:06:38 INFO  : Disconnected from the channel tcfchan#3.
11:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:39 INFO  : 'jtag frequency' command is executed.
11:06:39 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:39 INFO  : Context for 'APU' is selected.
11:06:39 INFO  : System reset is completed.
11:06:42 INFO  : 'after 3000' command is executed.
11:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
11:06:44 INFO  : Context for 'APU' is selected.
11:06:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
11:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:46 INFO  : Context for 'APU' is selected.
11:06:46 INFO  : 'ps7_init' command is executed.
11:06:46 INFO  : 'ps7_post_config' command is executed.
11:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:46 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:46 INFO  : Memory regions updated for context APU
11:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:46 INFO  : 'con' command is executed.
11:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:08:35 INFO  : Disconnected from the channel tcfchan#4.
11:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:36 INFO  : 'jtag frequency' command is executed.
11:08:36 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:36 INFO  : Context for 'APU' is selected.
11:08:36 INFO  : System reset is completed.
11:08:39 INFO  : 'after 3000' command is executed.
11:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
11:08:42 INFO  : Context for 'APU' is selected.
11:08:43 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
11:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:43 INFO  : Context for 'APU' is selected.
11:08:43 INFO  : 'ps7_init' command is executed.
11:08:43 INFO  : 'ps7_post_config' command is executed.
11:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:43 INFO  : Memory regions updated for context APU
11:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:43 INFO  : 'con' command is executed.
11:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:09:05 INFO  : Disconnected from the channel tcfchan#5.
11:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:06 INFO  : 'jtag frequency' command is executed.
11:09:06 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:06 INFO  : Context for 'APU' is selected.
11:09:07 INFO  : System reset is completed.
11:09:10 INFO  : 'after 3000' command is executed.
11:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:12 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
11:09:12 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
11:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:13 INFO  : Context for 'APU' is selected.
11:09:14 INFO  : 'ps7_init' command is executed.
11:09:14 INFO  : 'ps7_post_config' command is executed.
11:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:14 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:14 INFO  : Memory regions updated for context APU
11:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:14 INFO  : 'con' command is executed.
11:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:14 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:10:36 INFO  : Disconnected from the channel tcfchan#6.
11:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:10:38 INFO  : 'jtag frequency' command is executed.
11:10:38 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:38 INFO  : Context for 'APU' is selected.
11:10:38 INFO  : System reset is completed.
11:10:41 INFO  : 'after 3000' command is executed.
11:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:10:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
11:10:43 INFO  : Context for 'APU' is selected.
11:10:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
11:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:45 INFO  : Context for 'APU' is selected.
11:10:45 INFO  : 'ps7_init' command is executed.
11:10:45 INFO  : 'ps7_post_config' command is executed.
11:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:45 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:45 INFO  : Memory regions updated for context APU
11:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:45 INFO  : 'con' command is executed.
11:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:10:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
11:18:17 INFO  : Disconnected from the channel tcfchan#7.
12:02:59 INFO  : Registering command handlers for SDK TCF services
12:03:00 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
12:03:03 INFO  : XSCT server has started successfully.
12:03:04 INFO  : Successfully done setting XSCT server connection channel  
12:03:04 INFO  : Successfully done setting SDK workspace  
12:03:04 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
12:03:04 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
12:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
12:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:52 INFO  : 'jtag frequency' command is executed.
12:04:52 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:52 INFO  : Context for 'APU' is selected.
12:04:52 INFO  : System reset is completed.
12:04:55 INFO  : 'after 3000' command is executed.
12:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:58 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
12:04:58 INFO  : Context for 'APU' is selected.
12:04:58 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
12:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:58 INFO  : Context for 'APU' is selected.
12:04:58 INFO  : 'ps7_init' command is executed.
12:04:58 INFO  : 'ps7_post_config' command is executed.
12:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:58 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:58 INFO  : Memory regions updated for context APU
12:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:58 INFO  : 'con' command is executed.
12:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:58 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
12:10:31 INFO  : Disconnected from the channel tcfchan#1.
19:33:54 INFO  : Registering command handlers for SDK TCF services
19:33:56 INFO  : Launching XSCT server: xsct -n -interactive /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/temp_xsdb_launch_script.tcl
19:33:59 INFO  : XSCT server has started successfully.
19:33:59 INFO  : Successfully done setting XSCT server connection channel  
19:33:59 INFO  : Successfully done setting SDK workspace  
19:33:59 INFO  : Processing command line option -hwspec /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper.hdf.
19:33:59 INFO  : Checking for hwspec changes in the project ultrasonic_unit_wrapper_hw_platform_0.
20:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
20:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:42 INFO  : 'jtag frequency' command is executed.
20:33:42 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:42 INFO  : Context for 'APU' is selected.
20:33:42 INFO  : System reset is completed.
20:33:45 INFO  : 'after 3000' command is executed.
20:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:47 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
20:33:47 INFO  : Context for 'APU' is selected.
20:33:47 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
20:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:47 INFO  : Context for 'APU' is selected.
20:33:48 INFO  : 'ps7_init' command is executed.
20:33:48 INFO  : 'ps7_post_config' command is executed.
20:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:48 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:48 INFO  : Memory regions updated for context APU
20:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:48 INFO  : 'con' command is executed.
20:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:48 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
20:41:21 INFO  : Disconnected from the channel tcfchan#1.
20:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:25 INFO  : 'jtag frequency' command is executed.
20:41:25 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:25 INFO  : Context for 'APU' is selected.
20:41:25 INFO  : System reset is completed.
20:41:28 INFO  : 'after 3000' command is executed.
20:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:30 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
20:41:30 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
20:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:32 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : 'ps7_init' command is executed.
20:41:32 INFO  : 'ps7_post_config' command is executed.
20:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:32 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:32 INFO  : Memory regions updated for context APU
20:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:32 INFO  : 'con' command is executed.
20:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:32 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
20:57:57 INFO  : Disconnected from the channel tcfchan#2.
20:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:59 INFO  : 'jtag frequency' command is executed.
20:57:59 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:59 INFO  : Context for 'APU' is selected.
20:57:59 INFO  : System reset is completed.
20:58:02 INFO  : 'after 3000' command is executed.
20:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:04 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
20:58:04 INFO  : Context for 'APU' is selected.
20:58:06 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
20:58:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:06 INFO  : Context for 'APU' is selected.
20:58:06 INFO  : 'ps7_init' command is executed.
20:58:06 INFO  : 'ps7_post_config' command is executed.
20:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:06 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:06 INFO  : Memory regions updated for context APU
20:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:06 INFO  : 'con' command is executed.
20:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:06 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:00:07 INFO  : Disconnected from the channel tcfchan#3.
21:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:08 INFO  : 'jtag frequency' command is executed.
21:00:08 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:08 INFO  : Context for 'APU' is selected.
21:00:08 INFO  : System reset is completed.
21:00:11 INFO  : 'after 3000' command is executed.
21:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:14 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:00:14 INFO  : Context for 'APU' is selected.
21:00:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:15 INFO  : Context for 'APU' is selected.
21:00:15 INFO  : 'ps7_init' command is executed.
21:00:15 INFO  : 'ps7_post_config' command is executed.
21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:15 INFO  : Memory regions updated for context APU
21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : 'con' command is executed.
21:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:15 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:17:36 INFO  : Disconnected from the channel tcfchan#4.
21:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:17:37 INFO  : 'jtag frequency' command is executed.
21:17:37 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:37 INFO  : Context for 'APU' is selected.
21:17:37 INFO  : System reset is completed.
21:17:40 INFO  : 'after 3000' command is executed.
21:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:43 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:17:43 INFO  : Context for 'APU' is selected.
21:17:44 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:44 INFO  : Context for 'APU' is selected.
21:17:44 INFO  : 'ps7_init' command is executed.
21:17:44 INFO  : 'ps7_post_config' command is executed.
21:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:45 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:45 INFO  : Memory regions updated for context APU
21:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:45 INFO  : 'con' command is executed.
21:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:45 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:18:12 INFO  : Disconnected from the channel tcfchan#5.
21:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:13 INFO  : 'jtag frequency' command is executed.
21:18:13 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:13 INFO  : Context for 'APU' is selected.
21:18:13 INFO  : System reset is completed.
21:18:16 INFO  : 'after 3000' command is executed.
21:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:18 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:18:18 INFO  : Context for 'APU' is selected.
21:18:20 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:20 INFO  : Context for 'APU' is selected.
21:18:20 INFO  : 'ps7_init' command is executed.
21:18:20 INFO  : 'ps7_post_config' command is executed.
21:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:20 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:20 INFO  : Memory regions updated for context APU
21:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:20 INFO  : 'con' command is executed.
21:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:25:14 INFO  : Disconnected from the channel tcfchan#6.
21:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:15 INFO  : 'jtag frequency' command is executed.
21:25:15 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:15 INFO  : Context for 'APU' is selected.
21:25:15 INFO  : System reset is completed.
21:25:18 INFO  : 'after 3000' command is executed.
21:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:21 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:25:21 INFO  : Context for 'APU' is selected.
21:25:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:22 INFO  : Context for 'APU' is selected.
21:25:22 INFO  : 'ps7_init' command is executed.
21:25:22 INFO  : 'ps7_post_config' command is executed.
21:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:23 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:23 INFO  : Memory regions updated for context APU
21:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:23 INFO  : 'con' command is executed.
21:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:25:23 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:28:31 INFO  : Disconnected from the channel tcfchan#7.
21:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:45 INFO  : 'jtag frequency' command is executed.
21:28:45 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:45 INFO  : Context for 'APU' is selected.
21:28:45 INFO  : System reset is completed.
21:28:48 INFO  : 'after 3000' command is executed.
21:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:28:51 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:52 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : 'ps7_init' command is executed.
21:28:52 INFO  : 'ps7_post_config' command is executed.
21:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:52 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:52 INFO  : Memory regions updated for context APU
21:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:52 INFO  : 'con' command is executed.
21:28:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:29:21 INFO  : Disconnected from the channel tcfchan#8.
21:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:22 INFO  : 'jtag frequency' command is executed.
21:29:22 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:22 INFO  : Context for 'APU' is selected.
21:29:23 INFO  : System reset is completed.
21:29:26 INFO  : 'after 3000' command is executed.
21:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:28 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:29:28 INFO  : Context for 'APU' is selected.
21:29:30 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:30 INFO  : Context for 'APU' is selected.
21:29:30 INFO  : 'ps7_init' command is executed.
21:29:30 INFO  : 'ps7_post_config' command is executed.
21:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:30 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:30 INFO  : Memory regions updated for context APU
21:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:30 INFO  : 'con' command is executed.
21:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:30 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:29:44 INFO  : Disconnected from the channel tcfchan#9.
21:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:57 INFO  : 'jtag frequency' command is executed.
21:29:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:57 INFO  : Context for 'APU' is selected.
21:29:57 INFO  : System reset is completed.
21:30:00 INFO  : 'after 3000' command is executed.
21:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:30:03 INFO  : Context for 'APU' is selected.
21:30:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:04 INFO  : Context for 'APU' is selected.
21:30:05 INFO  : 'ps7_init' command is executed.
21:30:05 INFO  : 'ps7_post_config' command is executed.
21:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:05 INFO  : Memory regions updated for context APU
21:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:05 INFO  : 'con' command is executed.
21:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:41:25 INFO  : Disconnected from the channel tcfchan#10.
21:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:26 INFO  : 'jtag frequency' command is executed.
21:41:26 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:26 INFO  : Context for 'APU' is selected.
21:41:26 INFO  : System reset is completed.
21:41:29 INFO  : 'after 3000' command is executed.
21:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:31 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:41:31 INFO  : Context for 'APU' is selected.
21:41:33 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:33 INFO  : Context for 'APU' is selected.
21:41:33 INFO  : 'ps7_init' command is executed.
21:41:33 INFO  : 'ps7_post_config' command is executed.
21:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:33 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:33 INFO  : Memory regions updated for context APU
21:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:33 INFO  : 'con' command is executed.
21:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:33 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:46:34 INFO  : Disconnected from the channel tcfchan#11.
21:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:35 INFO  : 'jtag frequency' command is executed.
21:46:36 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:36 INFO  : Context for 'APU' is selected.
21:46:36 INFO  : System reset is completed.
21:46:39 INFO  : 'after 3000' command is executed.
21:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:46:41 INFO  : Context for 'APU' is selected.
21:46:43 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:43 INFO  : Context for 'APU' is selected.
21:46:43 INFO  : 'ps7_init' command is executed.
21:46:43 INFO  : 'ps7_post_config' command is executed.
21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:43 INFO  : Memory regions updated for context APU
21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : 'con' command is executed.
21:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:47:31 INFO  : Disconnected from the channel tcfchan#12.
21:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:33 INFO  : 'jtag frequency' command is executed.
21:47:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:33 INFO  : Context for 'APU' is selected.
21:47:33 INFO  : System reset is completed.
21:47:36 INFO  : 'after 3000' command is executed.
21:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:47:38 INFO  : Context for 'APU' is selected.
21:47:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:47:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:40 INFO  : Context for 'APU' is selected.
21:47:40 INFO  : 'ps7_init' command is executed.
21:47:40 INFO  : 'ps7_post_config' command is executed.
21:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:40 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:40 INFO  : Memory regions updated for context APU
21:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:40 INFO  : 'con' command is executed.
21:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:48:31 INFO  : Disconnected from the channel tcfchan#13.
21:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:32 INFO  : 'jtag frequency' command is executed.
21:48:32 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:32 INFO  : Context for 'APU' is selected.
21:48:33 INFO  : System reset is completed.
21:48:36 INFO  : 'after 3000' command is executed.
21:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:48:38 INFO  : Context for 'APU' is selected.
21:48:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:40 INFO  : Context for 'APU' is selected.
21:48:40 INFO  : 'ps7_init' command is executed.
21:48:40 INFO  : 'ps7_post_config' command is executed.
21:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:40 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:40 INFO  : Memory regions updated for context APU
21:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:40 INFO  : 'con' command is executed.
21:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:53:19 INFO  : Disconnected from the channel tcfchan#14.
21:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:20 INFO  : 'jtag frequency' command is executed.
21:53:20 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:20 INFO  : Context for 'APU' is selected.
21:53:20 INFO  : System reset is completed.
21:53:23 INFO  : 'after 3000' command is executed.
21:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:26 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:53:26 INFO  : Context for 'APU' is selected.
21:53:28 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:28 INFO  : Context for 'APU' is selected.
21:53:28 INFO  : 'ps7_init' command is executed.
21:53:28 INFO  : 'ps7_post_config' command is executed.
21:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:28 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:28 INFO  : Memory regions updated for context APU
21:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:28 INFO  : 'con' command is executed.
21:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:28 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:54:34 INFO  : Disconnected from the channel tcfchan#15.
21:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:35 INFO  : 'jtag frequency' command is executed.
21:54:35 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:35 INFO  : Context for 'APU' is selected.
21:54:35 INFO  : System reset is completed.
21:54:38 INFO  : 'after 3000' command is executed.
21:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:54:41 INFO  : Context for 'APU' is selected.
21:54:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:42 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : 'ps7_init' command is executed.
21:54:43 INFO  : 'ps7_post_config' command is executed.
21:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:43 INFO  : Memory regions updated for context APU
21:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:43 INFO  : 'con' command is executed.
21:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:56:09 INFO  : Disconnected from the channel tcfchan#16.
21:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:10 INFO  : 'jtag frequency' command is executed.
21:56:10 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:10 INFO  : Context for 'APU' is selected.
21:56:10 INFO  : System reset is completed.
21:56:13 INFO  : 'after 3000' command is executed.
21:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:56:16 INFO  : Context for 'APU' is selected.
21:56:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:17 INFO  : Context for 'APU' is selected.
21:56:18 INFO  : 'ps7_init' command is executed.
21:56:18 INFO  : 'ps7_post_config' command is executed.
21:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:18 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:18 INFO  : Memory regions updated for context APU
21:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:18 INFO  : 'con' command is executed.
21:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:56:47 INFO  : Disconnected from the channel tcfchan#17.
21:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:48 INFO  : 'jtag frequency' command is executed.
21:56:48 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:48 INFO  : Context for 'APU' is selected.
21:56:48 INFO  : System reset is completed.
21:56:51 INFO  : 'after 3000' command is executed.
21:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:56:54 INFO  : Context for 'APU' is selected.
21:56:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:56:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:56 INFO  : Context for 'APU' is selected.
21:56:56 INFO  : 'ps7_init' command is executed.
21:56:56 INFO  : 'ps7_post_config' command is executed.
21:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:56 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:56 INFO  : Memory regions updated for context APU
21:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:56 INFO  : 'con' command is executed.
21:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:58:10 INFO  : Disconnected from the channel tcfchan#18.
21:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:12 INFO  : 'jtag frequency' command is executed.
21:58:12 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:12 INFO  : Context for 'APU' is selected.
21:58:12 INFO  : System reset is completed.
21:58:15 INFO  : 'after 3000' command is executed.
21:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:17 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:58:17 INFO  : Context for 'APU' is selected.
21:58:19 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:19 INFO  : Context for 'APU' is selected.
21:58:19 INFO  : 'ps7_init' command is executed.
21:58:19 INFO  : 'ps7_post_config' command is executed.
21:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:20 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:20 INFO  : Memory regions updated for context APU
21:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:20 INFO  : 'con' command is executed.
21:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:20 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
21:59:13 INFO  : Disconnected from the channel tcfchan#19.
21:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:14 INFO  : 'jtag frequency' command is executed.
21:59:14 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:14 INFO  : Context for 'APU' is selected.
21:59:14 INFO  : System reset is completed.
21:59:17 INFO  : 'after 3000' command is executed.
21:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:20 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
21:59:20 INFO  : Context for 'APU' is selected.
21:59:22 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
21:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:22 INFO  : Context for 'APU' is selected.
21:59:22 INFO  : 'ps7_init' command is executed.
21:59:22 INFO  : 'ps7_post_config' command is executed.
21:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:22 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:22 INFO  : Memory regions updated for context APU
21:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:22 INFO  : 'con' command is executed.
21:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:22 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:02:52 INFO  : Disconnected from the channel tcfchan#20.
22:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:53 INFO  : 'jtag frequency' command is executed.
22:02:53 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:53 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : System reset is completed.
22:02:56 INFO  : 'after 3000' command is executed.
22:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:59 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:02:59 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : 'ps7_init' command is executed.
22:03:01 INFO  : 'ps7_post_config' command is executed.
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:01 INFO  : Memory regions updated for context APU
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : 'con' command is executed.
22:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:03:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:10:21 INFO  : Disconnected from the channel tcfchan#21.
22:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:22 INFO  : 'jtag frequency' command is executed.
22:10:22 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:22 INFO  : Context for 'APU' is selected.
22:10:22 INFO  : System reset is completed.
22:10:25 INFO  : 'after 3000' command is executed.
22:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:27 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:10:27 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:29 INFO  : Context for 'APU' is selected.
22:10:29 INFO  : 'ps7_init' command is executed.
22:10:29 INFO  : 'ps7_post_config' command is executed.
22:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:30 INFO  : Memory regions updated for context APU
22:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:30 INFO  : 'con' command is executed.
22:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:30 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:13:34 INFO  : Disconnected from the channel tcfchan#22.
22:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:35 INFO  : 'jtag frequency' command is executed.
22:13:35 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:35 INFO  : Context for 'APU' is selected.
22:13:35 INFO  : System reset is completed.
22:13:38 INFO  : 'after 3000' command is executed.
22:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:41 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:13:41 INFO  : Context for 'APU' is selected.
22:13:43 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:43 INFO  : Context for 'APU' is selected.
22:13:43 INFO  : 'ps7_init' command is executed.
22:13:43 INFO  : 'ps7_post_config' command is executed.
22:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:43 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:43 INFO  : Memory regions updated for context APU
22:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:43 INFO  : 'con' command is executed.
22:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:43 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:15:09 INFO  : Disconnected from the channel tcfchan#23.
22:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:10 INFO  : 'jtag frequency' command is executed.
22:15:10 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:10 INFO  : Context for 'APU' is selected.
22:15:10 INFO  : System reset is completed.
22:15:13 INFO  : 'after 3000' command is executed.
22:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:16 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:15:16 INFO  : Context for 'APU' is selected.
22:15:17 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:17 INFO  : Context for 'APU' is selected.
22:15:17 INFO  : 'ps7_init' command is executed.
22:15:17 INFO  : 'ps7_post_config' command is executed.
22:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:18 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:18 INFO  : Memory regions updated for context APU
22:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:18 INFO  : 'con' command is executed.
22:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:18 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:27:16 INFO  : Disconnected from the channel tcfchan#24.
22:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:18 INFO  : 'jtag frequency' command is executed.
22:27:18 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:18 INFO  : Context for 'APU' is selected.
22:27:18 INFO  : System reset is completed.
22:27:21 INFO  : 'after 3000' command is executed.
22:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:23 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:27:23 INFO  : Context for 'APU' is selected.
22:27:25 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:25 INFO  : Context for 'APU' is selected.
22:27:25 INFO  : 'ps7_init' command is executed.
22:27:25 INFO  : 'ps7_post_config' command is executed.
22:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:25 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:26 INFO  : Memory regions updated for context APU
22:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:26 INFO  : 'con' command is executed.
22:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:33:12 INFO  : Disconnected from the channel tcfchan#25.
22:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:13 INFO  : 'jtag frequency' command is executed.
22:33:13 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:13 INFO  : Context for 'APU' is selected.
22:33:14 INFO  : System reset is completed.
22:33:17 INFO  : 'after 3000' command is executed.
22:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:33:19 INFO  : Context for 'APU' is selected.
22:33:21 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:33:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:21 INFO  : Context for 'APU' is selected.
22:33:21 INFO  : 'ps7_init' command is executed.
22:33:21 INFO  : 'ps7_post_config' command is executed.
22:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:21 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:21 INFO  : Memory regions updated for context APU
22:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:21 INFO  : 'con' command is executed.
22:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:33:56 INFO  : Disconnected from the channel tcfchan#26.
22:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:57 INFO  : 'jtag frequency' command is executed.
22:33:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:57 INFO  : Context for 'APU' is selected.
22:33:57 INFO  : System reset is completed.
22:34:00 INFO  : 'after 3000' command is executed.
22:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:34:03 INFO  : Context for 'APU' is selected.
22:34:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:04 INFO  : Context for 'APU' is selected.
22:34:05 INFO  : 'ps7_init' command is executed.
22:34:05 INFO  : 'ps7_post_config' command is executed.
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:05 INFO  : Memory regions updated for context APU
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:05 INFO  : 'con' command is executed.
22:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:34:55 INFO  : Disconnected from the channel tcfchan#27.
22:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:57 INFO  : 'jtag frequency' command is executed.
22:34:57 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:57 INFO  : Context for 'APU' is selected.
22:34:57 INFO  : System reset is completed.
22:35:00 INFO  : 'after 3000' command is executed.
22:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:02 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:35:02 INFO  : Context for 'APU' is selected.
22:35:04 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:04 INFO  : Context for 'APU' is selected.
22:35:04 INFO  : 'ps7_init' command is executed.
22:35:04 INFO  : 'ps7_post_config' command is executed.
22:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:04 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:04 INFO  : Memory regions updated for context APU
22:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:04 INFO  : 'con' command is executed.
22:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:35:04 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:39:59 INFO  : Disconnected from the channel tcfchan#28.
22:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:00 INFO  : 'jtag frequency' command is executed.
22:40:00 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:00 INFO  : Context for 'APU' is selected.
22:40:00 INFO  : System reset is completed.
22:40:03 INFO  : 'after 3000' command is executed.
22:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:40:06 INFO  : Context for 'APU' is selected.
22:40:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:08 INFO  : Context for 'APU' is selected.
22:40:08 INFO  : 'ps7_init' command is executed.
22:40:08 INFO  : 'ps7_post_config' command is executed.
22:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:08 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:08 INFO  : Memory regions updated for context APU
22:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:08 INFO  : 'con' command is executed.
22:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:40:26 INFO  : Disconnected from the channel tcfchan#29.
22:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:28 INFO  : 'jtag frequency' command is executed.
22:40:28 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:28 INFO  : Context for 'APU' is selected.
22:40:28 INFO  : System reset is completed.
22:40:31 INFO  : 'after 3000' command is executed.
22:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:33 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:40:33 INFO  : Context for 'APU' is selected.
22:40:35 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:35 INFO  : Context for 'APU' is selected.
22:40:35 INFO  : 'ps7_init' command is executed.
22:40:35 INFO  : 'ps7_post_config' command is executed.
22:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:35 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:35 INFO  : Memory regions updated for context APU
22:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:36 INFO  : 'con' command is executed.
22:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:36 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:42:52 INFO  : Disconnected from the channel tcfchan#30.
22:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:53 INFO  : 'jtag frequency' command is executed.
22:42:53 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:53 INFO  : Context for 'APU' is selected.
22:42:53 INFO  : System reset is completed.
22:42:56 INFO  : 'after 3000' command is executed.
22:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:59 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:42:59 INFO  : Context for 'APU' is selected.
22:43:01 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:01 INFO  : Context for 'APU' is selected.
22:43:01 INFO  : 'ps7_init' command is executed.
22:43:01 INFO  : 'ps7_post_config' command is executed.
22:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:01 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:01 INFO  : Memory regions updated for context APU
22:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:01 INFO  : 'con' command is executed.
22:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:01 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:43:43 INFO  : Disconnected from the channel tcfchan#31.
22:43:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:44 INFO  : 'jtag frequency' command is executed.
22:43:44 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:44 INFO  : Context for 'APU' is selected.
22:43:45 INFO  : System reset is completed.
22:43:48 INFO  : 'after 3000' command is executed.
22:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:50 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:43:50 INFO  : Context for 'APU' is selected.
22:43:52 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:43:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:52 INFO  : Context for 'APU' is selected.
22:43:52 INFO  : 'ps7_init' command is executed.
22:43:52 INFO  : 'ps7_post_config' command is executed.
22:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:52 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:52 INFO  : Memory regions updated for context APU
22:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:52 INFO  : 'con' command is executed.
22:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:52 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:44:18 INFO  : Disconnected from the channel tcfchan#32.
22:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:19 INFO  : 'jtag frequency' command is executed.
22:44:19 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:19 INFO  : Context for 'APU' is selected.
22:44:19 INFO  : System reset is completed.
22:44:22 INFO  : 'after 3000' command is executed.
22:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:24 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:44:24 INFO  : Context for 'APU' is selected.
22:44:26 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:26 INFO  : Context for 'APU' is selected.
22:44:26 INFO  : 'ps7_init' command is executed.
22:44:26 INFO  : 'ps7_post_config' command is executed.
22:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:26 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:26 INFO  : Memory regions updated for context APU
22:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:26 INFO  : 'con' command is executed.
22:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:44:26 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:49:42 INFO  : Disconnected from the channel tcfchan#33.
22:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:49:43 INFO  : 'jtag frequency' command is executed.
22:49:43 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:43 INFO  : Context for 'APU' is selected.
22:49:43 INFO  : System reset is completed.
22:49:46 INFO  : 'after 3000' command is executed.
22:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:49:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:49:49 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : 'ps7_init' command is executed.
22:49:50 INFO  : 'ps7_post_config' command is executed.
22:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:51 INFO  : Memory regions updated for context APU
22:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : 'con' command is executed.
22:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:49:51 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:50:37 INFO  : Disconnected from the channel tcfchan#34.
22:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:50:38 INFO  : 'jtag frequency' command is executed.
22:50:38 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:39 INFO  : Context for 'APU' is selected.
22:50:39 INFO  : System reset is completed.
22:50:42 INFO  : 'after 3000' command is executed.
22:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:50:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:50:44 INFO  : Context for 'APU' is selected.
22:50:46 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:46 INFO  : Context for 'APU' is selected.
22:50:46 INFO  : 'ps7_init' command is executed.
22:50:46 INFO  : 'ps7_post_config' command is executed.
22:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:46 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:46 INFO  : Memory regions updated for context APU
22:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:46 INFO  : 'con' command is executed.
22:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:50:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:51:28 INFO  : Disconnected from the channel tcfchan#35.
22:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:29 INFO  : 'jtag frequency' command is executed.
22:51:29 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:29 INFO  : Context for 'APU' is selected.
22:51:29 INFO  : System reset is completed.
22:51:32 INFO  : 'after 3000' command is executed.
22:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:35 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:51:35 INFO  : Context for 'APU' is selected.
22:51:36 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:36 INFO  : Context for 'APU' is selected.
22:51:37 INFO  : 'ps7_init' command is executed.
22:51:37 INFO  : 'ps7_post_config' command is executed.
22:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:37 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:37 INFO  : Memory regions updated for context APU
22:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:37 INFO  : 'con' command is executed.
22:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:37 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:58:33 INFO  : Disconnected from the channel tcfchan#36.
22:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:58:34 INFO  : 'jtag frequency' command is executed.
22:58:34 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:35 INFO  : Context for 'APU' is selected.
22:58:35 INFO  : System reset is completed.
22:58:38 INFO  : 'after 3000' command is executed.
22:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:58:40 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:58:40 INFO  : Context for 'APU' is selected.
22:58:42 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:42 INFO  : Context for 'APU' is selected.
22:58:42 INFO  : 'ps7_init' command is executed.
22:58:42 INFO  : 'ps7_post_config' command is executed.
22:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:42 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:42 INFO  : Memory regions updated for context APU
22:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:42 INFO  : 'con' command is executed.
22:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:58:42 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
22:59:01 INFO  : Disconnected from the channel tcfchan#37.
22:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:02 INFO  : 'jtag frequency' command is executed.
22:59:02 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:02 INFO  : Context for 'APU' is selected.
22:59:02 INFO  : System reset is completed.
22:59:05 INFO  : 'after 3000' command is executed.
22:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:07 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
22:59:08 INFO  : Context for 'APU' is selected.
22:59:09 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
22:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:09 INFO  : Context for 'APU' is selected.
22:59:09 INFO  : 'ps7_init' command is executed.
22:59:09 INFO  : 'ps7_post_config' command is executed.
22:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:10 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:10 INFO  : Memory regions updated for context APU
22:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:10 INFO  : 'con' command is executed.
22:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:00:57 INFO  : Disconnected from the channel tcfchan#38.
23:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:58 INFO  : 'jtag frequency' command is executed.
23:00:58 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:58 INFO  : Context for 'APU' is selected.
23:00:58 INFO  : System reset is completed.
23:01:01 INFO  : 'after 3000' command is executed.
23:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:03 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:01:03 INFO  : Context for 'APU' is selected.
23:01:05 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:05 INFO  : Context for 'APU' is selected.
23:01:05 INFO  : 'ps7_init' command is executed.
23:01:05 INFO  : 'ps7_post_config' command is executed.
23:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:05 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:05 INFO  : Memory regions updated for context APU
23:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:05 INFO  : 'con' command is executed.
23:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:05 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:01:32 INFO  : Disconnected from the channel tcfchan#39.
23:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:33 INFO  : 'jtag frequency' command is executed.
23:01:33 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:33 INFO  : Context for 'APU' is selected.
23:01:33 INFO  : System reset is completed.
23:01:36 INFO  : 'after 3000' command is executed.
23:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:38 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:01:38 INFO  : Context for 'APU' is selected.
23:01:40 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:40 INFO  : Context for 'APU' is selected.
23:01:40 INFO  : 'ps7_init' command is executed.
23:01:40 INFO  : 'ps7_post_config' command is executed.
23:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:40 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:40 INFO  : Memory regions updated for context APU
23:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:40 INFO  : 'con' command is executed.
23:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:40 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:02:41 INFO  : Disconnected from the channel tcfchan#40.
23:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:02:42 INFO  : 'jtag frequency' command is executed.
23:02:42 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:42 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : System reset is completed.
23:02:45 INFO  : 'after 3000' command is executed.
23:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:02:48 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:02:48 INFO  : Context for 'APU' is selected.
23:02:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:50 INFO  : Context for 'APU' is selected.
23:02:50 INFO  : 'ps7_init' command is executed.
23:02:50 INFO  : 'ps7_post_config' command is executed.
23:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:50 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:50 INFO  : Memory regions updated for context APU
23:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:50 INFO  : 'con' command is executed.
23:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:02:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:03:04 INFO  : Disconnected from the channel tcfchan#41.
23:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:03:06 INFO  : 'jtag frequency' command is executed.
23:03:06 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:06 INFO  : Context for 'APU' is selected.
23:03:06 INFO  : System reset is completed.
23:03:09 INFO  : 'after 3000' command is executed.
23:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:03:11 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:03:11 INFO  : Context for 'APU' is selected.
23:03:13 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:13 INFO  : Context for 'APU' is selected.
23:03:13 INFO  : 'ps7_init' command is executed.
23:03:13 INFO  : 'ps7_post_config' command is executed.
23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:13 INFO  : Memory regions updated for context APU
23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : 'con' command is executed.
23:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:03:13 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:03:48 INFO  : Disconnected from the channel tcfchan#42.
23:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:03:49 INFO  : 'jtag frequency' command is executed.
23:03:49 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:49 INFO  : Context for 'APU' is selected.
23:03:49 INFO  : System reset is completed.
23:03:52 INFO  : 'after 3000' command is executed.
23:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:03:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:03:54 INFO  : Context for 'APU' is selected.
23:03:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:56 INFO  : Context for 'APU' is selected.
23:03:56 INFO  : 'ps7_init' command is executed.
23:03:56 INFO  : 'ps7_post_config' command is executed.
23:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:56 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:56 INFO  : Memory regions updated for context APU
23:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:56 INFO  : 'con' command is executed.
23:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:03:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:04:12 INFO  : Disconnected from the channel tcfchan#43.
23:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:14 INFO  : 'jtag frequency' command is executed.
23:04:14 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : System reset is completed.
23:04:17 INFO  : 'after 3000' command is executed.
23:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:19 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:04:19 INFO  : Context for 'APU' is selected.
23:04:21 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:21 INFO  : Context for 'APU' is selected.
23:04:21 INFO  : 'ps7_init' command is executed.
23:04:21 INFO  : 'ps7_post_config' command is executed.
23:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:21 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:21 INFO  : Memory regions updated for context APU
23:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:21 INFO  : 'con' command is executed.
23:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:04:21 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:04:48 INFO  : Disconnected from the channel tcfchan#44.
23:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:49 INFO  : 'jtag frequency' command is executed.
23:04:49 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:49 INFO  : Context for 'APU' is selected.
23:04:49 INFO  : System reset is completed.
23:04:52 INFO  : 'after 3000' command is executed.
23:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:54 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:04:54 INFO  : Context for 'APU' is selected.
23:04:56 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:56 INFO  : Context for 'APU' is selected.
23:04:56 INFO  : 'ps7_init' command is executed.
23:04:56 INFO  : 'ps7_post_config' command is executed.
23:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:56 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:56 INFO  : Memory regions updated for context APU
23:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:56 INFO  : 'con' command is executed.
23:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:04:56 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:05:07 INFO  : Disconnected from the channel tcfchan#45.
23:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:08 INFO  : 'jtag frequency' command is executed.
23:05:08 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:08 INFO  : Context for 'APU' is selected.
23:05:08 INFO  : System reset is completed.
23:05:11 INFO  : 'after 3000' command is executed.
23:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:13 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:05:13 INFO  : Context for 'APU' is selected.
23:05:15 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:15 INFO  : Context for 'APU' is selected.
23:05:15 INFO  : 'ps7_init' command is executed.
23:05:15 INFO  : 'ps7_post_config' command is executed.
23:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:15 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:15 INFO  : Memory regions updated for context APU
23:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:16 INFO  : 'con' command is executed.
23:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:16 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:05:37 INFO  : Disconnected from the channel tcfchan#46.
23:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:38 INFO  : 'jtag frequency' command is executed.
23:05:38 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:38 INFO  : Context for 'APU' is selected.
23:05:38 INFO  : System reset is completed.
23:05:41 INFO  : 'after 3000' command is executed.
23:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:44 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:05:44 INFO  : Context for 'APU' is selected.
23:05:45 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:45 INFO  : Context for 'APU' is selected.
23:05:45 INFO  : 'ps7_init' command is executed.
23:05:45 INFO  : 'ps7_post_config' command is executed.
23:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:46 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:46 INFO  : Memory regions updated for context APU
23:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:46 INFO  : 'con' command is executed.
23:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:46 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:06:16 INFO  : Disconnected from the channel tcfchan#47.
23:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:17 INFO  : 'jtag frequency' command is executed.
23:06:17 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:17 INFO  : Context for 'APU' is selected.
23:06:17 INFO  : System reset is completed.
23:06:20 INFO  : 'after 3000' command is executed.
23:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:22 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:06:22 INFO  : Context for 'APU' is selected.
23:06:24 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:24 INFO  : Context for 'APU' is selected.
23:06:24 INFO  : 'ps7_init' command is executed.
23:06:24 INFO  : 'ps7_post_config' command is executed.
23:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:24 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:24 INFO  : Memory regions updated for context APU
23:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:24 INFO  : 'con' command is executed.
23:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:24 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:06:41 INFO  : Disconnected from the channel tcfchan#48.
23:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:42 INFO  : 'jtag frequency' command is executed.
23:06:42 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:42 INFO  : Context for 'APU' is selected.
23:06:42 INFO  : System reset is completed.
23:06:45 INFO  : 'after 3000' command is executed.
23:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:47 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:06:48 INFO  : Context for 'APU' is selected.
23:06:49 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:49 INFO  : Context for 'APU' is selected.
23:06:49 INFO  : 'ps7_init' command is executed.
23:06:49 INFO  : 'ps7_post_config' command is executed.
23:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:50 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:50 INFO  : Memory regions updated for context APU
23:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:50 INFO  : 'con' command is executed.
23:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:50 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:07:02 INFO  : Disconnected from the channel tcfchan#49.
23:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:07:03 INFO  : 'jtag frequency' command is executed.
23:07:03 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:03 INFO  : Context for 'APU' is selected.
23:07:03 INFO  : System reset is completed.
23:07:06 INFO  : 'after 3000' command is executed.
23:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:07:08 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:07:08 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:10 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : 'ps7_init' command is executed.
23:07:10 INFO  : 'ps7_post_config' command is executed.
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:10 INFO  : Memory regions updated for context APU
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : 'con' command is executed.
23:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:07:10 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:07:59 INFO  : Disconnected from the channel tcfchan#50.
23:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:01 INFO  : 'jtag frequency' command is executed.
23:08:01 INFO  : Sourcing of '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:01 INFO  : Context for 'APU' is selected.
23:08:01 INFO  : System reset is completed.
23:08:04 INFO  : 'after 3000' command is executed.
23:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:06 INFO  : FPGA configured successfully with bitstream "/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit"
23:08:06 INFO  : Context for 'APU' is selected.
23:08:08 INFO  : Hardware design information is loaded from '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf'.
23:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:08 INFO  : Context for 'APU' is selected.
23:08:08 INFO  : 'ps7_init' command is executed.
23:08:08 INFO  : 'ps7_post_config' command is executed.
23:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:08 INFO  : The application '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/ultrasonic_unit_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_unit_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/ultrasonic_driver_bsp_xgpio_example_1/Debug/ultrasonic_driver_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:08 INFO  : Memory regions updated for context APU
23:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:08 INFO  : 'con' command is executed.
23:08:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:08 INFO  : Launch script is exported to file '/home/cmcnally/Repos/mai_project/Vivado/ultrasonic_sensors/ultrasonic_sensors.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_ultrasonic_driver_bsp_xgpio_example_1.elf_on_local.tcl'
23:29:53 INFO  : Disconnected from the channel tcfchan#51.
