// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_resize_accel_xFSobel3x3_1_1_0_0_s (
        ap_clk,
        ap_rst,
        src_buf1_0_val,
        src_buf1_1_val,
        src_buf1_2_val,
        src_buf2_0_val,
        src_buf2_2_val,
        src_buf3_0_val,
        src_buf3_1_val,
        src_buf3_2_val,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [7:0] src_buf1_0_val;
input  [7:0] src_buf1_1_val;
input  [7:0] src_buf1_2_val;
input  [7:0] src_buf2_0_val;
input  [7:0] src_buf2_2_val;
input  [7:0] src_buf3_0_val;
input  [7:0] src_buf3_1_val;
input  [7:0] src_buf3_2_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
input   ap_ce;

reg[7:0] ap_return_0;
reg[7:0] ap_return_1;

wire   [7:0] grp_xFGradientX3x3_0_0_s_fu_72_ap_return;
reg    grp_xFGradientX3x3_0_0_s_fu_72_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp11;
wire   [7:0] grp_xFGradientY3x3_0_0_s_fu_88_ap_return;
reg    grp_xFGradientY3x3_0_0_s_fu_88_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp12;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg    ap_ce_reg;
reg   [7:0] ap_return_0_int_reg;
reg   [7:0] ap_return_1_int_reg;

sobel_resize_accel_xFGradientX3x3_0_0_s grp_xFGradientX3x3_0_0_s_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(src_buf1_0_val),
    .t2_val(src_buf1_2_val),
    .m0_val(src_buf2_0_val),
    .m2_val(src_buf2_2_val),
    .b0_val(src_buf3_0_val),
    .b2_val(src_buf3_2_val),
    .ap_return(grp_xFGradientX3x3_0_0_s_fu_72_ap_return),
    .ap_ce(grp_xFGradientX3x3_0_0_s_fu_72_ap_ce)
);

sobel_resize_accel_xFGradientY3x3_0_0_s grp_xFGradientY3x3_0_0_s_fu_88(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(src_buf1_0_val),
    .t1_val(src_buf1_1_val),
    .t2_val(src_buf1_2_val),
    .b0_val(src_buf3_0_val),
    .b1_val(src_buf3_1_val),
    .b2_val(src_buf3_2_val),
    .ap_return(grp_xFGradientY3x3_0_0_s_fu_88_ap_return),
    .ap_ce(grp_xFGradientY3x3_0_0_s_fu_88_ap_ce)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= grp_xFGradientX3x3_0_0_s_fu_72_ap_return;
        ap_return_1_int_reg <= grp_xFGradientY3x3_0_0_s_fu_88_ap_return;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = grp_xFGradientX3x3_0_0_s_fu_72_ap_return;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = grp_xFGradientY3x3_0_0_s_fu_88_ap_return;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp11))) begin
        grp_xFGradientX3x3_0_0_s_fu_72_ap_ce = 1'b1;
    end else begin
        grp_xFGradientX3x3_0_0_s_fu_72_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp12))) begin
        grp_xFGradientY3x3_0_0_s_fu_88_ap_ce = 1'b1;
    end else begin
        grp_xFGradientY3x3_0_0_s_fu_88_ap_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp12 = ~(1'b1 == 1'b1);

endmodule //sobel_resize_accel_xFSobel3x3_1_1_0_0_s
