

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_61_10'
================================================================
* Date:           Sun Feb  5 16:53:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.175 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112|  6.720 us|  6.720 us|  112|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_10  |      110|      110|        22|         22|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     4|        -|       -|    -|
|Expression           |        -|     -|        0|   25507|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|    1062|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     559|    -|
|Register             |        -|     -|     1383|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|     1383|   27128|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U781  |dadddsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U782       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |mul_8ns_10ns_17_1_1_U783                 |mul_8ns_10ns_17_1_1                 |        0|   0|  0|   62|    0|
    |mul_8ns_10ns_17_1_1_U784                 |mul_8ns_10ns_17_1_1                 |        0|   0|  0|   62|    0|
    |mul_8ns_10ns_17_1_1_U785                 |mul_8ns_10ns_17_1_1                 |        0|   0|  0|   62|    0|
    |mul_8ns_10ns_17_1_1_U786                 |mul_8ns_10ns_17_1_1                 |        0|   0|  0|   62|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                    |                                    |        0|  11|  0| 1062|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_8ns_9ns_11ns_21_4_1_U787  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_9ns_11ns_21_4_1_U788  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |am_addmul_8ns_9ns_11ns_21_4_1_U789  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |mul_mul_9ns_10ns_19_4_1_U790        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln61_fu_361_p2      |         +|   0|  0|    10|           3|           1|
    |add_ln65_10_fu_945_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln65_11_fu_1004_p2  |         +|   0|  0|    18|           9|           8|
    |add_ln65_12_fu_1105_p2  |         +|   0|  0|    16|           9|           9|
    |add_ln65_13_fu_1089_p2  |         +|   0|  0|    18|           9|           9|
    |add_ln65_14_fu_1095_p2  |         +|   0|  0|    19|           8|           8|
    |add_ln65_2_fu_828_p2    |         +|   0|  0|    16|           9|           9|
    |add_ln65_3_fu_834_p2    |         +|   0|  0|    18|           9|           9|
    |add_ln65_4_fu_840_p2    |         +|   0|  0|    18|           9|           9|
    |add_ln65_6_fu_1120_p2   |         +|   0|  0|    16|           9|           8|
    |add_ln65_7_fu_1141_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln65_8_fu_955_p2    |         +|   0|  0|    16|           9|           9|
    |add_ln65_fu_737_p2      |         +|   0|  0|    16|           9|           9|
    |add_ln66_fu_472_p2      |         +|   0|  0|    16|           9|           9|
    |add_ln67_fu_573_p2      |         +|   0|  0|    18|           9|           9|
    |add_ln68_fu_683_p2      |         +|   0|  0|    18|           9|           9|
    |add_ln70_1_fu_1497_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln70_2_fu_1191_p2   |         +|   0|  0|    16|           9|           9|
    |add_ln70_3_fu_1196_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln70_4_fu_1202_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln70_fu_1456_p2     |         +|   0|  0|    12|           4|           3|
    |p_cast236_fu_397_p2     |         +|   0|  0|    15|           8|           6|
    |p_cast237_fu_483_p2     |         +|   0|  0|    15|           8|           6|
    |p_cast238_fu_593_p2     |         +|   0|  0|    15|           8|           6|
    |empty_1880_fu_391_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln65_1_fu_1135_p2   |         -|   0|  0|    18|           9|           9|
    |sub_ln65_2_fu_939_p2    |         -|   0|  0|    19|           8|           8|
    |sub_ln65_3_fu_1077_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln65_4_fu_1083_p2   |         -|   0|  0|    19|           8|           8|
    |sub_ln65_fu_822_p2      |         -|   0|  0|    16|           9|           9|
    |sub_ln66_fu_462_p2      |         -|   0|  0|    15|           8|           8|
    |sub_ln67_fu_567_p2      |         -|   0|  0|    18|           9|           9|
    |sub_ln68_fu_677_p2      |         -|   0|  0|    18|           9|           9|
    |sub_ln70_1_fu_1185_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln70_fu_1491_p2     |         -|   0|  0|    18|           9|           9|
    |icmp_ln61_fu_355_p2     |      icmp|   0|  0|     8|           3|           3|
    |grp_fu_267_p2           |      lshr|   0|  0|  1865|         448|         448|
    |grp_fu_312_p2           |      lshr|   0|  0|  1865|         448|         448|
    |grp_fu_317_p2           |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln66_1_fu_1217_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln67_1_fu_1271_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln68_1_fu_1293_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln70_1_fu_1531_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln70_2_fu_1545_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln70_fu_1502_p2    |      lshr|   0|  0|  1865|         448|         448|
    |epnp_d1                 |       shl|   0|  0|  1865|         448|         448|
    |shl_ln65_10_fu_1114_p2  |       shl|   0|  0|   165|           8|          56|
    |shl_ln65_11_fu_1446_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln65_2_fu_850_p2    |       shl|   0|  0|   165|           8|          56|
    |shl_ln65_3_fu_997_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln65_4_fu_964_p2    |       shl|   0|  0|   165|           8|          56|
    |shl_ln70_1_fu_1211_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln70_3_fu_1585_p2   |       shl|   0|  0|  1865|         448|         448|
    |xor_ln65_fu_766_p2      |       xor|   0|  0|     9|           8|           9|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 25507|        6162|        6344|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  113|         23|    1|         23|
    |ap_done_int         |    9|          2|    1|          2|
    |ap_sig_allocacmp_i  |    9|          2|    3|          6|
    |epnp_address0       |   65|         13|    8|        104|
    |epnp_address1       |   65|         13|    8|        104|
    |epnp_d0             |   20|          4|  448|       1792|
    |epnp_we0            |   20|          4|   56|        224|
    |epnp_we1            |    9|          2|   56|        112|
    |grp_fu_258_opcode   |   14|          3|    2|          6|
    |grp_fu_258_p0       |   65|         13|   64|        832|
    |grp_fu_258_p1       |   65|         15|   64|        960|
    |grp_fu_263_p0       |   54|         10|   64|        640|
    |grp_fu_267_p1       |   14|          3|  448|       1344|
    |grp_fu_312_p1       |   14|          3|  448|       1344|
    |grp_fu_317_p1       |   14|          3|  448|       1344|
    |i_170_fu_152        |    9|          2|    3|          6|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  559|        115| 2122|       8843|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln65_13_reg_1815         |   6|   0|    9|          3|
    |add_ln65_2_reg_1760          |   9|   0|    9|          0|
    |add_ln65_6_reg_1825          |   4|   0|    9|          5|
    |add_ln65_7_reg_1830          |   6|   0|    9|          3|
    |add_ln65_reg_1750            |   4|   0|    9|          5|
    |add_ln66_reg_1691            |   6|   0|    9|          3|
    |add_ln67_reg_1708            |   6|   0|    9|          3|
    |add_ln68_reg_1725            |   6|   0|    9|          3|
    |add_ln70_1_reg_1880          |   6|   0|    9|          3|
    |add_ln70_2_reg_1840          |   6|   0|    9|          3|
    |ap_CS_fsm                    |  22|   0|   22|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |empty_1880_reg_1679          |   5|   0|    8|          3|
    |epnp_addr_104_reg_1685       |   3|   0|    8|          5|
    |epnp_addr_105_reg_1702       |   3|   0|    8|          5|
    |epnp_addr_106_reg_1719       |   3|   0|    8|          5|
    |epnp_addr_107_reg_1805       |   5|   0|    8|          3|
    |epnp_addr_109_reg_1870       |   5|   0|    8|          3|
    |i_170_fu_152                 |   3|   0|    3|          0|
    |reg_322                      |  64|   0|   64|          0|
    |reg_328                      |  64|   0|   64|          0|
    |reg_332                      |  64|   0|   64|          0|
    |reg_338                      |  64|   0|   64|          0|
    |reg_342                      |  64|   0|   64|          0|
    |shl_ln65_10_reg_1820         |  56|   0|   56|          0|
    |shl_ln65_2_reg_1765          |  56|   0|   56|          0|
    |shl_ln65_4_reg_1795          |  56|   0|   56|          0|
    |shl_ln65_reg_1666            |   3|   0|    8|          5|
    |shl_ln65_s_reg_1790          |   4|   0|    7|          3|
    |shl_ln70_1_reg_1845          |  56|   0|   56|          0|
    |tmp_1264_reg_1755            |   5|   0|    5|          0|
    |tmp_1265_reg_1780            |   5|   0|    5|          0|
    |tmp_1266_reg_1810            |   5|   0|    5|          0|
    |tmp_1267_reg_1835            |   4|   0|    4|          0|
    |tmp_2137_reg_1785            |   3|   0|    3|          0|
    |trunc_ln46_reg_1730          |  64|   0|   64|          0|
    |trunc_ln65_cast241_reg_1673  |   3|   0|   10|          7|
    |trunc_ln65_cast_reg_1735     |   3|   0|    9|          6|
    |trunc_ln67_3_reg_1855        |  64|   0|   64|          0|
    |trunc_ln67_5_reg_1850        |  64|   0|   64|          0|
    |trunc_ln67_6_reg_1860        |  64|   0|   64|          0|
    |trunc_ln70_2_reg_1885        |  64|   0|   64|          0|
    |trunc_ln70_3_reg_1890        |  64|   0|   64|          0|
    |trunc_ln70_5_reg_1770        |   3|   0|    3|          0|
    |zext_ln65_17_reg_1865        |  61|   0|  448|        387|
    |zext_ln65_1_reg_1744         |  61|   0|  448|        387|
    |zext_ln65_7_reg_1800         |  64|   0|  448|        384|
    |zext_ln67_reg_1696           |  61|   0|  448|        387|
    |zext_ln68_reg_1713           |  61|   0|  448|        387|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1383|   0| 3391|       2008|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_61_10|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                 epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                 epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                 epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                 epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                 epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                 epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                 epnp|         array|
|epnp_we1       |  out|   56|   ap_memory|                                 epnp|         array|
|epnp_d1        |  out|  448|   ap_memory|                                 epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                 epnp|         array|
+---------------+-----+-----+------------+-------------------------------------+--------------+

