// Seed: 1441668098
module module_0 ();
endmodule
module module_1;
  wire id_2;
  wire id_3;
  wire id_4;
  module_0();
  assign id_2 = 1;
endmodule
module module_0 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    output tri id_3,
    input wor id_4,
    output wor id_5
    , id_16,
    output supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    input wand id_14
);
  module_0();
  assign id_3 = id_7;
  assign module_2 = 1;
  supply0 id_17;
  assign id_12 = id_7;
  assign id_1  = id_17;
  wire id_18;
  assign id_12 = 1 && "";
endmodule
