

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Mon Oct 27 07:59:03 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	dabs	1,0x7E,2
     8     0000                     
     9                           ; Generated 12/10/2023 GMT
    10                           ; 
    11                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    12                           ; All rights reserved.
    13                           ; 
    14                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    15                           ; 
    16                           ; Redistribution and use in source and binary forms, with or without modification, are
    17                           ; permitted provided that the following conditions are met:
    18                           ; 
    19                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    20                           ;        conditions and the following disclaimer.
    21                           ; 
    22                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    23                           ;        of conditions and the following disclaimer in the documentation and/or other
    24                           ;        materials provided with the distribution. Publication is not required when
    25                           ;        this file is used in an embedded application.
    26                           ; 
    27                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    28                           ;        software without specific prior written permission.
    29                           ; 
    30                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    31                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    32                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    33                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    34                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    35                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    36                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    37                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    38                           ; 
    39                           ; 
    40                           ; Code-generator required, PIC16F877A Definitions
    41                           ; 
    42                           ; SFR Addresses
    43     0004                     fsr             equ	4
    44     0004                     fsr0            equ	4
    45     0000                     indf            equ	0
    46     0000                     indf0           equ	0
    47     0002                     pc              equ	2
    48     0002                     pcl             equ	2
    49     000A                     pclath          equ	10
    50     0003                     status          equ	3
    51     0000                     INDF            equ	0	;# 
    52     0001                     TMR0            equ	1	;# 
    53     0002                     PCL             equ	2	;# 
    54     0003                     STATUS          equ	3	;# 
    55     0004                     FSR             equ	4	;# 
    56     0005                     PORTA           equ	5	;# 
    57     0006                     PORTB           equ	6	;# 
    58     0007                     PORTC           equ	7	;# 
    59     0008                     PORTD           equ	8	;# 
    60     0009                     PORTE           equ	9	;# 
    61     000A                     PCLATH          equ	10	;# 
    62     000B                     INTCON          equ	11	;# 
    63     000C                     PIR1            equ	12	;# 
    64     000D                     PIR2            equ	13	;# 
    65     000E                     TMR1            equ	14	;# 
    66     000E                     TMR1L           equ	14	;# 
    67     000F                     TMR1H           equ	15	;# 
    68     0010                     T1CON           equ	16	;# 
    69     0011                     TMR2            equ	17	;# 
    70     0012                     T2CON           equ	18	;# 
    71     0013                     SSPBUF          equ	19	;# 
    72     0014                     SSPCON          equ	20	;# 
    73     0015                     CCPR1           equ	21	;# 
    74     0015                     CCPR1L          equ	21	;# 
    75     0016                     CCPR1H          equ	22	;# 
    76     0017                     CCP1CON         equ	23	;# 
    77     0018                     RCSTA           equ	24	;# 
    78     0019                     TXREG           equ	25	;# 
    79     001A                     RCREG           equ	26	;# 
    80     001B                     CCPR2           equ	27	;# 
    81     001B                     CCPR2L          equ	27	;# 
    82     001C                     CCPR2H          equ	28	;# 
    83     001D                     CCP2CON         equ	29	;# 
    84     001E                     ADRESH          equ	30	;# 
    85     001F                     ADCON0          equ	31	;# 
    86     0081                     OPTION_REG      equ	129	;# 
    87     0085                     TRISA           equ	133	;# 
    88     0086                     TRISB           equ	134	;# 
    89     0087                     TRISC           equ	135	;# 
    90     0088                     TRISD           equ	136	;# 
    91     0089                     TRISE           equ	137	;# 
    92     008C                     PIE1            equ	140	;# 
    93     008D                     PIE2            equ	141	;# 
    94     008E                     PCON            equ	142	;# 
    95     0091                     SSPCON2         equ	145	;# 
    96     0092                     PR2             equ	146	;# 
    97     0093                     SSPADD          equ	147	;# 
    98     0094                     SSPSTAT         equ	148	;# 
    99     0098                     TXSTA           equ	152	;# 
   100     0099                     SPBRG           equ	153	;# 
   101     009C                     CMCON           equ	156	;# 
   102     009D                     CVRCON          equ	157	;# 
   103     009E                     ADRESL          equ	158	;# 
   104     009F                     ADCON1          equ	159	;# 
   105     010C                     EEDATA          equ	268	;# 
   106     010D                     EEADR           equ	269	;# 
   107     010E                     EEDATH          equ	270	;# 
   108     010F                     EEADRH          equ	271	;# 
   109     018C                     EECON1          equ	396	;# 
   110     018D                     EECON2          equ	397	;# 
   111     0000                     INDF            equ	0	;# 
   112     0001                     TMR0            equ	1	;# 
   113     0002                     PCL             equ	2	;# 
   114     0003                     STATUS          equ	3	;# 
   115     0004                     FSR             equ	4	;# 
   116     0005                     PORTA           equ	5	;# 
   117     0006                     PORTB           equ	6	;# 
   118     0007                     PORTC           equ	7	;# 
   119     0008                     PORTD           equ	8	;# 
   120     0009                     PORTE           equ	9	;# 
   121     000A                     PCLATH          equ	10	;# 
   122     000B                     INTCON          equ	11	;# 
   123     000C                     PIR1            equ	12	;# 
   124     000D                     PIR2            equ	13	;# 
   125     000E                     TMR1            equ	14	;# 
   126     000E                     TMR1L           equ	14	;# 
   127     000F                     TMR1H           equ	15	;# 
   128     0010                     T1CON           equ	16	;# 
   129     0011                     TMR2            equ	17	;# 
   130     0012                     T2CON           equ	18	;# 
   131     0013                     SSPBUF          equ	19	;# 
   132     0014                     SSPCON          equ	20	;# 
   133     0015                     CCPR1           equ	21	;# 
   134     0015                     CCPR1L          equ	21	;# 
   135     0016                     CCPR1H          equ	22	;# 
   136     0017                     CCP1CON         equ	23	;# 
   137     0018                     RCSTA           equ	24	;# 
   138     0019                     TXREG           equ	25	;# 
   139     001A                     RCREG           equ	26	;# 
   140     001B                     CCPR2           equ	27	;# 
   141     001B                     CCPR2L          equ	27	;# 
   142     001C                     CCPR2H          equ	28	;# 
   143     001D                     CCP2CON         equ	29	;# 
   144     001E                     ADRESH          equ	30	;# 
   145     001F                     ADCON0          equ	31	;# 
   146     0081                     OPTION_REG      equ	129	;# 
   147     0085                     TRISA           equ	133	;# 
   148     0086                     TRISB           equ	134	;# 
   149     0087                     TRISC           equ	135	;# 
   150     0088                     TRISD           equ	136	;# 
   151     0089                     TRISE           equ	137	;# 
   152     008C                     PIE1            equ	140	;# 
   153     008D                     PIE2            equ	141	;# 
   154     008E                     PCON            equ	142	;# 
   155     0091                     SSPCON2         equ	145	;# 
   156     0092                     PR2             equ	146	;# 
   157     0093                     SSPADD          equ	147	;# 
   158     0094                     SSPSTAT         equ	148	;# 
   159     0098                     TXSTA           equ	152	;# 
   160     0099                     SPBRG           equ	153	;# 
   161     009C                     CMCON           equ	156	;# 
   162     009D                     CVRCON          equ	157	;# 
   163     009E                     ADRESL          equ	158	;# 
   164     009F                     ADCON1          equ	159	;# 
   165     010C                     EEDATA          equ	268	;# 
   166     010D                     EEADR           equ	269	;# 
   167     010E                     EEDATH          equ	270	;# 
   168     010F                     EEADRH          equ	271	;# 
   169     018C                     EECON1          equ	396	;# 
   170     018D                     EECON2          equ	397	;# 
   171     0006                     _PORTB          set	6
   172     0086                     _TRISB          set	134
   173                           
   174                           	psect	cinit
   175     07FC                     start_initialization:	
   176                           ; #config settings
   177                           
   178     07FC                     __initialization:
   179     07FC                     end_of_initialization:	
   180                           ;End of C runtime variable initialization code
   181                           
   182     07FC                     __end_of__initialization:
   183     07FC  0183               	clrf	3
   184     07FD  120A  118A  2FD4   	ljmp	_main	;jump to C main() function
   185                           
   186                           	psect	cstackCOMMON
   187     0070                     __pcstackCOMMON:
   188     0070                     ?_main:
   189     0070                     ??_main:	
   190                           ; 1 bytes @ 0x0
   191                           
   192                           
   193                           ; 1 bytes @ 0x0
   194     0070                     	ds	3
   195                           
   196                           	psect	maintext
   197     07D4                     __pmaintext:	
   198 ;;
   199 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   200 ;;
   201 ;; *************** function _main *****************
   202 ;; Defined at:
   203 ;;		line 11 in file "blink_led.c"
   204 ;; Parameters:    Size  Location     Type
   205 ;;		None
   206 ;; Auto vars:     Size  Location     Type
   207 ;;		None
   208 ;; Return value:  Size  Location     Type
   209 ;;                  1    wreg      void 
   210 ;; Registers used:
   211 ;;		wreg, status,2
   212 ;; Tracked objects:
   213 ;;		On entry : B00/0
   214 ;;		On exit  : 0/0
   215 ;;		Unchanged: 0/0
   216 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   217 ;;      Params:         0       0       0       0       0
   218 ;;      Locals:         0       0       0       0       0
   219 ;;      Temps:          3       0       0       0       0
   220 ;;      Totals:         3       0       0       0       0
   221 ;;Total ram usage:        3 bytes
   222 ;; This function calls:
   223 ;;		Nothing
   224 ;; This function is called by:
   225 ;;		Startup code after reset
   226 ;; This function uses a non-reentrant model
   227 ;;
   228                           
   229     07D4                     _main:	
   230                           ;psect for function _main
   231                           
   232     07D4                     l558:	
   233                           ;incstack = 0
   234                           ; Regs used in _main: [wreg+status,2]
   235                           
   236                           
   237                           ;blink_led.c: 13:     TRISB = 0b00000000;
   238     07D4  1683               	bsf	3,5	;RP0=1, select bank1
   239     07D5  1303               	bcf	3,6	;RP1=0, select bank1
   240     07D6  0186               	clrf	6	;volatile
   241     07D7                     l11:	
   242                           ;blink_led.c: 15:     while(1){
   243                           
   244                           
   245                           ;blink_led.c: 17:        PORTB = 0b00000000;
   246     07D7  1283               	bcf	3,5	;RP0=0, select bank0
   247     07D8  1303               	bcf	3,6	;RP1=0, select bank0
   248     07D9  0186               	clrf	6	;volatile
   249     07DA                     l560:
   250                           
   251                           ;blink_led.c: 18:        _delay((unsigned long)((1000)*(20000000/4000.0)));
   252     07DA  301A               	movlw	26
   253     07DB  00F2               	movwf	??_main+2
   254     07DC  305E               	movlw	94
   255     07DD  00F1               	movwf	??_main+1
   256     07DE  306E               	movlw	110
   257     07DF  00F0               	movwf	??_main
   258     07E0                     u17:
   259     07E0  0BF0               	decfsz	??_main,f
   260     07E1  2FE0               	goto	u17
   261     07E2  0BF1               	decfsz	??_main+1,f
   262     07E3  2FE0               	goto	u17
   263     07E4  0BF2               	decfsz	??_main+2,f
   264     07E5  2FE0               	goto	u17
   265     07E6  0000               	nop
   266     07E7                     l562:
   267                           
   268                           ;blink_led.c: 19:        PORTB = 0b11111111;
   269     07E7  30FF               	movlw	255
   270     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   271     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   272     07EA  0086               	movwf	6	;volatile
   273     07EB                     l564:
   274                           
   275                           ;blink_led.c: 20:        _delay((unsigned long)((1000)*(20000000/4000.0)));
   276     07EB  301A               	movlw	26
   277     07EC  00F2               	movwf	??_main+2
   278     07ED  305E               	movlw	94
   279     07EE  00F1               	movwf	??_main+1
   280     07EF  306E               	movlw	110
   281     07F0  00F0               	movwf	??_main
   282     07F1                     u27:
   283     07F1  0BF0               	decfsz	??_main,f
   284     07F2  2FF1               	goto	u27
   285     07F3  0BF1               	decfsz	??_main+1,f
   286     07F4  2FF1               	goto	u27
   287     07F5  0BF2               	decfsz	??_main+2,f
   288     07F6  2FF1               	goto	u27
   289     07F7  0000               	nop
   290     07F8  2FD7               	goto	l11
   291     07F9  120A  118A  2800   	ljmp	start
   292     07FC                     __end_of_main:
   293     0002                     ___latbits      equ	2
   294     007E                     btemp           set	126	;btemp
   295     007E                     btemp0          set	126
   296     007F                     btemp1          set	127
   297     007E                     wtemp0          set	126
   298     007F                     wtemp0a         set	127
   299     007F                     ttemp0a         set	127
   300     0080                     ltemp0a         set	128

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Mon Oct 27 07:59:03 2025

                     l11 07D7                       u17 07E0                       u27 07F1  
                    l560 07DA                      l562 07E7                      l564 07EB  
                    l558 07D4                     _main 07D4                     btemp 007E  
                   start 0000                    ?_main 0070                    _PORTB 0006  
                  _TRISB 0086                    btemp0 007E                    btemp1 007F  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0070                   ltemp0a 0080  
                 ttemp0a 007F                   wtemp0a 007F  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07D4     end_of_initialization 07FC  
    start_initialization 07FC                ___latbits 0002  
