Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 27 11:03:55 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_top_timing_summary_routed.rpt -pb lcd_top_timing_summary_routed.pb -rpx lcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                  504        0.089        0.000                      0                  504        4.500        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.227        0.000                      0                  504        0.089        0.000                      0                  504        4.500        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y87         FDCE                                         r  next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  next_state_reg[4]/C
                         clock pessimism              0.271    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.845    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y87         FDCE                                         r  next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  next_state_reg[5]/C
                         clock pessimism              0.271    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.845    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y87         FDCE                                         r  next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  next_state_reg[6]/C
                         clock pessimism              0.271    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.845    next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y87         FDCE                                         r  next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  next_state_reg[7]/C
                         clock pessimism              0.271    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y87         FDCE (Setup_fdce_C_CE)      -0.169    14.845    next_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y89         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X10Y89         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y89         FDPE (Setup_fdpe_C_CE)      -0.169    14.847    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y89         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X10Y89         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y89         FDCE (Setup_fdce_C_CE)      -0.169    14.847    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y89         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X10Y89         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y89         FDCE (Setup_fdce_C_CE)      -0.169    14.847    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.540ns  (logic 1.203ns (26.496%)  route 3.337ns (73.504%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.556    10.077    clk_IBUF_BUFG
    SLICE_X11Y91         FDCE                                         r  cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDCE (Prop_fdce_C_Q)         0.459    10.536 r  cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.986    11.522    send_byte/cnt_sysclk_reg[6]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  send_byte/next_state[7]_i_38/O
                         net (fo=1, routed)           0.171    11.817    send_byte/next_state[7]_i_38_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  send_byte/next_state[7]_i_35/O
                         net (fo=1, routed)           0.284    12.225    send_byte/next_state[7]_i_35_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.349 r  send_byte/next_state[7]_i_26/O
                         net (fo=1, routed)           0.296    12.645    send_byte/next_state[7]_i_26_n_0
    SLICE_X13Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.769 r  send_byte/next_state[7]_i_14/O
                         net (fo=2, routed)           0.963    13.732    send_byte/cnt_sysclk_reg_29_sn_1
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.856 r  send_byte/next_state[7]_i_7/O
                         net (fo=1, routed)           0.293    14.150    send_byte/next_state[7]_i_7_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  send_byte/next_state[7]_i_1/O
                         net (fo=8, routed)           0.344    14.617    next_state
    SLICE_X10Y89         FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X10Y89         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.271    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y89         FDCE (Setup_fdce_C_CE)      -0.169    14.847    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 valid_sysclk_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.460ns  (logic 1.203ns (26.973%)  route 3.257ns (73.027%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.555    10.076    clk_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  valid_sysclk_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.459    10.535 r  valid_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.581    11.116    send_byte/valid_sysclk_reg[7]
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124    11.240 f  send_byte/cnt_data[10]_i_25/O
                         net (fo=1, routed)           0.590    11.830    send_byte/cnt_data[10]_i_25_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.954 r  send_byte/cnt_data[10]_i_23/O
                         net (fo=2, routed)           0.322    12.276    send_byte/cnt_data[10]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.400 r  send_byte/cnt_data[10]_i_20/O
                         net (fo=1, routed)           0.303    12.703    send_byte/cnt_data[10]_i_20_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.827 r  send_byte/cnt_data[10]_i_14/O
                         net (fo=2, routed)           0.814    13.641    send_byte/cnt_data[10]_i_14_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.765 r  send_byte/cnt_data[10]_i_4/O
                         net (fo=1, routed)           0.291    14.056    send_byte/cnt_data[10]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.124    14.180 r  send_byte/cnt_data[10]_i_1/O
                         net (fo=11, routed)          0.356    14.536    cnt_data
    SLICE_X4Y88          FDCE                                         r  cnt_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  cnt_data_reg[8]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    14.863    cnt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 valid_sysclk_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.460ns  (logic 1.203ns (26.973%)  route 3.257ns (73.027%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 10.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.555    10.076    clk_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  valid_sysclk_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.459    10.535 r  valid_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.581    11.116    send_byte/valid_sysclk_reg[7]
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.124    11.240 f  send_byte/cnt_data[10]_i_25/O
                         net (fo=1, routed)           0.590    11.830    send_byte/cnt_data[10]_i_25_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.124    11.954 r  send_byte/cnt_data[10]_i_23/O
                         net (fo=2, routed)           0.322    12.276    send_byte/cnt_data[10]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.124    12.400 r  send_byte/cnt_data[10]_i_20/O
                         net (fo=1, routed)           0.303    12.703    send_byte/cnt_data[10]_i_20_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.827 r  send_byte/cnt_data[10]_i_14/O
                         net (fo=2, routed)           0.814    13.641    send_byte/cnt_data[10]_i_14_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    13.765 r  send_byte/cnt_data[10]_i_4/O
                         net (fo=1, routed)           0.291    14.056    send_byte/cnt_data[10]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.124    14.180 r  send_byte/cnt_data[10]_i_1/O
                         net (fo=11, routed)          0.356    14.536    cnt_data
    SLICE_X4Y90          FDCE                                         r  cnt_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  cnt_data_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y90          FDCE (Setup_fdce_C_CE)      -0.205    14.864    cnt_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.995%)  route 0.179ns (49.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.676     1.560    send_byte/master/us_clk/CLK
    SLICE_X0Y100         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  send_byte/master/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.179     1.879    send_byte/master/us_clk/cnt_sysclk_reg[3]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.924 r  send_byte/master/us_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    send_byte/master/us_clk/p_0_in__0[5]
    SLICE_X0Y99          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.864     1.992    send_byte/master/us_clk/CLK
    SLICE_X0Y99          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/C
                         clock pessimism             -0.249     1.743    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.835    send_byte/master/us_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.856%)  route 0.180ns (49.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.676     1.560    send_byte/master/us_clk/CLK
    SLICE_X0Y100         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  send_byte/master/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.180     1.880    send_byte/master/us_clk/cnt_sysclk_reg[3]
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  send_byte/master/us_clk/cnt_sysclk[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    send_byte/master/us_clk/p_0_in__0[4]
    SLICE_X0Y99          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.864     1.992    send_byte/master/us_clk/CLK
    SLICE_X0Y99          FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/C
                         clock pessimism             -0.249     1.743    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.091     1.834    send_byte/master/us_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.594     1.477    send_byte/master/us_clk/CLK
    SLICE_X0Y97          FDCE                                         r  send_byte/master/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  send_byte/master/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.076     1.695    send_byte/master/us_clk/clk_ed/ff_cur_reg_0
    SLICE_X0Y97          FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.864     1.992    send_byte/master/us_clk/clk_ed/CLK
    SLICE_X0Y97          FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.075     1.552    send_byte/master/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 send_byte/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    send_byte/us_clk/CLK
    SLICE_X4Y96          FDCE                                         r  send_byte/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_byte/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.076     1.692    send_byte/us_clk/clk_ed/clk_div_100
    SLICE_X4Y96          FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.861     1.989    send_byte/us_clk/clk_ed/CLK
    SLICE_X4Y96          FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.075     1.549    send_byte/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 send_byte/master/stop_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.593     1.476    send_byte/master/CLK
    SLICE_X3Y96          FDCE                                         r  send_byte/master/stop_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  send_byte/master/stop_flag_reg/Q
                         net (fo=3, routed)           0.099     1.716    send_byte/master/stop_flag_reg_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.048     1.764 r  send_byte/master/next_state[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.764    send_byte/master/next_state[5]_i_1__1_n_0
    SLICE_X2Y96          FDCE                                         r  send_byte/master/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.863     1.991    send_byte/master/CLK
    SLICE_X2Y96          FDCE                                         r  send_byte/master/next_state_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.131     1.620    send_byte/master/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 send_byte/master/stop_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.593     1.476    send_byte/master/CLK
    SLICE_X3Y96          FDCE                                         r  send_byte/master/stop_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  send_byte/master/stop_flag_reg/Q
                         net (fo=3, routed)           0.099     1.716    send_byte/master/stop_flag_reg_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  send_byte/master/next_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    send_byte/master/next_state[4]_i_1__0_n_0
    SLICE_X2Y96          FDCE                                         r  send_byte/master/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.863     1.991    send_byte/master/CLK
    SLICE_X2Y96          FDCE                                         r  send_byte/master/next_state_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.120     1.609    send_byte/master/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 btn1/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.562     1.445    btn1/btn_ed/CLK
    SLICE_X11Y89         FDCE                                         r  btn1/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  btn1/btn_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.103     1.689    btn2/btn_ed/p_0_in_0[1]
    SLICE_X10Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  btn2/btn_ed/next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    btn2_n_2
    SLICE_X10Y89         FDCE                                         r  next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.831     1.959    clk_IBUF_BUFG
    SLICE_X10Y89         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X10Y89         FDCE (Hold_fdce_C_D)         0.121     1.579    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 btn2/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.464%)  route 0.138ns (49.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.561     1.444    btn2/btn_0/CLK
    SLICE_X11Y87         FDRE                                         r  btn2/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  btn2/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.138     1.724    btn2/btn_ed/ff_cur_reg_2
    SLICE_X9Y88          FDCE                                         r  btn2/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.831     1.959    btn2/btn_ed/CLK
    SLICE_X9Y88          FDCE                                         r  btn2/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y88          FDCE (Hold_fdce_C_D)         0.070     1.551    btn2/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 send_byte/master/count_usec5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/scl_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.594     1.477    send_byte/master/CLK
    SLICE_X1Y97          FDCE                                         r  send_byte/master/count_usec5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  send_byte/master/count_usec5_reg[2]/Q
                         net (fo=5, routed)           0.092     1.710    send_byte/master/us_clk/clk_ed/count_usec5[0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.045     1.755 r  send_byte/master/us_clk/clk_ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.755    send_byte/master/us_clk_n_2
    SLICE_X0Y97          FDCE                                         r  send_byte/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.864     1.992    send_byte/master/CLK
    SLICE_X0Y97          FDCE                                         r  send_byte/master/scl_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.092     1.582    send_byte/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypad/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.756%)  route 0.125ns (40.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.586     1.469    keypad/CLK
    SLICE_X4Y83          FDCE                                         r  keypad/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keypad/state_reg[4]/Q
                         net (fo=6, routed)           0.125     1.735    keypad/ms_10_ed/Q[4]
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  keypad/ms_10_ed/key_valid_i_1/O
                         net (fo=1, routed)           0.000     1.780    keypad/ms_10_ed_n_0
    SLICE_X6Y84          FDCE                                         r  keypad/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.855     1.983    keypad/CLK
    SLICE_X6Y84          FDCE                                         r  keypad/key_valid_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120     1.604    keypad/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    cnt_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89    cnt_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    cnt_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90    cnt_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89    cnt_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.987ns (64.059%)  route 2.798ns (35.941%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           2.798     4.280    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.785 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.785    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.983ns (66.709%)  route 2.487ns (33.291%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           2.487     3.940    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.469 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.469    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.939ns (69.798%)  route 2.137ns (30.202%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          2.137     3.575    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.076 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.076    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.968ns (70.427%)  route 2.086ns (29.573%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           2.086     3.545    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.054 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.054    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.408ns (75.700%)  route 0.452ns (24.300%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  row_IBUF[2]_inst/O
                         net (fo=10, routed)          0.452     0.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.860 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.860    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.437ns (76.758%)  route 0.435ns (23.242%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  row_IBUF[3]_inst/O
                         net (fo=9, routed)           0.435     0.662    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.873 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.873    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.452ns (70.391%)  route 0.611ns (29.609%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           0.611     0.832    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.062 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.062    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.456ns (63.330%)  route 0.843ns (36.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  row_IBUF[0]_inst/O
                         net (fo=6, routed)           0.843     1.093    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.299 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.299    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 3.970ns (44.339%)  route 4.984ns (55.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  is_done_reg/Q
                         net (fo=6, routed)           4.984    10.585    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.100 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.100    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 3.962ns (50.002%)  route 3.962ns (49.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.625     5.146    send_byte/CLK
    SLICE_X1Y92          FDCE                                         r  send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  send_byte/busy_reg/Q
                         net (fo=28, routed)          3.962     9.564    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.070 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.070    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 3.956ns (50.219%)  route 3.922ns (49.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.617     5.138    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.922     9.516    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         3.500    13.016 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.016    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 star_pressed_once_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 3.957ns (51.315%)  route 3.754ns (48.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  star_pressed_once_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  star_pressed_once_reg/Q
                         net (fo=8, routed)           3.754     9.350    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.850 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.850    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.039ns (53.166%)  route 3.558ns (46.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.616     5.137    keypad/CLK
    SLICE_X6Y84          FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518     5.655 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           3.558     9.213    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.735 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.735    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 3.953ns (52.203%)  route 3.619ns (47.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.617     5.138    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.619     9.213    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         3.497    12.710 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.710    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 3.975ns (52.819%)  route 3.551ns (47.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.617     5.138    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.551     9.145    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         3.519    12.664 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.664    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 3.987ns (53.355%)  route 3.485ns (46.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.614     5.135    keypad/CLK
    SLICE_X5Y82          FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.456     5.591 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.485     9.076    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.531    12.607 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.607    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 3.961ns (59.405%)  route 2.707ns (40.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.627     5.148    send_byte/master/CLK
    SLICE_X0Y97          FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           2.707     8.311    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.815 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    11.815    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/sda_tristate_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 3.948ns (59.541%)  route 2.683ns (40.459%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.626     5.147    send_byte/master/CLK
    SLICE_X0Y96          FDPE                                         r  send_byte/master/sda_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.603 r  send_byte/master/sda_tristate_oe_reg/Q
                         net (fo=2, routed)           2.683     8.286    sda_OBUF
    C16                  OBUFT (Prop_obuft_I_O)       3.492    11.778 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000    11.778    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 0.965ns (51.845%)  route 0.896ns (48.155%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.896     2.514    sda_TRI
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.338 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.338    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.347ns (62.487%)  route 0.809ns (37.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.594     1.477    send_byte/master/CLK
    SLICE_X0Y97          FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           0.809     2.427    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.633 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.633    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.373ns (55.888%)  route 1.083ns (44.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.585     1.468    keypad/CLK
    SLICE_X5Y82          FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.083     2.693    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.924 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.924    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 star_pressed_once_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.343ns (54.064%)  route 1.141ns (45.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  star_pressed_once_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  star_pressed_once_reg/Q
                         net (fo=8, routed)           1.141     2.753    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.955 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.955    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.361ns (54.664%)  route 1.129ns (45.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.587     1.470    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.129     2.740    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         1.220     3.960 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.960    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.339ns (53.152%)  route 1.180ns (46.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.587     1.470    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.180     2.791    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         1.198     3.989 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.989    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.343ns (50.749%)  route 1.303ns (49.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.587     1.470    keypad/CLK
    SLICE_X3Y82          FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.303     2.914    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         1.202     4.116 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.116    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.386ns (52.224%)  route 1.268ns (47.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.587     1.470    keypad/CLK
    SLICE_X6Y84          FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           1.268     2.903    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.125 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.125    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.348ns (50.362%)  route 1.329ns (49.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.592     1.475    send_byte/CLK
    SLICE_X1Y92          FDCE                                         r  send_byte/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  send_byte/busy_reg/Q
                         net (fo=28, routed)          1.329     2.945    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.152 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.152    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.357ns (42.012%)  route 1.872ns (57.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  is_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  is_done_reg/Q
                         net (fo=6, routed)           1.872     3.488    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.703 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.703    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.075ns  (logic 1.441ns (20.372%)  route 5.634ns (79.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.634     7.075    reset_p_IBUF
    SLICE_X11Y97         FDCE                                         f  cnt_sysclk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.442     9.783    clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  cnt_sysclk_reg[28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.075ns  (logic 1.441ns (20.372%)  route 5.634ns (79.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.634     7.075    reset_p_IBUF
    SLICE_X11Y97         FDCE                                         f  cnt_sysclk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.442     9.783    clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  cnt_sysclk_reg[29]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.075ns  (logic 1.441ns (20.372%)  route 5.634ns (79.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.634     7.075    reset_p_IBUF
    SLICE_X11Y97         FDCE                                         f  cnt_sysclk_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.442     9.783    clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  cnt_sysclk_reg[30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.075ns  (logic 1.441ns (20.372%)  route 5.634ns (79.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.634     7.075    reset_p_IBUF
    SLICE_X11Y97         FDCE                                         f  cnt_sysclk_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.442     9.783    clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  cnt_sysclk_reg[31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.441ns (20.778%)  route 5.495ns (79.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.495     6.937    reset_p_IBUF
    SLICE_X11Y96         FDCE                                         f  cnt_sysclk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.441     9.782    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  cnt_sysclk_reg[24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.441ns (20.778%)  route 5.495ns (79.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.495     6.937    reset_p_IBUF
    SLICE_X11Y96         FDCE                                         f  cnt_sysclk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.441     9.782    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  cnt_sysclk_reg[25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.441ns (20.778%)  route 5.495ns (79.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.495     6.937    reset_p_IBUF
    SLICE_X11Y96         FDCE                                         f  cnt_sysclk_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.441     9.782    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  cnt_sysclk_reg[26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cnt_sysclk_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.441ns (20.778%)  route 5.495ns (79.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.495     6.937    reset_p_IBUF
    SLICE_X11Y96         FDCE                                         f  cnt_sysclk_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.441     9.782    clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  cnt_sysclk_reg[27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 1.441ns (20.803%)  route 5.487ns (79.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.487     6.928    send_byte/master/us_clk/AR[0]
    SLICE_X0Y100         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.684     5.025    send_byte/master/us_clk/CLK
    SLICE_X0Y100         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 1.441ns (20.803%)  route 5.487ns (79.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         5.487     6.928    send_byte/master/us_clk/AR[0]
    SLICE_X0Y100         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         1.684     5.025    send_byte/master/us_clk/CLK
    SLICE_X0Y100         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.272ns (22.847%)  route 0.919ns (77.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  row_IBUF[3]_inst/O
                         net (fo=9, routed)           0.919     1.147    keypad/star_pressed_once_reg_0[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.192 r  keypad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.192    keypad/next_state__0[1]
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[1]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/key_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.266ns (21.206%)  route 0.989ns (78.794%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  row_IBUF[1]_inst/O
                         net (fo=9, routed)           0.989     1.210    keypad/star_pressed_once_reg_0[1]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.255 r  keypad/key_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.255    keypad/key_value_0[1]
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.856     1.984    keypad/CLK
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.272ns (21.312%)  route 1.005ns (78.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  row_IBUF[3]_inst/O
                         net (fo=9, routed)           1.005     1.232    keypad/star_pressed_once_reg_0[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  keypad/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.277    keypad/next_state__0[3]
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[3]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.266ns (20.147%)  route 1.055ns (79.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           1.055     1.276    keypad/star_pressed_once_reg_0[1]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.321 r  keypad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.321    keypad/key_value_0[2]
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.856     1.984    keypad/CLK
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.272ns (20.364%)  route 1.065ns (79.636%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  row_IBUF[3]_inst/O
                         net (fo=9, routed)           1.065     1.292    keypad/star_pressed_once_reg_0[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  keypad/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.337    keypad/next_state__0[2]
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[2]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/key_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.266ns (19.906%)  route 1.071ns (80.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=9, routed)           1.071     1.292    keypad/star_pressed_once_reg_0[1]
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.337 r  keypad/key_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.337    keypad/key_value_0[0]
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.856     1.984    keypad/CLK
    SLICE_X6Y86          FDCE                                         r  keypad/key_value_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/column_reg[0]_lopt_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.918%)  route 1.195ns (85.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.195     1.405    keypad/AR[0]
    SLICE_X5Y82          FDPE                                         f  keypad/column_reg[0]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X5Y82          FDPE                                         r  keypad/column_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.210ns (14.872%)  route 1.199ns (85.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.199     1.409    keypad/AR[0]
    SLICE_X4Y82          FDCE                                         f  keypad/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.210ns (14.872%)  route 1.199ns (85.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.199     1.409    keypad/AR[0]
    SLICE_X4Y82          FDCE                                         f  keypad/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.210ns (14.872%)  route 1.199ns (85.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=280, routed)         1.199     1.409    keypad/AR[0]
    SLICE_X4Y82          FDCE                                         f  keypad/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=357, routed)         0.854     1.981    keypad/CLK
    SLICE_X4Y82          FDCE                                         r  keypad/state_reg[3]/C





