

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Sun Jun  5 23:14:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    3|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_33_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_5  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_56_6  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    438|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     770|   1039|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    462|    -|
|Register         |        -|    -|     670|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    1440|   1939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  233|  362|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  770| 1039|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |xbuf_V_U   |xbuf_V  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |dxbuf_V_U  |xbuf_V  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |dybuf_V_U  |xbuf_V  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |ybuf_V_U   |ybuf_V  |        1|  0|   0|    0|   512|   15|     1|         7680|
    +-----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |        |        4|  0|   0|    0|  2048|   63|     4|        32256|
    +-----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_400_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_439_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln33_fu_533_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln42_fu_585_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln48_fu_464_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln56_fu_513_p2                    |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_io                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op176_writeresp_state34  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op178_writeresp_state34  |       and|   0|  0|   2|           1|           1|
    |grp_fu_365_p2                         |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln23_1_fu_406_p2                 |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln23_fu_371_p2                   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln26_fu_445_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln33_fu_539_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln42_fu_591_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln48_fu_470_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln56_fu_519_p2                   |      icmp|   0|  0|  17|          31|          31|
    |ap_block_state34                      |        or|   0|  0|   2|           1|           1|
    |select_ln1494_fu_485_p3               |    select|   0|  0|  16|           1|          16|
    |select_ln34_fu_557_p3                 |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1               |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 438|         451|         254|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  151|         34|    1|         34|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2  |    9|          2|    1|          2|
    |dxbuf_V_address0         |   14|          3|    9|         27|
    |dybuf_V_address0         |   14|          3|    9|         27|
    |gmem_ARADDR              |   14|          3|   32|         96|
    |gmem_AWADDR              |   14|          3|   32|         96|
    |gmem_WDATA               |   14|          3|   16|         48|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |i_1_reg_310              |    9|          2|   31|         62|
    |i_2_reg_343              |    9|          2|   31|         62|
    |i_3_reg_321              |    9|          2|   31|         62|
    |i_4_reg_354              |    9|          2|   31|         62|
    |i_5_reg_332              |    9|          2|   31|         62|
    |i_reg_299                |    9|          2|   31|         62|
    |xbuf_V_address0          |   20|          4|    9|         36|
    |ybuf_V_address0          |   14|          3|    9|         27|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  462|        102|  320|        797|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |dim_read_reg_613                     |  32|   0|   32|          0|
    |dx_read_reg_634                      |  32|   0|   32|          0|
    |dxbuf_V_load_reg_760                 |  16|   0|   16|          0|
    |dy_read_reg_624                      |  32|   0|   32|          0|
    |fwprop_read_reg_609                  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_694             |  16|   0|   16|          0|
    |gmem_addr_read_reg_669               |  16|   0|   16|          0|
    |gmem_addr_reg_643                    |  32|   0|   32|          0|
    |i_1_reg_310                          |  31|   0|   31|          0|
    |i_2_reg_343                          |  31|   0|   31|          0|
    |i_3_reg_321                          |  31|   0|   31|          0|
    |i_4_reg_354                          |  31|   0|   31|          0|
    |i_5_reg_332                          |  31|   0|   31|          0|
    |i_reg_299                            |  31|   0|   31|          0|
    |icmp_ln23_1_reg_660                  |   1|   0|    1|          0|
    |icmp_ln23_1_reg_660_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln23_reg_639                    |   1|   0|    1|          0|
    |icmp_ln26_reg_685                    |   1|   0|    1|          0|
    |icmp_ln26_reg_685_pp1_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln33_reg_770                    |   1|   0|    1|          0|
    |icmp_ln33_reg_770_pp4_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln42_reg_800                    |   1|   0|    1|          0|
    |icmp_ln42_reg_800_pp5_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln48_reg_716                    |   1|   0|    1|          0|
    |icmp_ln48_reg_716_pp2_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln56_reg_751                    |   1|   0|    1|          0|
    |icmp_ln56_reg_751_pp3_iter1_reg      |   1|   0|    1|          0|
    |select_ln1494_reg_735                |  16|   0|   16|          0|
    |select_ln34_reg_784                  |  15|   0|   15|          0|
    |trunc_ln23_reg_649                   |  31|   0|   31|          0|
    |trunc_ln24_reg_664                   |   9|   0|    9|          0|
    |trunc_ln24_reg_664_pp0_iter1_reg     |   9|   0|    9|          0|
    |trunc_ln27_reg_689                   |   9|   0|    9|          0|
    |trunc_ln27_reg_689_pp1_iter1_reg     |   9|   0|    9|          0|
    |trunc_ln33_reg_705                   |  31|   0|   31|          0|
    |trunc_ln48_reg_699                   |  31|   0|   31|          0|
    |y_read_reg_629                       |  32|   0|   32|          0|
    |ybuf_V_load_reg_809                  |  15|   0|   15|          0|
    |zext_ln1494_1_reg_720                |   9|   0|   32|         23|
    |zext_ln1494_1_reg_720_pp2_iter1_reg  |   9|   0|   32|         23|
    |zext_ln1494_reg_774                  |   9|   0|   32|         23|
    |zext_ln1494_reg_774_pp4_iter1_reg    |   9|   0|   32|         23|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 670|   0|  762|         92|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-3 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 35 36 37 }
  Pipeline-5 : II = 1, D = 3, States = { 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 34 23 35 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 38 36 
36 --> 37 
37 --> 35 
38 --> 39 
39 --> 42 40 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_19, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_8, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_18, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_16, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 64 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 65 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 66 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 67 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 68 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 69 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (3.25ns)   --->   "%xbuf_V = alloca i32 1" [relu_combined/main.cpp:17]   --->   Operation 70 'alloca' 'xbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%dxbuf_V = alloca i32 1" [relu_combined/main.cpp:18]   --->   Operation 71 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%ybuf_V = alloca i32 1" [relu_combined/main.cpp:19]   --->   Operation 72 'alloca' 'ybuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%dybuf_V = alloca i32 1" [relu_combined/main.cpp:20]   --->   Operation 73 'alloca' 'dybuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge143, void %.lr.ph147" [relu_combined/main.cpp:23]   --->   Operation 75 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [relu_combined/main.cpp:23]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i31 %trunc_ln" [relu_combined/main.cpp:23]   --->   Operation 77 'sext' 'sext_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln23" [relu_combined/main.cpp:23]   --->   Operation 78 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 80 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 83 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 85 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [relu_combined/main.cpp:23]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [relu_combined/main.cpp:23]   --->   Operation 87 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln23, void %.split12, i31 0, void %.lr.ph147" [relu_combined/main.cpp:23]   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [relu_combined/main.cpp:23]   --->   Operation 89 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln23_1 = icmp_eq  i31 %i, i31 %trunc_ln23" [relu_combined/main.cpp:23]   --->   Operation 91 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 92 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %.split12, void %.lr.ph142" [relu_combined/main.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i31 %i" [relu_combined/main.cpp:24]   --->   Operation 94 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 95 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [relu_combined/main.cpp:24]   --->   Operation 95 'read' 'gmem_addr_read' <Predicate = (!icmp_ln23_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_combined/main.cpp:23]   --->   Operation 96 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %trunc_ln24" [relu_combined/main.cpp:24]   --->   Operation 97 'zext' 'zext_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln24" [relu_combined/main.cpp:24]   --->   Operation 98 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %gmem_addr_read, i9 %xbuf_V_addr" [relu_combined/main.cpp:24]   --->   Operation 99 'store' 'store_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [relu_combined/main.cpp:26]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln1" [relu_combined/main.cpp:26]   --->   Operation 102 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln26" [relu_combined/main.cpp:26]   --->   Operation 103 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [7/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 104 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 105 [6/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 105 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 106 [5/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 106 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 107 [4/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 107 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 108 [3/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 108 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 109 [2/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 109 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 110 [1/7] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [relu_combined/main.cpp:26]   --->   Operation 110 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [relu_combined/main.cpp:26]   --->   Operation 111 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 2.52>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln26, void %.split10, i31 0, void %.lr.ph142" [relu_combined/main.cpp:26]   --->   Operation 112 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_1, i31 1" [relu_combined/main.cpp:26]   --->   Operation 113 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %i_1, i31 %trunc_ln23" [relu_combined/main.cpp:26]   --->   Operation 115 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 116 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split10, void %._crit_edge143.loopexit" [relu_combined/main.cpp:26]   --->   Operation 117 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %i_1" [relu_combined/main.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_1" [relu_combined/main.cpp:27]   --->   Operation 119 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [relu_combined/main.cpp:26]   --->   Operation 120 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %trunc_ln27" [relu_combined/main.cpp:27]   --->   Operation 121 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln27" [relu_combined/main.cpp:27]   --->   Operation 122 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln27 = store i16 %gmem_addr_1_read, i9 %dybuf_V_addr" [relu_combined/main.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 1.58>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge143"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:31]   --->   Operation 126 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph137" [relu_combined/main.cpp:48]   --->   Operation 127 'br' 'br_ln48' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %dim_read" [relu_combined/main.cpp:48]   --->   Operation 128 'trunc' 'trunc_ln48' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln48 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:48]   --->   Operation 129 'br' 'br_ln48' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 1.58>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph126" [relu_combined/main.cpp:33]   --->   Operation 130 'br' 'br_ln33' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %dim_read" [relu_combined/main.cpp:33]   --->   Operation 131 'trunc' 'trunc_ln33' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln33 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:33]   --->   Operation 132 'br' 'br_ln33' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 1.58>

State 23 <SV = 18> <Delay = 3.25>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph137, i31 %add_ln48, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split_ifconv" [relu_combined/main.cpp:48]   --->   Operation 133 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (2.52ns)   --->   "%add_ln48 = add i31 %i_3, i31 1" [relu_combined/main.cpp:48]   --->   Operation 134 'add' 'add_ln48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i31 %i_3, i31 %trunc_ln48" [relu_combined/main.cpp:48]   --->   Operation 136 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 137 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split_ifconv, void %.lr.ph131" [relu_combined/main.cpp:48]   --->   Operation 138 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_3"   --->   Operation 139 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i9 %trunc_ln1494_2"   --->   Operation 140 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%xbuf_V_addr_2 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1494_1"   --->   Operation 141 'getelementptr' 'xbuf_V_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 142 [2/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 142 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:50]   --->   Operation 143 'getelementptr' 'dybuf_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 144 [2/2] (3.25ns)   --->   "%dybuf_V_load = load i9 %dybuf_V_addr_1" [relu_combined/main.cpp:50]   --->   Operation 144 'load' 'dybuf_V_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 24 <SV = 19> <Delay = 6.48>
ST_24 : Operation 145 [1/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 145 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_24 : Operation 146 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %xbuf_V_load_1, i16 0"   --->   Operation 146 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln48)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/2] (3.25ns)   --->   "%dybuf_V_load = load i9 %dybuf_V_addr_1" [relu_combined/main.cpp:50]   --->   Operation 147 'load' 'dybuf_V_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_24 : Operation 148 [1/1] (0.80ns)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i16 %dybuf_V_load, i16 0"   --->   Operation 148 'select' 'select_ln1494' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 20> <Delay = 3.25>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [relu_combined/main.cpp:48]   --->   Operation 149 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:53]   --->   Operation 150 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %select_ln1494, i9 %dxbuf_V_addr" [relu_combined/main.cpp:50]   --->   Operation 151 'store' 'store_ln50' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [relu_combined/main.cpp:56]   --->   Operation 153 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i31 %trunc_ln8" [relu_combined/main.cpp:56]   --->   Operation 154 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln56" [relu_combined/main.cpp:56]   --->   Operation 155 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %dim_read" [relu_combined/main.cpp:56]   --->   Operation 156 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [relu_combined/main.cpp:56]   --->   Operation 157 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 27 <SV = 20> <Delay = 3.25>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln56, void %.split7, i31 0, void %.lr.ph131" [relu_combined/main.cpp:56]   --->   Operation 158 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (2.52ns)   --->   "%add_ln56 = add i31 %i_5, i31 1" [relu_combined/main.cpp:56]   --->   Operation 159 'add' 'add_ln56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i31 %i_5, i31 %trunc_ln48" [relu_combined/main.cpp:56]   --->   Operation 161 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 162 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split7, void %._crit_edge.loopexit177" [relu_combined/main.cpp:56]   --->   Operation 163 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %i_5" [relu_combined/main.cpp:57]   --->   Operation 164 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %trunc_ln57" [relu_combined/main.cpp:57]   --->   Operation 165 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln57" [relu_combined/main.cpp:57]   --->   Operation 166 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_27 : Operation 167 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [relu_combined/main.cpp:57]   --->   Operation 167 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 28 <SV = 21> <Delay = 3.25>
ST_28 : Operation 168 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [relu_combined/main.cpp:57]   --->   Operation 168 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 29 <SV = 22> <Delay = 7.30>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [relu_combined/main.cpp:56]   --->   Operation 169 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (7.30ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_3, i16 %dxbuf_V_load, i2 3" [relu_combined/main.cpp:57]   --->   Operation 170 'write' 'write_ln57' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 30 <SV = 21> <Delay = 7.30>
ST_30 : Operation 172 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 172 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 7.30>
ST_31 : Operation 173 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 173 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 7.30>
ST_32 : Operation 174 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 174 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 7.30>
ST_33 : Operation 175 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 175 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 25> <Delay = 7.30>
ST_34 : Operation 176 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [relu_combined/main.cpp:64]   --->   Operation 176 'writeresp' 'empty_35' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln64 = br void %._crit_edge" [relu_combined/main.cpp:64]   --->   Operation 177 'br' 'br_ln64' <Predicate = (icmp_ln23 & !fwprop_read)> <Delay = 0.00>
ST_34 : Operation 178 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 178 'writeresp' 'empty_34' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln64 = br void %._crit_edge" [relu_combined/main.cpp:64]   --->   Operation 179 'br' 'br_ln64' <Predicate = (icmp_ln23 & fwprop_read)> <Delay = 0.00>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [relu_combined/main.cpp:64]   --->   Operation 180 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>

State 35 <SV = 18> <Delay = 3.25>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph126, i31 %add_ln33, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:33]   --->   Operation 181 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %i_2, i31 1" [relu_combined/main.cpp:33]   --->   Operation 182 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i31 %i_2, i31 %trunc_ln33" [relu_combined/main.cpp:33]   --->   Operation 184 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 185 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.lr.ph" [relu_combined/main.cpp:33]   --->   Operation 186 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i_2"   --->   Operation 187 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i9 %trunc_ln1494"   --->   Operation 188 'zext' 'zext_ln1494' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1494"   --->   Operation 189 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_35 : Operation 190 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 190 'load' 'xbuf_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 36 <SV = 19> <Delay = 6.43>
ST_36 : Operation 191 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 191 'load' 'xbuf_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_36 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %xbuf_V_load"   --->   Operation 192 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 193 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuf_V_load, i16 0"   --->   Operation 193 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln33)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 194 [1/1] (0.75ns)   --->   "%select_ln34 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:34]   --->   Operation 194 'select' 'select_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 20> <Delay = 3.25>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [relu_combined/main.cpp:33]   --->   Operation 195 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i15 %ybuf_V, i32 0, i32 %zext_ln1494"   --->   Operation 196 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln35 = store i15 %select_ln34, i9 %ybuf_V_addr" [relu_combined/main.cpp:35]   --->   Operation 197 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 38 <SV = 19> <Delay = 7.30>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [relu_combined/main.cpp:42]   --->   Operation 199 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i31 %trunc_ln6" [relu_combined/main.cpp:42]   --->   Operation 200 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln42" [relu_combined/main.cpp:42]   --->   Operation 201 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [relu_combined/main.cpp:42]   --->   Operation 202 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [relu_combined/main.cpp:42]   --->   Operation 203 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 39 <SV = 20> <Delay = 3.25>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln42, void %.split, i31 0, void %.lr.ph" [relu_combined/main.cpp:42]   --->   Operation 204 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 205 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_4, i31 1" [relu_combined/main.cpp:42]   --->   Operation 205 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_4, i31 %trunc_ln33" [relu_combined/main.cpp:42]   --->   Operation 207 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 208 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:42]   --->   Operation 209 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %i_4" [relu_combined/main.cpp:43]   --->   Operation 210 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %trunc_ln43" [relu_combined/main.cpp:43]   --->   Operation 211 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 212 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i15 %ybuf_V, i32 0, i32 %zext_ln43" [relu_combined/main.cpp:43]   --->   Operation 212 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_39 : Operation 213 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr_1" [relu_combined/main.cpp:43]   --->   Operation 213 'load' 'ybuf_V_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>

State 40 <SV = 21> <Delay = 3.25>
ST_40 : Operation 214 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr_1" [relu_combined/main.cpp:43]   --->   Operation 214 'load' 'ybuf_V_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 512> <RAM>

State 41 <SV = 22> <Delay = 7.30>
ST_41 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [relu_combined/main.cpp:42]   --->   Operation 215 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_41 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i15 %ybuf_V_load" [relu_combined/main.cpp:43]   --->   Operation 216 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_41 : Operation 217 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_2, i16 %zext_ln43_1, i2 3" [relu_combined/main.cpp:43]   --->   Operation 217 'write' 'write_ln43' <Predicate = (!icmp_ln42)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 42 <SV = 21> <Delay = 7.30>
ST_42 : Operation 219 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 219 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 22> <Delay = 7.30>
ST_43 : Operation 220 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 220 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 23> <Delay = 7.30>
ST_44 : Operation 221 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 221 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 24> <Delay = 7.30>
ST_45 : Operation 222 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_2" [relu_combined/main.cpp:64]   --->   Operation 222 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000]
fwprop_read       (read             ) [ 0011111111111111111111111111111111111111111111]
dim_read          (read             ) [ 0011111111111111111111111110000000011110000000]
dy_read           (read             ) [ 0011111111111000000000000000000000000000000000]
y_read            (read             ) [ 0011111111111111111111100000000000011110000000]
dx_read           (read             ) [ 0011111111111111111111111110000000000000000000]
x_read            (read             ) [ 0000000000000000000000000000000000000000000000]
xbuf_V            (alloca           ) [ 0011111111111111111111111100000000011100000000]
dxbuf_V           (alloca           ) [ 0011111111111111111111111111110000000000000000]
ybuf_V            (alloca           ) [ 0011111111111111111111100000000000011111110000]
dybuf_V           (alloca           ) [ 0011111111111111111111111100000000000000000000]
icmp_ln23         (icmp             ) [ 0111111111111111111111111111111111111111111111]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln23         (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0011111111110000000000000000000000000000000000]
trunc_ln23        (trunc            ) [ 0000000001111111111111000000000000000000000000]
empty             (readreq          ) [ 0000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000011110000000000000000000000000000000000]
i                 (phi              ) [ 0000000001000000000000000000000000000000000000]
add_ln23          (add              ) [ 0000000011110000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln23_1       (icmp             ) [ 0000000001110000000000000000000000000000000000]
empty_25          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln24        (trunc            ) [ 0000000001110000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 0000000001010000000000000000000000000000000000]
specloopname_ln23 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
zext_ln24         (zext             ) [ 0000000000000000000000000000000000000000000000]
xbuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000011110000000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln26         (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0000000000000111111111000000000000000000000000]
empty_26          (readreq          ) [ 0000000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 0000000000000000001111000000000000000000000000]
i_1               (phi              ) [ 0000000000000000000100000000000000000000000000]
add_ln26          (add              ) [ 0000000000000000001111000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 0000000000000000000111000000000000000000000000]
empty_27          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln27        (trunc            ) [ 0000000000000000000111000000000000000000000000]
gmem_addr_1_read  (read             ) [ 0000000000000000000101000000000000000000000000]
specloopname_ln26 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
zext_ln27         (zext             ) [ 0000000000000000000000000000000000000000000000]
dybuf_V_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln27        (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000001111000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000000]
br_ln31           (br               ) [ 0000000000000000000000000000000000000000000000]
br_ln48           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln48        (trunc            ) [ 0000000000000000000000011111110000000000000000]
br_ln48           (br               ) [ 0000000000000000000000111100000000000000000000]
br_ln33           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln33        (trunc            ) [ 0000000000000000000000000000000000011111110000]
br_ln33           (br               ) [ 0000000000000000000000100000000000011100000000]
i_3               (phi              ) [ 0000000000000000000000010000000000000000000000]
add_ln48          (add              ) [ 0000000000000000000000111100000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln48         (icmp             ) [ 0000000000000000000000011100000000000000000000]
empty_31          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln48           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln1494_2    (trunc            ) [ 0000000000000000000000000000000000000000000000]
zext_ln1494_1     (zext             ) [ 0000000000000000000000011100000000000000000000]
xbuf_V_addr_2     (getelementptr    ) [ 0000000000000000000000011000000000000000000000]
dybuf_V_addr_1    (getelementptr    ) [ 0000000000000000000000011000000000000000000000]
xbuf_V_load_1     (load             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln1494_1     (icmp             ) [ 0000000000000000000000000000000000000000000000]
dybuf_V_load      (load             ) [ 0000000000000000000000000000000000000000000000]
select_ln1494     (select           ) [ 0000000000000000000000010100000000000000000000]
specloopname_ln48 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
dxbuf_V_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln50        (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000111100000000000000000000]
trunc_ln8         (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln56         (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 0000000000000000000000000001111111100000000000]
empty_32          (writereq         ) [ 0000000000000000000000000000000000000000000000]
br_ln56           (br               ) [ 0000000000000000000000000011110000000000000000]
i_5               (phi              ) [ 0000000000000000000000000001000000000000000000]
add_ln56          (add              ) [ 0000000000000000000000000011110000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln56         (icmp             ) [ 0000000000000000000000000001110000000000000000]
empty_33          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln56           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln57        (trunc            ) [ 0000000000000000000000000000000000000000000000]
zext_ln57         (zext             ) [ 0000000000000000000000000000000000000000000000]
dxbuf_V_addr_1    (getelementptr    ) [ 0000000000000000000000000001100000000000000000]
dxbuf_V_load      (load             ) [ 0000000000000000000000000001010000000000000000]
specloopname_ln56 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000011110000000000000000]
empty_35          (writeresp        ) [ 0000000000000000000000000000000000000000000000]
br_ln64           (br               ) [ 0000000000000000000000000000000000000000000000]
empty_34          (writeresp        ) [ 0000000000000000000000000000000000000000000000]
br_ln64           (br               ) [ 0000000000000000000000000000000000000000000000]
ret_ln64          (ret              ) [ 0000000000000000000000000000000000000000000000]
i_2               (phi              ) [ 0000000000000000000000000000000000010000000000]
add_ln33          (add              ) [ 0000000000000000000000100000000000011100000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln33         (icmp             ) [ 0000000000000000000000000000000000011100000000]
empty_28          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln1494      (trunc            ) [ 0000000000000000000000000000000000000000000000]
zext_ln1494       (zext             ) [ 0000000000000000000000000000000000011100000000]
xbuf_V_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000011000000000]
xbuf_V_load       (load             ) [ 0000000000000000000000000000000000000000000000]
trunc_ln1494_1    (trunc            ) [ 0000000000000000000000000000000000000000000000]
icmp_ln1494       (icmp             ) [ 0000000000000000000000000000000000000000000000]
select_ln34       (select           ) [ 0000000000000000000000000000000000010100000000]
specloopname_ln33 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
ybuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
store_ln35        (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000100000000000011100000000]
trunc_ln6         (partselect       ) [ 0000000000000000000000000000000000000000000000]
sext_ln42         (sext             ) [ 0000000000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000100001111111]
empty_29          (writereq         ) [ 0000000000000000000000000000000000000000000000]
br_ln42           (br               ) [ 0000000000000000000000000000000000000011110000]
i_4               (phi              ) [ 0000000000000000000000000000000000000001000000]
add_ln42          (add              ) [ 0000000000000000000000000000000000000011110000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
icmp_ln42         (icmp             ) [ 0000000000000000000000000000000000000001110000]
empty_30          (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
br_ln42           (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln43        (trunc            ) [ 0000000000000000000000000000000000000000000000]
zext_ln43         (zext             ) [ 0000000000000000000000000000000000000000000000]
ybuf_V_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000001100000]
ybuf_V_load       (load             ) [ 0000000000000000000000000000000000000001010000]
specloopname_ln42 (specloopname     ) [ 0000000000000000000000000000000000000000000000]
zext_ln43_1       (zext             ) [ 0000000000000000000000000000000000000000000000]
write_ln43        (write            ) [ 0000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000011110000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fwprop">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="xbuf_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xbuf_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dxbuf_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dxbuf_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ybuf_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ybuf_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dybuf_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dybuf_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fwprop_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dim_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="dy_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="y_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dx_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="9"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_readreq_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="9"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="gmem_addr_1_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="8"/>
<pin id="184" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/20 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="19"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/26 empty_35/30 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln57_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="3"/>
<pin id="195" dir="0" index="2" bw="16" slack="1"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/29 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_writeresp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="19"/>
<pin id="205" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/38 empty_34/42 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln43_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="3"/>
<pin id="210" dir="0" index="2" bw="15" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/41 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xbuf_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xbuf_V_addr/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/11 xbuf_V_load_1/23 xbuf_V_load/35 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dybuf_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="9" slack="0"/>
<pin id="232" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dybuf_V_addr/21 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln27/21 dybuf_V_load/23 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xbuf_V_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xbuf_V_addr_2/23 "/>
</bind>
</comp>

<comp id="247" class="1004" name="dybuf_V_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dybuf_V_addr_1/23 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dxbuf_V_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="2"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr/25 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln50/25 dxbuf_V_load/27 "/>
</bind>
</comp>

<comp id="266" class="1004" name="dxbuf_V_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr_1/27 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xbuf_V_addr_1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xbuf_V_addr_1/35 "/>
</bind>
</comp>

<comp id="280" class="1004" name="ybuf_V_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="2"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr/37 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="15" slack="1"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/37 ybuf_V_load/39 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ybuf_V_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr_1/39 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="1"/>
<pin id="301" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="1"/>
<pin id="312" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="1"/>
<pin id="323" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_3_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="31" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/23 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_5_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="1"/>
<pin id="334" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_5_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/27 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="1"/>
<pin id="345" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_2_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="31" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/35 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_4_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_4_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/39 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/24 icmp_ln1494/36 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln23_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="gmem_addr_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="7"/>
<pin id="399" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln23_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="0" index="1" bw="31" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln24_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln24_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="2"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="9"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln26_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="gmem_addr_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln26_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/19 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln26_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="0" index="1" bw="31" slack="9"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/19 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln27_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="31" slack="0"/>
<pin id="452" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/19 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln27_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/21 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln48_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="17"/>
<pin id="460" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/22 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln33_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="17"/>
<pin id="463" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/22 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln48_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/23 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln48_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="0" index="1" bw="31" slack="1"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/23 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln1494_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_2/23 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln1494_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/23 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln1494_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="0"/>
<pin id="489" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/24 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="19"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/26 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln56_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/26 "/>
</bind>
</comp>

<comp id="506" class="1004" name="gmem_addr_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/26 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln56_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln56_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="0" index="1" bw="31" slack="3"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/27 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln57_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="0"/>
<pin id="526" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/27 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln57_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/27 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln33_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="31" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/35 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln33_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="0" index="1" bw="31" slack="1"/>
<pin id="542" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/35 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln1494_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="0"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/35 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln1494_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/35 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln1494_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_1/36 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln34_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="15" slack="0"/>
<pin id="560" dir="0" index="2" bw="15" slack="0"/>
<pin id="561" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/36 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="19"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/38 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln42_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/38 "/>
</bind>
</comp>

<comp id="578" class="1004" name="gmem_addr_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/38 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln42_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="31" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/39 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln42_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="0" index="1" bw="31" slack="3"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/39 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln43_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/39 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln43_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/39 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln43_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="1"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/41 "/>
</bind>
</comp>

<comp id="609" class="1005" name="fwprop_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="17"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="dim_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="dy_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="9"/>
<pin id="626" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dy_read "/>
</bind>
</comp>

<comp id="629" class="1005" name="y_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="19"/>
<pin id="631" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="dx_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="19"/>
<pin id="636" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="639" class="1005" name="icmp_ln23_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="17"/>
<pin id="641" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="643" class="1005" name="gmem_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="trunc_ln23_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="1"/>
<pin id="651" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln23_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="0"/>
<pin id="657" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln23_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="trunc_ln24_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="2"/>
<pin id="666" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="669" class="1005" name="gmem_addr_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="gmem_addr_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="add_ln26_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="0"/>
<pin id="682" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln26_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="689" class="1005" name="trunc_ln27_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="2"/>
<pin id="691" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="694" class="1005" name="gmem_addr_1_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="1"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln48_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="1"/>
<pin id="701" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln33_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="1"/>
<pin id="707" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln48_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="31" slack="0"/>
<pin id="713" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln48_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="720" class="1005" name="zext_ln1494_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1494_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="xbuf_V_addr_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="1"/>
<pin id="727" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="dybuf_V_addr_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="1"/>
<pin id="732" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="select_ln1494_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1494 "/>
</bind>
</comp>

<comp id="740" class="1005" name="gmem_addr_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="2"/>
<pin id="742" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln56_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="0"/>
<pin id="748" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln56_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="755" class="1005" name="dxbuf_V_addr_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="1"/>
<pin id="757" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="dxbuf_V_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln33_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="0"/>
<pin id="767" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln33_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln1494_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="2"/>
<pin id="776" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="779" class="1005" name="xbuf_V_addr_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="9" slack="1"/>
<pin id="781" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="select_ln34_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="15" slack="1"/>
<pin id="786" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="789" class="1005" name="gmem_addr_2_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="2"/>
<pin id="791" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln42_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="31" slack="0"/>
<pin id="797" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln42_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="804" class="1005" name="ybuf_V_addr_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="1"/>
<pin id="806" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="ybuf_V_load_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="15" slack="1"/>
<pin id="811" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="84" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="84" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="96" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="200"><net_src comp="104" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="100" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="102" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="215"><net_src comp="104" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="222" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="134" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="158" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="377" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="404"><net_src comp="303" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="303" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="303" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="431"><net_src comp="419" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="443"><net_src comp="314" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="314" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="314" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="468"><net_src comp="325" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="325" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="325" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="490"><net_src comp="365" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="234" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="499"><net_src comp="60" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="505"><net_src comp="493" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="0" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="517"><net_src comp="336" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="336" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="336" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="537"><net_src comp="347" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="68" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="347" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="347" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="556"><net_src comp="222" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="365" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="106" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="571"><net_src comp="60" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="58" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="577"><net_src comp="565" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="0" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="578" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="589"><net_src comp="358" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="68" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="358" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="358" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="612"><net_src comp="128" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="134" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="627"><net_src comp="140" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="632"><net_src comp="146" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="637"><net_src comp="152" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="642"><net_src comp="371" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="391" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="652"><net_src comp="397" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="658"><net_src comp="400" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="663"><net_src comp="406" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="411" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="672"><net_src comp="170" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="677"><net_src comp="432" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="683"><net_src comp="439" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="688"><net_src comp="445" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="450" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="697"><net_src comp="181" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="702"><net_src comp="458" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="708"><net_src comp="461" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="714"><net_src comp="464" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="719"><net_src comp="470" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="479" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="728"><net_src comp="240" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="733"><net_src comp="247" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="738"><net_src comp="485" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="743"><net_src comp="506" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="749"><net_src comp="513" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="754"><net_src comp="519" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="266" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="763"><net_src comp="260" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="768"><net_src comp="533" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="773"><net_src comp="539" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="548" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="782"><net_src comp="273" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="787"><net_src comp="557" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="792"><net_src comp="578" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="798"><net_src comp="585" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="803"><net_src comp="591" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="292" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="812"><net_src comp="286" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="605" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {26 29 30 31 32 33 34 38 41 42 43 44 45 }
 - Input state : 
	Port: relu_combined : gmem | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 20 }
	Port: relu_combined : x | {1 }
	Port: relu_combined : dx | {1 }
	Port: relu_combined : y | {1 }
	Port: relu_combined : dy | {1 }
	Port: relu_combined : dim | {1 }
	Port: relu_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln23 : 1
		sext_ln23 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln23 : 1
		icmp_ln23_1 : 1
		br_ln23 : 2
		trunc_ln24 : 1
	State 10
	State 11
		xbuf_V_addr : 1
		store_ln24 : 2
	State 12
		sext_ln26 : 1
		gmem_addr_1 : 2
		empty_26 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		trunc_ln27 : 1
	State 20
	State 21
		dybuf_V_addr : 1
		store_ln27 : 2
	State 22
	State 23
		add_ln48 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		trunc_ln1494_2 : 1
		zext_ln1494_1 : 2
		xbuf_V_addr_2 : 3
		xbuf_V_load_1 : 4
		dybuf_V_addr_1 : 3
		dybuf_V_load : 4
	State 24
		icmp_ln1494_1 : 1
		select_ln1494 : 2
	State 25
		store_ln50 : 1
	State 26
		sext_ln56 : 1
		gmem_addr_3 : 2
		empty_32 : 3
	State 27
		add_ln56 : 1
		icmp_ln56 : 1
		br_ln56 : 2
		trunc_ln57 : 1
		zext_ln57 : 2
		dxbuf_V_addr_1 : 3
		dxbuf_V_load : 4
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		add_ln33 : 1
		icmp_ln33 : 1
		br_ln33 : 2
		trunc_ln1494 : 1
		zext_ln1494 : 2
		xbuf_V_addr_1 : 3
		xbuf_V_load : 4
	State 36
		trunc_ln1494_1 : 1
		icmp_ln1494 : 1
		select_ln34 : 2
	State 37
		store_ln35 : 1
	State 38
		sext_ln42 : 1
		gmem_addr_2 : 2
		empty_29 : 3
	State 39
		add_ln42 : 1
		icmp_ln42 : 1
		br_ln42 : 2
		trunc_ln43 : 1
		zext_ln43 : 2
		ybuf_V_addr_1 : 3
		ybuf_V_load : 4
	State 40
	State 41
		write_ln43 : 1
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln23_fu_400       |    0    |    38   |
|          |        add_ln26_fu_439       |    0    |    38   |
|    add   |        add_ln48_fu_464       |    0    |    38   |
|          |        add_ln56_fu_513       |    0    |    38   |
|          |        add_ln33_fu_533       |    0    |    38   |
|          |        add_ln42_fu_585       |    0    |    38   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_365          |    0    |    13   |
|          |       icmp_ln23_fu_371       |    0    |    18   |
|          |      icmp_ln23_1_fu_406      |    0    |    17   |
|   icmp   |       icmp_ln26_fu_445       |    0    |    17   |
|          |       icmp_ln48_fu_470       |    0    |    17   |
|          |       icmp_ln56_fu_519       |    0    |    17   |
|          |       icmp_ln33_fu_539       |    0    |    17   |
|          |       icmp_ln42_fu_591       |    0    |    17   |
|----------|------------------------------|---------|---------|
|  select  |     select_ln1494_fu_485     |    0    |    16   |
|          |      select_ln34_fu_557      |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |    fwprop_read_read_fu_128   |    0    |    0    |
|          |     dim_read_read_fu_134     |    0    |    0    |
|          |      dy_read_read_fu_140     |    0    |    0    |
|   read   |      y_read_read_fu_146      |    0    |    0    |
|          |      dx_read_read_fu_152     |    0    |    0    |
|          |      x_read_read_fu_158      |    0    |    0    |
|          |  gmem_addr_read_read_fu_170  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_181 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_164      |    0    |    0    |
|          |      grp_readreq_fu_175      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_186     |    0    |    0    |
|          |     grp_writeresp_fu_201     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln57_write_fu_192   |    0    |    0    |
|          |    write_ln43_write_fu_207   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_377       |    0    |    0    |
|partselect|       trunc_ln1_fu_419       |    0    |    0    |
|          |       trunc_ln8_fu_493       |    0    |    0    |
|          |       trunc_ln6_fu_565       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln23_fu_387       |    0    |    0    |
|   sext   |       sext_ln26_fu_428       |    0    |    0    |
|          |       sext_ln56_fu_502       |    0    |    0    |
|          |       sext_ln42_fu_574       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln23_fu_397      |    0    |    0    |
|          |       trunc_ln24_fu_411      |    0    |    0    |
|          |       trunc_ln27_fu_450      |    0    |    0    |
|          |       trunc_ln48_fu_458      |    0    |    0    |
|   trunc  |       trunc_ln33_fu_461      |    0    |    0    |
|          |     trunc_ln1494_2_fu_475    |    0    |    0    |
|          |       trunc_ln57_fu_524      |    0    |    0    |
|          |      trunc_ln1494_fu_544     |    0    |    0    |
|          |     trunc_ln1494_1_fu_553    |    0    |    0    |
|          |       trunc_ln43_fu_596      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln24_fu_415       |    0    |    0    |
|          |       zext_ln27_fu_454       |    0    |    0    |
|          |     zext_ln1494_1_fu_479     |    0    |    0    |
|   zext   |       zext_ln57_fu_528       |    0    |    0    |
|          |      zext_ln1494_fu_548      |    0    |    0    |
|          |       zext_ln43_fu_600       |    0    |    0    |
|          |      zext_ln43_1_fu_605      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   392   |
|----------|------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|dxbuf_V|    1   |    0   |    0   |
|dybuf_V|    1   |    0   |    0   |
| xbuf_V|    1   |    0   |    0   |
| ybuf_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln23_reg_655    |   31   |
|    add_ln26_reg_680    |   31   |
|    add_ln33_reg_765    |   31   |
|    add_ln42_reg_795    |   31   |
|    add_ln48_reg_711    |   31   |
|    add_ln56_reg_746    |   31   |
|    dim_read_reg_613    |   32   |
|     dx_read_reg_634    |   32   |
| dxbuf_V_addr_1_reg_755 |    9   |
|  dxbuf_V_load_reg_760  |   16   |
|     dy_read_reg_624    |   32   |
| dybuf_V_addr_1_reg_730 |    9   |
|   fwprop_read_reg_609  |    1   |
|gmem_addr_1_read_reg_694|   16   |
|   gmem_addr_1_reg_674  |   16   |
|   gmem_addr_2_reg_789  |   16   |
|   gmem_addr_3_reg_740  |   16   |
| gmem_addr_read_reg_669 |   16   |
|    gmem_addr_reg_643   |   16   |
|       i_1_reg_310      |   31   |
|       i_2_reg_343      |   31   |
|       i_3_reg_321      |   31   |
|       i_4_reg_354      |   31   |
|       i_5_reg_332      |   31   |
|        i_reg_299       |   31   |
|   icmp_ln23_1_reg_660  |    1   |
|    icmp_ln23_reg_639   |    1   |
|    icmp_ln26_reg_685   |    1   |
|    icmp_ln33_reg_770   |    1   |
|    icmp_ln42_reg_800   |    1   |
|    icmp_ln48_reg_716   |    1   |
|    icmp_ln56_reg_751   |    1   |
|  select_ln1494_reg_735 |   16   |
|   select_ln34_reg_784  |   15   |
|   trunc_ln23_reg_649   |   31   |
|   trunc_ln24_reg_664   |    9   |
|   trunc_ln27_reg_689   |    9   |
|   trunc_ln33_reg_705   |   31   |
|   trunc_ln48_reg_699   |   31   |
|  xbuf_V_addr_1_reg_779 |    9   |
|  xbuf_V_addr_2_reg_725 |    9   |
|     y_read_reg_629     |   32   |
|  ybuf_V_addr_1_reg_804 |    9   |
|   ybuf_V_load_reg_809  |   15   |
|  zext_ln1494_1_reg_720 |   32   |
|   zext_ln1494_reg_774  |   32   |
+------------------------+--------+
|          Total         |   886  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_175  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_186 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_186 |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_201 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_201 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_222  |  p0  |   5  |   9  |   45   ||    25   |
|   grp_access_fu_234  |  p0  |   3  |   9  |   27   ||    14   |
|   grp_access_fu_260  |  p0  |   3  |   9  |   27   ||    14   |
|   grp_access_fu_286  |  p0  |   3  |   9  |   27   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   226  || 15.0078 ||    94   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   392  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   94   |
|  Register |    -   |    -   |   886  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   15   |   886  |   486  |
+-----------+--------+--------+--------+--------+
