
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency rd_ptr[0]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[7][7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   12.84    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.11 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
     2    2.14    0.01    0.09    0.20 ^ mem[3][2]$_DFFE_PP_/Q (DFF_X1)
                                         mem[3][2] (net)
                  0.01    0.00    0.20 ^ _0982_/B (MUX2_X1)
     1    1.36    0.01    0.03    0.23 ^ _0982_/Z (MUX2_X1)
                                         _0190_ (net)
                  0.01    0.00    0.23 ^ mem[3][2]$_DFFE_PP_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   12.84    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.11 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     8   12.88    0.01    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.01    0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   13.87    0.02    0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.23 ^ _1498_/B (HA_X1)
     2    3.66    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.88    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    3.55    0.01    0.11    0.40 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.40 ^ _1322_/A (BUF_X4)
    10   28.49    0.02    0.03    0.43 ^ _1322_/Z (BUF_X4)
                                         _0730_ (net)
                  0.02    0.00    0.43 ^ _1365_/A (CLKBUF_X3)
    10   24.57    0.02    0.05    0.49 ^ _1365_/Z (CLKBUF_X3)
                                         _0271_ (net)
                  0.02    0.00    0.49 ^ _1446_/S (MUX2_X1)
     1    1.15    0.01    0.06    0.55 v _1446_/Z (MUX2_X1)
                                         _0348_ (net)
                  0.01    0.00    0.55 v _1447_/B (MUX2_X1)
     1    1.92    0.01    0.06    0.60 v _1447_/Z (MUX2_X1)
                                         _0349_ (net)
                  0.01    0.00    0.60 v _1448_/A2 (AND2_X1)
     1    1.05    0.01    0.03    0.63 v _1448_/ZN (AND2_X1)
                                         _0350_ (net)
                  0.01    0.00    0.63 v _1453_/A (MUX2_X1)
     1    1.63    0.01    0.06    0.69 v _1453_/Z (MUX2_X1)
                                         _0355_ (net)
                  0.01    0.00    0.69 v _1454_/A4 (NOR4_X1)
     1    2.48    0.05    0.09    0.78 ^ _1454_/ZN (NOR4_X1)
                                         net19 (net)
                  0.05    0.00    0.78 ^ output19/A (BUF_X1)
     1    0.23    0.01    0.03    0.80 ^ output19/Z (BUF_X1)
                                         peek_data[5] (net)
                  0.01    0.00    0.80 ^ peek_data[5] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.55    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     8   12.88    0.01    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.01    0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4   13.87    0.02    0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.23 ^ _1498_/B (HA_X1)
     2    3.66    0.01    0.04    0.27 ^ _1498_/CO (HA_X1)
                                         _0806_ (net)
                  0.01    0.00    0.27 ^ _0857_/A (INV_X1)
     1    2.88    0.01    0.01    0.28 v _0857_/ZN (INV_X1)
                                         _0795_ (net)
                  0.01    0.00    0.28 v _1494_/CI (FA_X1)
     1    3.55    0.01    0.11    0.40 ^ _1494_/S (FA_X1)
                                         _0797_ (net)
                  0.01    0.00    0.40 ^ _1322_/A (BUF_X4)
    10   28.49    0.02    0.03    0.43 ^ _1322_/Z (BUF_X4)
                                         _0730_ (net)
                  0.02    0.00    0.43 ^ _1365_/A (CLKBUF_X3)
    10   24.57    0.02    0.05    0.49 ^ _1365_/Z (CLKBUF_X3)
                                         _0271_ (net)
                  0.02    0.00    0.49 ^ _1446_/S (MUX2_X1)
     1    1.15    0.01    0.06    0.55 v _1446_/Z (MUX2_X1)
                                         _0348_ (net)
                  0.01    0.00    0.55 v _1447_/B (MUX2_X1)
     1    1.92    0.01    0.06    0.60 v _1447_/Z (MUX2_X1)
                                         _0349_ (net)
                  0.01    0.00    0.60 v _1448_/A2 (AND2_X1)
     1    1.05    0.01    0.03    0.63 v _1448_/ZN (AND2_X1)
                                         _0350_ (net)
                  0.01    0.00    0.63 v _1453_/A (MUX2_X1)
     1    1.63    0.01    0.06    0.69 v _1453_/Z (MUX2_X1)
                                         _0355_ (net)
                  0.01    0.00    0.69 v _1454_/A4 (NOR4_X1)
     1    2.48    0.05    0.09    0.78 ^ _1454_/ZN (NOR4_X1)
                                         net19 (net)
                  0.05    0.00    0.78 ^ output19/A (BUF_X1)
     1    0.23    0.01    0.03    0.80 ^ output19/Z (BUF_X1)
                                         peek_data[5] (net)
                  0.01    0.00    0.80 ^ peek_data[5] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.11292000114917755

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5688

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
5.973316192626953

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5202

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.23 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.27 ^ _1507_/CO (HA_X1)
   0.01    0.28 v _0831_/ZN (INV_X1)
   0.09    0.37 v _1493_/S (FA_X1)
   0.04    0.41 v _0826_/Z (CLKBUF_X2)
   0.03    0.44 ^ _0827_/ZN (INV_X1)
   0.03    0.47 v _0849_/ZN (NAND4_X1)
   0.07    0.54 v _0850_/Z (MUX2_X1)
   0.04    0.57 v _0851_/Z (BUF_X4)
   0.03    0.61 v _0852_/Z (BUF_X8)
   0.05    0.65 ^ _0892_/ZN (OAI21_X4)
   0.07    0.72 v _0896_/Z (MUX2_X1)
   0.00    0.72 v mem[10][3]$_DFFE_PP_/D (DFF_X1)
           0.72   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ mem[10][3]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.35   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[3][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[3][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[3][2]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.23 ^ _0982_/Z (MUX2_X1)
   0.00    0.23 ^ mem[3][2]$_DFFE_PP_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[3][2]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1041

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1051

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.8040

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0040

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-0.497512

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.45e-03   1.69e-04   1.15e-05   1.63e-03  28.7%
Combinational          1.81e-03   1.70e-03   2.41e-05   3.53e-03  62.1%
Clock                  2.19e-04   3.04e-04   7.65e-07   5.23e-04   9.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.48e-03   2.17e-03   3.63e-05   5.69e-03 100.0%
                          61.1%      38.2%       0.6%
