INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Audio_Capture
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_20k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_20k
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_6p25m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_6p25m
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Single_Pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Single_Pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Single_Pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:106]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:108]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:111]
WARNING: [VRFC 10-756] identifier state is used before its declaration [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.srcs/sim_1/new/Sim_Clock_20k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim_Clock_20k
INFO: [VRFC 10-2263] Analyzing Verilog file "/shared/labs/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
