{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572904566813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572904566814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 18:56:06 2019 " "Processing started: Mon Nov  4 18:56:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572904566814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904566814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904566814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572904567236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572904567236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "Demultiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador.v(8) " "Verilog HDL information at Contador.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "Contador.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Contador.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572904580003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registro.v 1 1 " "Found 1 design units, including 1 entities, in source file Registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "Registro.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Registro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor_1linea.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor_1linea.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor_1linea " "Found entity 1: demultiplexor_1linea" {  } { { "Demultiplexor_1linea.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Demultiplexor_1linea.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD2HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2hex " "Found entity 1: bcd2hex" {  } { { "BCD2HEX.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/BCD2HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shiftadd.v 1 1 " "Found 1 design units, including 1 entities, in source file Shiftadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftadd " "Found entity 1: shiftadd" {  } { { "Shiftadd.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Shiftadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "Bin2BCD.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904580007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad2.v 1 1 " "Using design file Actividad2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad2 " "Found entity 1: Actividad2" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572904580064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad2 " "Elaborating entity \"Actividad2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572904580067 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Actividad2.v(15) " "Output port \"LEDR\[9..8\]\" at Actividad2.v(15) has no driver" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572904580070 "|Actividad2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cin " "Elaborating entity \"contador\" for hierarchy \"contador:cin\"" {  } { { "Actividad2.v" "cin" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor demultiplexor:dm1 " "Elaborating entity \"demultiplexor\" for hierarchy \"demultiplexor:dm1\"" {  } { { "Actividad2.v" "dm1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor_1linea demultiplexor_1linea:dm2 " "Elaborating entity \"demultiplexor_1linea\" for hierarchy \"demultiplexor_1linea:dm2\"" {  } { { "Actividad2.v" "dm2" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:r1 " "Elaborating entity \"registro\" for hierarchy \"registro:r1\"" {  } { { "Actividad2.v" "r1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C.v 1 1 " "Using design file C.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572904580080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:c1 " "Elaborating entity \"C\" for hierarchy \"C:c1\"" {  } { { "Actividad2.v" "c1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B C:c1\|B:b1 " "Elaborating entity \"B\" for hierarchy \"C:c1\|B:b1\"" {  } { { "C.v" "b1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/C.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A C:c1\|B:b1\|A:a1 " "Elaborating entity \"A\" for hierarchy \"C:c1\|B:b1\|A:a1\"" {  } { { "B.v" "a1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/B.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "D.v 1 1 " "Using design file D.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904580094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572904580094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D C:c1\|D:d1 " "Elaborating entity \"D\" for hierarchy \"C:c1\|D:d1\"" {  } { { "C.v" "d1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/C.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:MS " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:MS\"" {  } { { "Actividad2.v" "MS" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:b2b1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:b2b1\"" {  } { { "Actividad2.v" "b2b1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadd bin2bcd:b2b1\|shiftadd:c1 " "Elaborating entity \"shiftadd\" for hierarchy \"bin2bcd:b2b1\|shiftadd:c1\"" {  } { { "Bin2BCD.v" "c1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Bin2BCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2hex bcd2hex:b2h1 " "Elaborating entity \"bcd2hex\" for hierarchy \"bcd2hex:b2h1\"" {  } { { "Actividad2.v" "b2h1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904580111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572904581011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572904582225 "|Actividad2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572904582225 "|Actividad2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572904582225 "|Actividad2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572904582225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572904582357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.map.smsg " "Generated suppressed messages file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904589652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572904589797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904589797 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Actividad2.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904589896 "|Actividad2|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572904589896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "774 " "Implemented 774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572904589900 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572904589900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572904589900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572904589900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572904589911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 18:56:29 2019 " "Processing ended: Mon Nov  4 18:56:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572904589911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572904589911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572904589911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904589911 ""}
