; ModuleID = '/tmp/tmp.4tZnxSRU7s/extracted.ll'
source_filename = "/home/manuel/Dev/spec-llvm-bench/test-suite/test-suite-externals/speccpu2017/benchspec/CPU/541.leela_r/src/FastBoard.cpp"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%"class.boost::array.0" = type { [4 x i32] }

@_ZN9FastBoard9s_cinvertE = external dso_local constant %"class.boost::array.0", align 4

; Function Attrs: mustprogress uwtable
define dso_local noundef i32 @_ZN9FastBoard25get_pattern3_augment_specEiib(ptr noundef nonnull readonly align 8 captures(none) dereferenceable(8052) %this, i32 noundef %sq, i32 noundef %libspec, i1 noundef zeroext %invert) local_unnamed_addr #0 align 2 {
entry:
  %m_boardsize = getelementptr inbounds nuw i8, ptr %this, i64 8048
  %0 = load i32, ptr %m_boardsize, align 8, !tbaa !0
  %m_square = getelementptr inbounds nuw i8, ptr %this, i64 1776
  %sub = sub nsw i32 %sq, %0
  %1 = sext i32 %sub to i64
  %2 = getelementptr i32, ptr %m_square, i64 %1
  %arrayidx.i = getelementptr i8, ptr %2, i64 -12
  %3 = load i32, ptr %arrayidx.i, align 4, !tbaa !17
  %4 = sext i32 %sub to i64
  %5 = getelementptr i32, ptr %m_square, i64 %4
  %arrayidx.i374 = getelementptr i8, ptr %5, i64 -8
  %6 = load i32, ptr %arrayidx.i374, align 4, !tbaa !17
  %7 = sext i32 %sub to i64
  %8 = getelementptr i32, ptr %m_square, i64 %7
  %arrayidx.i376 = getelementptr i8, ptr %8, i64 -4
  %9 = load i32, ptr %arrayidx.i376, align 4, !tbaa !17
  %10 = sext i32 %sq to i64
  %11 = getelementptr i32, ptr %m_square, i64 %10
  %arrayidx.i378 = getelementptr i8, ptr %11, i64 -4
  %12 = load i32, ptr %arrayidx.i378, align 4, !tbaa !17
  %13 = sext i32 %sq to i64
  %14 = getelementptr i32, ptr %m_square, i64 %13
  %arrayidx.i380 = getelementptr i8, ptr %14, i64 4
  %15 = load i32, ptr %arrayidx.i380, align 4, !tbaa !17
  %add28 = add nsw i32 %0, %sq
  %16 = sext i32 %add28 to i64
  %17 = getelementptr i32, ptr %m_square, i64 %16
  %arrayidx.i382 = getelementptr i8, ptr %17, i64 4
  %18 = load i32, ptr %arrayidx.i382, align 4, !tbaa !17
  %19 = sext i32 %add28 to i64
  %20 = getelementptr i32, ptr %m_square, i64 %19
  %arrayidx.i384 = getelementptr i8, ptr %20, i64 8
  %21 = load i32, ptr %arrayidx.i384, align 4, !tbaa !17
  %22 = sext i32 %add28 to i64
  %23 = getelementptr i32, ptr %m_square, i64 %22
  %arrayidx.i386 = getelementptr i8, ptr %23, i64 12
  %24 = load i32, ptr %arrayidx.i386, align 4, !tbaa !17
  br i1 %invert, label %for.body.preheader, label %if.end

for.body.preheader:                               ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %for.body.preheader
  %conv60 = zext i32 %3 to i64
  %arrayidx.i393 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60
  %25 = load i32, ptr %arrayidx.i393, align 4, !tbaa !17
  %conv60.1 = zext i32 %6 to i64
  %arrayidx.i393.1 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.1
  %26 = load i32, ptr %arrayidx.i393.1, align 4, !tbaa !17
  %conv60.2 = zext i32 %9 to i64
  %arrayidx.i393.2 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.2
  %27 = load i32, ptr %arrayidx.i393.2, align 4, !tbaa !17
  %conv60.3 = zext i32 %12 to i64
  %arrayidx.i393.3 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.3
  %28 = load i32, ptr %arrayidx.i393.3, align 4, !tbaa !17
  %conv60.4 = zext i32 %15 to i64
  %arrayidx.i393.4 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.4
  %29 = load i32, ptr %arrayidx.i393.4, align 4, !tbaa !17
  %conv60.5 = zext i32 %18 to i64
  %arrayidx.i393.5 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.5
  %30 = load i32, ptr %arrayidx.i393.5, align 4, !tbaa !17
  %conv60.6 = zext i32 %21 to i64
  %arrayidx.i393.6 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.6
  %31 = load i32, ptr %arrayidx.i393.6, align 4, !tbaa !17
  %conv60.7 = zext i32 %24 to i64
  %arrayidx.i393.7 = getelementptr inbounds nuw i32, ptr @_ZN9FastBoard9s_cinvertE, i64 %conv60.7
  %32 = load i32, ptr %arrayidx.i393.7, align 4, !tbaa !17
  br label %if.end

if.end:                                           ; preds = %for.body, %entry
  %sqs.sroa.30.0 = phi i32 [ %32, %for.body ], [ %24, %entry ]
  %sqs.sroa.26.0 = phi i32 [ %31, %for.body ], [ %21, %entry ]
  %sqs.sroa.22.0 = phi i32 [ %30, %for.body ], [ %18, %entry ]
  %sqs.sroa.18.0 = phi i32 [ %29, %for.body ], [ %15, %entry ]
  %sqs.sroa.14.0 = phi i32 [ %28, %for.body ], [ %12, %entry ]
  %sqs.sroa.10.0 = phi i32 [ %27, %for.body ], [ %9, %entry ]
  %sqs.sroa.6.0 = phi i32 [ %26, %for.body ], [ %6, %entry ]
  %sqs.sroa.0.0 = phi i32 [ %25, %for.body ], [ %3, %entry ]
  %shr53372 = lshr i32 %libspec, 3
  %and54 = and i32 %shr53372, 1
  %shr50371 = lshr i32 %libspec, 2
  %and51 = and i32 %shr50371, 1
  %shr370 = lshr i32 %libspec, 1
  %and48 = and i32 %shr370, 1
  %and = and i32 %libspec, 1
  %shl = shl i32 %sqs.sroa.0.0, 14
  %shl66 = shl i32 %sqs.sroa.6.0, 12
  %shl68 = shl i32 %sqs.sroa.10.0, 10
  %shl71 = shl i32 %sqs.sroa.14.0, 8
  %shl74 = shl i32 %sqs.sroa.18.0, 6
  %shl77 = shl i32 %sqs.sroa.22.0, 4
  %shl80 = shl i32 %sqs.sroa.26.0, 2
  %shl86 = shl nuw nsw i32 %and54, 19
  %shl88 = shl nuw nsw i32 %and51, 18
  %shl91 = shl nuw nsw i32 %and48, 17
  %shl94 = shl nuw nsw i32 %and, 16
  %or89 = or disjoint i32 %shl88, %shl94
  %or92 = or disjoint i32 %or89, %shl86
  %or95 = or disjoint i32 %or92, %shl91
  %33 = or i32 %or95, %shl
  %34 = or i32 %33, %shl66
  %35 = or i32 %34, %shl68
  %36 = or i32 %35, %shl71
  %37 = or i32 %36, %shl74
  %38 = or i32 %37, %shl77
  %39 = or i32 %38, %shl80
  %or96 = or i32 %39, %sqs.sroa.30.0
  %shl98 = shl i32 %sqs.sroa.22.0, 14
  %shl100 = shl i32 %sqs.sroa.14.0, 12
  %shl103 = shl i32 %sqs.sroa.0.0, 10
  %shl106 = shl i32 %sqs.sroa.26.0, 8
  %shl109 = shl i32 %sqs.sroa.6.0, 6
  %shl112 = shl i32 %sqs.sroa.30.0, 4
  %shl115 = shl i32 %sqs.sroa.18.0, 2
  %shl121 = shl nuw nsw i32 %and51, 19
  %shl123 = shl nuw nsw i32 %and, 18
  %or124 = or disjoint i32 %shl121, %shl123
  %shl126 = shl nuw nsw i32 %and54, 17
  %or127 = or disjoint i32 %or124, %shl126
  %shl129 = shl nuw nsw i32 %and48, 16
  %or130 = or disjoint i32 %or127, %shl129
  %40 = or i32 %or130, %shl103
  %41 = or i32 %40, %shl109
  %42 = or i32 %41, %sqs.sroa.10.0
  %43 = or i32 %42, %shl100
  %44 = or i32 %43, %shl115
  %45 = or i32 %44, %shl98
  %46 = or i32 %45, %shl106
  %or131 = or i32 %46, %shl112
  %shl133 = shl i32 %sqs.sroa.30.0, 14
  %shl135 = shl i32 %sqs.sroa.26.0, 12
  %shl138 = shl i32 %sqs.sroa.22.0, 10
  %shl141 = shl i32 %sqs.sroa.18.0, 8
  %shl144 = shl i32 %sqs.sroa.14.0, 6
  %shl147 = shl i32 %sqs.sroa.10.0, 4
  %shl150 = shl i32 %sqs.sroa.6.0, 2
  %shl158 = shl nuw nsw i32 %and48, 18
  %shl161 = shl nuw nsw i32 %and51, 17
  %trunc = trunc i32 %libspec to i20
  %47 = and i20 %trunc, 15
  %mask = tail call i20 @llvm.bitreverse.i20(i20 %47)
  %or165 = zext i20 %mask to i32
  %48 = or i32 %sqs.sroa.0.0, %or165
  %49 = or i32 %48, %shl150
  %50 = or i32 %49, %shl147
  %51 = or i32 %50, %shl144
  %52 = or i32 %51, %shl141
  %53 = or i32 %52, %shl138
  %54 = or i32 %53, %shl135
  %or166 = or i32 %54, %shl133
  %shl168 = shl i32 %sqs.sroa.10.0, 14
  %shl170 = shl i32 %sqs.sroa.18.0, 12
  %shl173 = shl i32 %sqs.sroa.30.0, 10
  %shl176 = shl i32 %sqs.sroa.6.0, 8
  %shl179 = shl i32 %sqs.sroa.26.0, 6
  %shl182 = shl i32 %sqs.sroa.0.0, 4
  %shl185 = shl i32 %sqs.sroa.14.0, 2
  %shl191 = shl nuw nsw i32 %and48, 19
  %shl193 = shl nuw nsw i32 %and54, 18
  %shl196 = shl nuw nsw i32 %and, 17
  %shl199 = shl nuw nsw i32 %and51, 16
  %or194 = or disjoint i32 %shl193, %shl196
  %or197 = or disjoint i32 %or194, %shl191
  %or200 = or disjoint i32 %or197, %shl199
  %55 = or i32 %or200, %shl182
  %56 = or i32 %55, %shl176
  %57 = or i32 %56, %shl168
  %58 = or i32 %57, %shl185
  %59 = or i32 %58, %shl170
  %60 = or i32 %59, %sqs.sroa.22.0
  %61 = or i32 %60, %shl179
  %or201 = or i32 %61, %shl173
  %or229 = or disjoint i32 %shl193, %shl196
  %or232 = or disjoint i32 %or229, %shl121
  %or235 = or disjoint i32 %or232, %shl129
  %62 = or i32 %or235, %shl
  %63 = or i32 %62, %shl176
  %64 = or i32 %63, %shl147
  %65 = or i32 %64, %shl100
  %66 = or i32 %65, %shl115
  %67 = or i32 %66, %shl138
  %68 = or i32 %67, %shl179
  %or236 = or i32 %68, %sqs.sroa.30.0
  %69 = or disjoint i32 %shl158, %shl161
  %or267 = or disjoint i32 %69, %shl86
  %or270 = or disjoint i32 %or267, %shl94
  %70 = or i32 %shl103, %or270
  %71 = or i32 %70, %shl66
  %72 = or i32 %71, %shl168
  %73 = or i32 %72, %shl144
  %74 = or i32 %73, %shl141
  %75 = or i32 %74, %sqs.sroa.22.0
  %76 = or i32 %75, %shl80
  %or271 = or i32 %76, %shl112
  %or299 = or disjoint i32 %shl191, %shl123
  %or302 = or disjoint i32 %or299, %shl126
  %or305 = or disjoint i32 %or302, %shl199
  %77 = or i32 %or305, %sqs.sroa.0.0
  %78 = or i32 %77, %shl109
  %79 = or i32 %78, %shl68
  %80 = or i32 %79, %shl185
  %81 = or i32 %80, %shl170
  %82 = or i32 %81, %shl77
  %83 = or i32 %82, %shl106
  %or306 = or i32 %83, %shl133
  %trunc581 = trunc i32 %libspec to i20
  %84 = and i20 %trunc581, 9
  %mask582 = tail call i20 @llvm.bitreverse.i20(i20 %84)
  %85 = zext i20 %mask582 to i32
  %86 = or disjoint i32 %shl88, %85
  %or340 = or disjoint i32 %86, %shl91
  %87 = or i32 %or340, %shl182
  %88 = or i32 %87, %shl150
  %89 = or i32 %88, %sqs.sroa.10.0
  %90 = or i32 %89, %shl71
  %91 = or i32 %90, %shl74
  %92 = or i32 %91, %shl98
  %93 = or i32 %92, %shl135
  %or341 = or i32 %93, %shl173
  %.sroa.speculated542 = tail call i32 @llvm.smin.i32(i32 %or131, i32 %or96)
  %.sroa.speculated530 = tail call i32 @llvm.smin.i32(i32 %or201, i32 %or166)
  %.sroa.speculated515 = tail call i32 @llvm.smin.i32(i32 %or271, i32 %or236)
  %.sroa.speculated = tail call i32 @llvm.smin.i32(i32 %or341, i32 %or306)
  %.sroa.speculated536 = tail call i32 @llvm.smin.i32(i32 %.sroa.speculated530, i32 %.sroa.speculated542)
  %.sroa.speculated509 = tail call i32 @llvm.smin.i32(i32 %.sroa.speculated, i32 %.sroa.speculated515)
  %.sroa.speculated522 = tail call i32 @llvm.smin.i32(i32 %.sroa.speculated509, i32 %.sroa.speculated536)
  ret i32 %.sroa.speculated522
}

; Function Attrs: nocallback nocreateundeforpoison nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #1

; Function Attrs: nocallback nocreateundeforpoison nofree nosync nounwind speculatable willreturn memory(none)
declare i20 @llvm.bitreverse.i20(i20) #1

attributes #0 = { mustprogress uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { nocallback nocreateundeforpoison nofree nosync nounwind speculatable willreturn memory(none) }

!0 = !{!1, !5, i64 8048}
!1 = !{!"_ZTS9FastBoard", !2, i64 0, !2, i64 882, !5, i64 1764, !5, i64 1768, !5, i64 1772, !6, i64 1776, !7, i64 3540, !7, i64 4424, !7, i64 5308, !7, i64 6192, !2, i64 7076, !8, i64 7960, !9, i64 7976, !10, i64 8008, !10, i64 8016, !11, i64 8024, !5, i64 8048}
!2 = !{!"_ZTSN5boost5arrayItLm441EEE", !3, i64 0}
!3 = !{!"omnipotent char", !4, i64 0}
!4 = !{!"Simple C++ TBAA"}
!5 = !{!"int", !3, i64 0}
!6 = !{!"_ZTSN5boost5arrayIN9FastBoard8square_tELm441EEE", !3, i64 0}
!7 = !{!"_ZTSN5boost5arrayItLm442EEE", !3, i64 0}
!8 = !{!"_ZTSN5boost5arrayIiLm4EEE", !3, i64 0}
!9 = !{!"_ZTSN5boost5arrayIiLm8EEE", !3, i64 0}
!10 = !{!"_ZTSN5boost5arrayIiLm2EEE", !3, i64 0}
!11 = !{!"_ZTSSt6vectorIiSaIiEE", !12, i64 0}
!12 = !{!"_ZTSSt12_Vector_baseIiSaIiEE", !13, i64 0}
!13 = !{!"_ZTSNSt12_Vector_baseIiSaIiEE12_Vector_implE", !14, i64 0}
!14 = !{!"_ZTSNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataE", !15, i64 0, !15, i64 8, !15, i64 16}
!15 = !{!"p1 int", !16, i64 0}
!16 = !{!"any pointer", !3, i64 0}
!17 = !{!18, !18, i64 0}
!18 = !{!"_ZTSN9FastBoard8square_tE", !3, i64 0}
