{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726193695473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726193695473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:14:55 2024 " "Processing started: Fri Sep 13 10:14:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726193695473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193695473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c FourBitAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourBitAdder -c FourBitAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193695473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726193696114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726193696114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/labexer_aguilar/le2/fulladder/fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file /labexer_aguilar/le2/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "Z:/LabExer_Aguilar/LE2/FullAdder/FullAdder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726193706787 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "Z:/LabExer_Aguilar/LE2/FullAdder/FullAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726193706787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193706787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "Z:/LabExer_Aguilar/LE2/4BitAdder/FourBitAdder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726193706803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193706803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FourBitAdder " "Found entity 1: tb_FourBitAdder" {  } { { "tb_FourBitAdder.v" "" { Text "Z:/LabExer_Aguilar/LE2/4BitAdder/tb_FourBitAdder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726193706818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193706818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_FourBitAdder " "Elaborating entity \"tb_FourBitAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726193706881 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_FourBitAdder.v(33) " "Verilog HDL warning at tb_FourBitAdder.v(33): ignoring unsupported system task" {  } { { "tb_FourBitAdder.v" "" { Text "Z:/LabExer_Aguilar/LE2/4BitAdder/tb_FourBitAdder.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1726193706990 "|tb_FourBitAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:UUT " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:UUT\"" {  } { { "tb_FourBitAdder.v" "UUT" { Text "Z:/LabExer_Aguilar/LE2/4BitAdder/tb_FourBitAdder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726193707084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FullAdder:UUT\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FullAdder:UUT\|HalfAdder:HA1\"" {  } { { "../FullAdder/FullAdder.v" "HA1" { Text "Z:/LabExer_Aguilar/LE2/FullAdder/FullAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726193707099 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1726193708084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726193708631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 13 10:15:08 2024 " "Processing ended: Fri Sep 13 10:15:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726193708631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726193708631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726193708631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726193708631 ""}
