

================================================================
== Vitis HLS Report for 'pool2'
================================================================
* Date:           Sun Jan 26 21:39:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54785|    54785|  0.548 ms|  0.548 ms|  54785|  54785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    54784|    54784|       214|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul13 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_96 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_97 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 12 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_1357 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_1564 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_1771 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_1978 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_2185 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_2392 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_2599 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_2106 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_4113 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_4113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_6120 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_6120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_8127 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_8127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_10134 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_10134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_12141 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_12141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_14148 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_14148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_16155 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_16155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_18162 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_18162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_20169 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_20169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_22176 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_22176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_24183 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_24183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_26190 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_26190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_98 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv59 = alloca i32 1"   --->   Operation 40 'alloca' 'indvars_iv59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 41 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 42 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 43 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 44 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 45 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 46 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_1356_loc = alloca i64 1"   --->   Operation 47 'alloca' 'mux_case_1356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_1563_loc = alloca i64 1"   --->   Operation 48 'alloca' 'mux_case_1563_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_1770_loc = alloca i64 1"   --->   Operation 49 'alloca' 'mux_case_1770_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_1977_loc = alloca i64 1"   --->   Operation 50 'alloca' 'mux_case_1977_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_2184_loc = alloca i64 1"   --->   Operation 51 'alloca' 'mux_case_2184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_2391_loc = alloca i64 1"   --->   Operation 52 'alloca' 'mux_case_2391_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_2598_loc = alloca i64 1"   --->   Operation 53 'alloca' 'mux_case_2598_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_2105_loc = alloca i64 1"   --->   Operation 54 'alloca' 'mux_case_2105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_4112_loc = alloca i64 1"   --->   Operation 55 'alloca' 'mux_case_4112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_6119_loc = alloca i64 1"   --->   Operation 56 'alloca' 'mux_case_6119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_8126_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_8126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_10133_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_10133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_12140_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_12140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_14147_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_14147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_16154_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_16154_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_18161_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_18161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_20168_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_20168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_22175_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_22175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_24182_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_24182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_26189_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_26189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 67 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvars_iv59"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 0, i9 %c" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 69 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul13"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 72 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%phi_mul13_load = load i13 %phi_mul13" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 73 'load' 'phi_mul13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%phi_mul_load = load i16 %phi_mul" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 74 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%c_2 = load i9 %c" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 75 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.82ns)   --->   "%add_ln51_3 = add i13 %phi_mul13_load, i13 27" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 76 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.85ns)   --->   "%add_ln51_4 = add i16 %phi_mul_load, i16 169" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 77 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_2, i9 256" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 78 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %c_2, i9 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 79 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 80 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_udiv2_cast = zext i13 %phi_mul13_load" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 81 'zext' 'p_udiv2_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 82 'getelementptr' 'inp_img_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 83 'getelementptr' 'inp_img_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 84 'getelementptr' 'inp_img_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 85 'getelementptr' 'inp_img_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 86 'getelementptr' 'inp_img_4_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%inp_img_5_addr = getelementptr i32 %inp_img_5, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 87 'getelementptr' 'inp_img_5_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%inp_img_6_addr = getelementptr i32 %inp_img_6, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 88 'getelementptr' 'inp_img_6_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%inp_img_7_addr = getelementptr i32 %inp_img_7, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 89 'getelementptr' 'inp_img_7_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%inp_img_8_addr = getelementptr i32 %inp_img_8, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 90 'getelementptr' 'inp_img_8_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%inp_img_9_addr = getelementptr i32 %inp_img_9, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 91 'getelementptr' 'inp_img_9_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%inp_img_10_addr = getelementptr i32 %inp_img_10, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 92 'getelementptr' 'inp_img_10_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%inp_img_11_addr = getelementptr i32 %inp_img_11, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 93 'getelementptr' 'inp_img_11_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%inp_img_12_addr = getelementptr i32 %inp_img_12, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 94 'getelementptr' 'inp_img_12_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%inp_img_13_addr = getelementptr i32 %inp_img_13, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 95 'getelementptr' 'inp_img_13_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%inp_img_14_addr = getelementptr i32 %inp_img_14, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 96 'getelementptr' 'inp_img_14_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%inp_img_15_addr = getelementptr i32 %inp_img_15, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 97 'getelementptr' 'inp_img_15_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%inp_img_16_addr = getelementptr i32 %inp_img_16, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 98 'getelementptr' 'inp_img_16_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%inp_img_17_addr = getelementptr i32 %inp_img_17, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 99 'getelementptr' 'inp_img_17_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%inp_img_18_addr = getelementptr i32 %inp_img_18, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 100 'getelementptr' 'inp_img_18_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%inp_img_19_addr = getelementptr i32 %inp_img_19, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 101 'getelementptr' 'inp_img_19_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%inp_img_20_addr = getelementptr i32 %inp_img_20, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 102 'getelementptr' 'inp_img_20_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%inp_img_21_addr = getelementptr i32 %inp_img_21, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 103 'getelementptr' 'inp_img_21_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%inp_img_22_addr = getelementptr i32 %inp_img_22, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 104 'getelementptr' 'inp_img_22_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%inp_img_23_addr = getelementptr i32 %inp_img_23, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 105 'getelementptr' 'inp_img_23_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%inp_img_24_addr = getelementptr i32 %inp_img_24, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 106 'getelementptr' 'inp_img_24_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%inp_img_25_addr = getelementptr i32 %inp_img_25, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 107 'getelementptr' 'inp_img_25_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%inp_img_26_addr = getelementptr i32 %inp_img_26, i64 0, i64 %p_udiv2_cast" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 108 'getelementptr' 'inp_img_26_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.23ns)   --->   "%inp_img_0_load = load i13 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 109 'load' 'inp_img_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 110 [2/2] (1.23ns)   --->   "%inp_img_1_load = load i13 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 110 'load' 'inp_img_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 111 [2/2] (1.23ns)   --->   "%inp_img_2_load = load i13 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 111 'load' 'inp_img_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 112 [2/2] (1.23ns)   --->   "%inp_img_3_load = load i13 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 112 'load' 'inp_img_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%inp_img_4_load = load i13 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 113 'load' 'inp_img_4_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 114 [2/2] (1.23ns)   --->   "%inp_img_5_load = load i13 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 114 'load' 'inp_img_5_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 115 [2/2] (1.23ns)   --->   "%inp_img_6_load = load i13 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 115 'load' 'inp_img_6_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%inp_img_7_load = load i13 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 116 'load' 'inp_img_7_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%inp_img_8_load = load i13 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 117 'load' 'inp_img_8_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%inp_img_9_load = load i13 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 118 'load' 'inp_img_9_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%inp_img_10_load = load i13 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 119 'load' 'inp_img_10_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 120 [2/2] (1.23ns)   --->   "%inp_img_11_load = load i13 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 120 'load' 'inp_img_11_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%inp_img_12_load = load i13 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 121 'load' 'inp_img_12_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%inp_img_13_load = load i13 %inp_img_13_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 122 'load' 'inp_img_13_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 123 [2/2] (1.23ns)   --->   "%inp_img_14_load = load i13 %inp_img_14_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 123 'load' 'inp_img_14_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 124 [2/2] (1.23ns)   --->   "%inp_img_15_load = load i13 %inp_img_15_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 124 'load' 'inp_img_15_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 125 [2/2] (1.23ns)   --->   "%inp_img_16_load = load i13 %inp_img_16_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 125 'load' 'inp_img_16_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 126 [2/2] (1.23ns)   --->   "%inp_img_17_load = load i13 %inp_img_17_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 126 'load' 'inp_img_17_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 127 [2/2] (1.23ns)   --->   "%inp_img_18_load = load i13 %inp_img_18_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 127 'load' 'inp_img_18_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 128 [2/2] (1.23ns)   --->   "%inp_img_19_load = load i13 %inp_img_19_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 128 'load' 'inp_img_19_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 129 [2/2] (1.23ns)   --->   "%inp_img_20_load = load i13 %inp_img_20_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 129 'load' 'inp_img_20_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 130 [2/2] (1.23ns)   --->   "%inp_img_21_load = load i13 %inp_img_21_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 130 'load' 'inp_img_21_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 131 [2/2] (1.23ns)   --->   "%inp_img_22_load = load i13 %inp_img_22_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 131 'load' 'inp_img_22_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 132 [2/2] (1.23ns)   --->   "%inp_img_23_load = load i13 %inp_img_23_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 132 'load' 'inp_img_23_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 133 [2/2] (1.23ns)   --->   "%inp_img_24_load = load i13 %inp_img_24_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 133 'load' 'inp_img_24_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 134 [2/2] (1.23ns)   --->   "%inp_img_25_load = load i13 %inp_img_25_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 134 'load' 'inp_img_25_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 135 [2/2] (1.23ns)   --->   "%inp_img_26_load = load i13 %inp_img_26_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 135 'load' 'inp_img_26_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 136 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln51 = store i16 %add_ln51_4, i16 %phi_mul" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 137 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln51 = store i13 %add_ln51_3, i13 %phi_mul13" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 138 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 139 'ret' 'ret_ln167' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 140 'load' 'mux_case_115_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 141 'load' 'mux_case_322_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 142 'load' 'mux_case_529_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 143 'load' 'mux_case_736_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 144 'load' 'mux_case_943_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 145 'load' 'mux_case_1150_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_1357_load = load i32 %mux_case_1357"   --->   Operation 146 'load' 'mux_case_1357_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_1564_load = load i32 %mux_case_1564"   --->   Operation 147 'load' 'mux_case_1564_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_1771_load = load i32 %mux_case_1771"   --->   Operation 148 'load' 'mux_case_1771_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_1978_load = load i32 %mux_case_1978"   --->   Operation 149 'load' 'mux_case_1978_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_2185_load = load i32 %mux_case_2185"   --->   Operation 150 'load' 'mux_case_2185_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_2392_load = load i32 %mux_case_2392"   --->   Operation 151 'load' 'mux_case_2392_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_2599_load = load i32 %mux_case_2599"   --->   Operation 152 'load' 'mux_case_2599_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%mux_case_2106_load = load i32 %mux_case_2106"   --->   Operation 153 'load' 'mux_case_2106_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_4113_load = load i32 %mux_case_4113"   --->   Operation 154 'load' 'mux_case_4113_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_6120_load = load i32 %mux_case_6120"   --->   Operation 155 'load' 'mux_case_6120_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_8127_load = load i32 %mux_case_8127"   --->   Operation 156 'load' 'mux_case_8127_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_10134_load = load i32 %mux_case_10134"   --->   Operation 157 'load' 'mux_case_10134_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_12141_load = load i32 %mux_case_12141"   --->   Operation 158 'load' 'mux_case_12141_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_14148_load = load i32 %mux_case_14148"   --->   Operation 159 'load' 'mux_case_14148_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_16155_load = load i32 %mux_case_16155"   --->   Operation 160 'load' 'mux_case_16155_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_18162_load = load i32 %mux_case_18162"   --->   Operation 161 'load' 'mux_case_18162_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_20169_load = load i32 %mux_case_20169"   --->   Operation 162 'load' 'mux_case_20169_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_22176_load = load i32 %mux_case_22176"   --->   Operation 163 'load' 'mux_case_22176_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_24183_load = load i32 %mux_case_24183"   --->   Operation 164 'load' 'mux_case_24183_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_26190_load = load i32 %mux_case_26190"   --->   Operation 165 'load' 'mux_case_26190_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_98"   --->   Operation 166 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_0_load = load i13 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 167 'load' 'inp_img_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 168 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_1_load = load i13 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 168 'load' 'inp_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 169 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_2_load = load i13 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 169 'load' 'inp_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 170 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load = load i13 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 170 'load' 'inp_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 171 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load = load i13 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 171 'load' 'inp_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 172 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load = load i13 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 172 'load' 'inp_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 173 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load = load i13 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 173 'load' 'inp_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 174 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load = load i13 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 174 'load' 'inp_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 175 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load = load i13 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 175 'load' 'inp_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 176 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load = load i13 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 176 'load' 'inp_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 177 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load = load i13 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 177 'load' 'inp_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 178 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load = load i13 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 178 'load' 'inp_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 179 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load = load i13 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 179 'load' 'inp_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 180 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_13_load = load i13 %inp_img_13_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 180 'load' 'inp_img_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 181 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_14_load = load i13 %inp_img_14_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 181 'load' 'inp_img_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 182 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_15_load = load i13 %inp_img_15_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 182 'load' 'inp_img_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 183 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_16_load = load i13 %inp_img_16_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 183 'load' 'inp_img_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 184 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_17_load = load i13 %inp_img_17_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 184 'load' 'inp_img_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 185 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_18_load = load i13 %inp_img_18_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 185 'load' 'inp_img_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 186 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_19_load = load i13 %inp_img_19_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 186 'load' 'inp_img_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 187 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_20_load = load i13 %inp_img_20_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 187 'load' 'inp_img_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 188 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_21_load = load i13 %inp_img_21_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 188 'load' 'inp_img_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 189 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_22_load = load i13 %inp_img_22_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 189 'load' 'inp_img_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 190 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_23_load = load i13 %inp_img_23_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 190 'load' 'inp_img_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 191 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_24_load = load i13 %inp_img_24_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 191 'load' 'inp_img_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 192 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_25_load = load i13 %inp_img_25_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 192 'load' 'inp_img_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 193 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_26_load = load i13 %inp_img_26_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 193 'load' 'inp_img_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_3 : Operation 194 [2/2] (1.36ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L4, i32 %p_load, i32 %mux_case_26190_load, i32 %mux_case_24183_load, i32 %mux_case_22176_load, i32 %mux_case_20169_load, i32 %mux_case_18162_load, i32 %mux_case_16155_load, i32 %mux_case_14148_load, i32 %mux_case_12141_load, i32 %mux_case_10134_load, i32 %mux_case_8127_load, i32 %mux_case_6120_load, i32 %mux_case_4113_load, i32 %mux_case_2106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %inp_img_0_load, i32 %inp_img_1_load, i32 %inp_img_2_load, i32 %inp_img_3_load, i32 %inp_img_4_load, i32 %inp_img_5_load, i32 %inp_img_6_load, i32 %inp_img_7_load, i32 %inp_img_8_load, i32 %inp_img_9_load, i32 %inp_img_10_load, i32 %inp_img_11_load, i32 %inp_img_12_load, i32 %inp_img_13_load, i32 %inp_img_14_load, i32 %inp_img_15_load, i32 %inp_img_16_load, i32 %inp_img_17_load, i32 %inp_img_18_load, i32 %inp_img_19_load, i32 %inp_img_20_load, i32 %inp_img_21_load, i32 %inp_img_22_load, i32 %inp_img_23_load, i32 %inp_img_24_load, i32 %inp_img_25_load, i32 %inp_img_26_load, i32 %p_loc, i32 %mux_case_26189_loc, i32 %mux_case_24182_loc, i32 %mux_case_22175_loc, i32 %mux_case_20168_loc, i32 %mux_case_18161_loc, i32 %mux_case_16154_loc, i32 %mux_case_14147_loc, i32 %mux_case_12140_loc, i32 %mux_case_10133_loc, i32 %mux_case_8126_loc, i32 %mux_case_6119_loc, i32 %mux_case_4112_loc, i32 %mux_case_2105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 194 'call' 'call_ln51' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty"   --->   Operation 195 'load' 'p_load24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_96"   --->   Operation 196 'load' 'p_load23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_97"   --->   Operation 197 'load' 'p_load22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/2] (1.64ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L4, i32 %p_load, i32 %mux_case_26190_load, i32 %mux_case_24183_load, i32 %mux_case_22176_load, i32 %mux_case_20169_load, i32 %mux_case_18162_load, i32 %mux_case_16155_load, i32 %mux_case_14148_load, i32 %mux_case_12141_load, i32 %mux_case_10134_load, i32 %mux_case_8127_load, i32 %mux_case_6120_load, i32 %mux_case_4113_load, i32 %mux_case_2106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %inp_img_0_load, i32 %inp_img_1_load, i32 %inp_img_2_load, i32 %inp_img_3_load, i32 %inp_img_4_load, i32 %inp_img_5_load, i32 %inp_img_6_load, i32 %inp_img_7_load, i32 %inp_img_8_load, i32 %inp_img_9_load, i32 %inp_img_10_load, i32 %inp_img_11_load, i32 %inp_img_12_load, i32 %inp_img_13_load, i32 %inp_img_14_load, i32 %inp_img_15_load, i32 %inp_img_16_load, i32 %inp_img_17_load, i32 %inp_img_18_load, i32 %inp_img_19_load, i32 %inp_img_20_load, i32 %inp_img_21_load, i32 %inp_img_22_load, i32 %inp_img_23_load, i32 %inp_img_24_load, i32 %inp_img_25_load, i32 %inp_img_26_load, i32 %p_loc, i32 %mux_case_26189_loc, i32 %mux_case_24182_loc, i32 %mux_case_22175_loc, i32 %mux_case_20168_loc, i32 %mux_case_18161_loc, i32 %mux_case_16154_loc, i32 %mux_case_14147_loc, i32 %mux_case_12140_loc, i32 %mux_case_10133_loc, i32 %mux_case_8126_loc, i32 %mux_case_6119_loc, i32 %mux_case_4112_loc, i32 %mux_case_2105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 198 'call' 'call_ln51' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.05>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%indvars_iv59_load = load i13 %indvars_iv59" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 199 'load' 'indvars_iv59_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 200 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_26189_loc_load = load i32 %mux_case_26189_loc"   --->   Operation 201 'load' 'mux_case_26189_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_24182_loc_load = load i32 %mux_case_24182_loc"   --->   Operation 202 'load' 'mux_case_24182_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_22175_loc_load = load i32 %mux_case_22175_loc"   --->   Operation 203 'load' 'mux_case_22175_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_20168_loc_load = load i32 %mux_case_20168_loc"   --->   Operation 204 'load' 'mux_case_20168_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_18161_loc_load = load i32 %mux_case_18161_loc"   --->   Operation 205 'load' 'mux_case_18161_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_16154_loc_load = load i32 %mux_case_16154_loc"   --->   Operation 206 'load' 'mux_case_16154_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_14147_loc_load = load i32 %mux_case_14147_loc"   --->   Operation 207 'load' 'mux_case_14147_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_12140_loc_load = load i32 %mux_case_12140_loc"   --->   Operation 208 'load' 'mux_case_12140_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_10133_loc_load = load i32 %mux_case_10133_loc"   --->   Operation 209 'load' 'mux_case_10133_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_8126_loc_load = load i32 %mux_case_8126_loc"   --->   Operation 210 'load' 'mux_case_8126_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_6119_loc_load = load i32 %mux_case_6119_loc"   --->   Operation 211 'load' 'mux_case_6119_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_4112_loc_load = load i32 %mux_case_4112_loc"   --->   Operation 212 'load' 'mux_case_4112_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_2105_loc_load = load i32 %mux_case_2105_loc"   --->   Operation 213 'load' 'mux_case_2105_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_2598_loc_load = load i32 %mux_case_2598_loc"   --->   Operation 214 'load' 'mux_case_2598_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_2391_loc_load = load i32 %mux_case_2391_loc"   --->   Operation 215 'load' 'mux_case_2391_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_2184_loc_load = load i32 %mux_case_2184_loc"   --->   Operation 216 'load' 'mux_case_2184_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_1977_loc_load = load i32 %mux_case_1977_loc"   --->   Operation 217 'load' 'mux_case_1977_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_1770_loc_load = load i32 %mux_case_1770_loc"   --->   Operation 218 'load' 'mux_case_1770_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_1563_loc_load = load i32 %mux_case_1563_loc"   --->   Operation 219 'load' 'mux_case_1563_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_1356_loc_load = load i32 %mux_case_1356_loc"   --->   Operation 220 'load' 'mux_case_1356_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 221 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 222 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 223 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 224 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 225 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 226 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (2.05ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_26189_loc_load, i32 %mux_case_24182_loc_load, i32 %mux_case_22175_loc_load, i32 %mux_case_20168_loc_load, i32 %mux_case_18161_loc_load, i32 %mux_case_16154_loc_load, i32 %mux_case_14147_loc_load, i32 %mux_case_12140_loc_load, i32 %mux_case_10133_loc_load, i32 %mux_case_8126_loc_load, i32 %mux_case_6119_loc_load, i32 %mux_case_4112_loc_load, i32 %mux_case_2105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load22, i32 %p_load23, i32 %p_load24, i16 %phi_mul_load, i32 %out_img, i13 %indvars_iv59_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %inp_img_5, i32 %inp_img_6, i32 %inp_img_7, i32 %inp_img_8, i32 %inp_img_9, i32 %inp_img_10, i32 %inp_img_11, i32 %inp_img_12, i32 %inp_img_13, i32 %inp_img_14, i32 %inp_img_15, i32 %inp_img_16, i32 %inp_img_17, i32 %inp_img_18, i32 %inp_img_19, i32 %inp_img_20, i32 %inp_img_21, i32 %inp_img_22, i32 %inp_img_23, i32 %inp_img_24, i32 %inp_img_25, i32 %inp_img_26, i32 %empty_98, i32 %mux_case_26190, i32 %mux_case_24183, i32 %mux_case_22176, i32 %mux_case_20169, i32 %mux_case_18162, i32 %mux_case_16155, i32 %mux_case_14148, i32 %mux_case_12141, i32 %mux_case_10134, i32 %mux_case_8127, i32 %mux_case_6120, i32 %mux_case_4113, i32 %mux_case_2106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_97, i32 %empty_96, i32 %empty" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 227 'call' 'call_ln51' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 228 [1/1] (0.82ns)   --->   "%add_ln51_2 = add i13 %indvars_iv59_load, i13 27" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 228 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln51 = store i13 %add_ln51_2, i13 %indvars_iv59" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 229 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 230 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 231 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_26189_loc_load, i32 %mux_case_24182_loc_load, i32 %mux_case_22175_loc_load, i32 %mux_case_20168_loc_load, i32 %mux_case_18161_loc_load, i32 %mux_case_16154_loc_load, i32 %mux_case_14147_loc_load, i32 %mux_case_12140_loc_load, i32 %mux_case_10133_loc_load, i32 %mux_case_8126_loc_load, i32 %mux_case_6119_loc_load, i32 %mux_case_4112_loc_load, i32 %mux_case_2105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load22, i32 %p_load23, i32 %p_load24, i16 %phi_mul_load, i32 %out_img, i13 %indvars_iv59_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %inp_img_5, i32 %inp_img_6, i32 %inp_img_7, i32 %inp_img_8, i32 %inp_img_9, i32 %inp_img_10, i32 %inp_img_11, i32 %inp_img_12, i32 %inp_img_13, i32 %inp_img_14, i32 %inp_img_15, i32 %inp_img_16, i32 %inp_img_17, i32 %inp_img_18, i32 %inp_img_19, i32 %inp_img_20, i32 %inp_img_21, i32 %inp_img_22, i32 %inp_img_23, i32 %inp_img_24, i32 %inp_img_25, i32 %inp_img_26, i32 %empty_98, i32 %mux_case_26190, i32 %mux_case_24183, i32 %mux_case_22176, i32 %mux_case_20169, i32 %mux_case_18162, i32 %mux_case_16155, i32 %mux_case_14148, i32 %mux_case_12141, i32 %mux_case_10134, i32 %mux_case_8127, i32 %mux_case_6120, i32 %mux_case_4113, i32 %mux_case_2106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_97, i32 %empty_96, i32 %empty" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 232 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 233 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 13 bit ('indvars_iv59') [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvars_iv59' [90]  (0.427 ns)

 <State 2>: 1.280ns
The critical path consists of the following:
	'load' operation 16 bit ('phi_mul_load', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) on local variable 'phi_mul' [97]  (0.000 ns)
	'add' operation 16 bit ('add_ln51_4', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) [100]  (0.853 ns)
	'store' operation 0 bit ('store_ln51', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) of variable 'add_ln51_4', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51 on local variable 'phi_mul' [225]  (0.427 ns)

 <State 3>: 2.597ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_img_0_load', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) on array 'inp_img_0' [166]  (1.237 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) to 'pool2_Pipeline_L4' [193]  (1.360 ns)

 <State 4>: 1.643ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) to 'pool2_Pipeline_L4' [193]  (1.643 ns)

 <State 5>: 2.057ns
The critical path consists of the following:
	'load' operation 13 bit ('indvars_iv59_load', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) on local variable 'indvars_iv59' [135]  (0.000 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51) to 'pool2_Pipeline_L5_L6' [221]  (2.057 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
