[Inputs]
clk
=inst[5:0]=
[Outputs]
RegDst
RegWrite
ALUSrc
MemWrite
MemRead
MemToReg
BranchEq
BranchNeq
Jump
=ALUOp[1:0]=
[BiDir]
[ATTRIBUTES]
VeriModel control_unit

