

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Mon May 27 14:45:27 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     74|       0|   3881|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      -|    1003|   1107|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    511|
|Register         |        -|      -|    3034|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     74|    4037|   5499|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U   |pid_CTRL_s_axi   |        6|      0|  276|  250|
    |pid_INPUT_s_axi_U  |pid_INPUT_s_axi  |        4|      0|  190|  180|
    |pid_OUT_r_m_axi_U  |pid_OUT_r_m_axi  |        2|      0|  537|  677|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       12|      0| 1003| 1107|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_923_p2                |     *    |      3|  0|  20|          32|          18|
    |p_Val2_11_fu_978_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_13_fu_936_p2                |     *    |      3|  0|  20|          32|          19|
    |p_Val2_15_fu_987_p2                |     *    |      3|  0|  20|          32|          17|
    |p_Val2_26_fu_1311_p2               |     *    |      3|  0|  20|          32|          18|
    |p_Val2_27_fu_1379_p2               |     *    |      3|  0|  20|          32|          32|
    |p_Val2_29_fu_1395_p2               |     *    |      3|  0|  20|          32|          19|
    |p_Val2_36_fu_1341_p2               |     *    |      3|  0|  20|          32|          18|
    |p_Val2_37_fu_1573_p2               |     *    |      3|  0|  20|          32|          32|
    |p_Val2_39_fu_1590_p2               |     *    |      3|  0|  20|          32|          19|
    |p_Val2_3_fu_786_p2                 |     *    |      3|  0|  20|          32|          19|
    |p_Val2_42_fu_1357_p2               |     *    |      3|  0|  20|          32|          17|
    |p_Val2_63_fu_1817_p2               |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_1_fu_1826_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_2_fu_2015_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_3_fu_2024_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_4_fu_2176_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_5_fu_2185_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_6_fu_2337_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_78_7_fu_2346_p2             |     *    |      4|  0|  25|          14|          36|
    |p_Val2_8_fu_773_p2                 |     *    |      3|  0|  20|          32|          18|
    |p_Val2_9_fu_857_p2                 |     *    |      3|  0|  20|          32|          32|
    |addconv2_fu_1832_p2                |     +    |      0|  0|  43|          36|          36|
    |p_Val2_12_fu_1053_p2               |     +    |      0|  0|  72|          65|          65|
    |p_Val2_14_fu_1066_p2               |     +    |      0|  0|  73|          66|          66|
    |p_Val2_24_fu_1236_p2               |     +    |      0|  0|  39|          32|          32|
    |p_Val2_28_fu_1498_p2               |     +    |      0|  0|  72|          65|          65|
    |p_Val2_30_cast_fu_1521_p2          |     +    |      0|  0|  48|          48|          48|
    |p_Val2_30_fu_1515_p2               |     +    |      0|  0|  73|          66|          66|
    |p_Val2_34_fu_1415_p2               |     +    |      0|  0|  39|          32|          32|
    |p_Val2_38_fu_1636_p2               |     +    |      0|  0|  72|          65|          65|
    |p_Val2_40_cast_fu_1659_p2          |     +    |      0|  0|  48|          48|          48|
    |p_Val2_40_fu_1653_p2               |     +    |      0|  0|  73|          66|          66|
    |p_Val2_43_fu_966_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_44_fu_1009_p2               |     +    |      0|  0|  73|          66|          66|
    |p_Val2_5_fu_720_p2                 |     +    |      0|  0|  39|          32|          32|
    |p_Val2_64_fu_1881_p2               |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_1_fu_1950_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_2_fu_2044_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_3_fu_2112_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_4_fu_2205_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_5_fu_2273_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_6_fu_2366_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_79_7_fu_2434_p2             |     +    |      0|  0|  67|          60|          60|
    |p_Val2_s_16_fu_870_p2              |     +    |      0|  0|  39|          32|          32|
    |r_V_2_4_fu_1844_p2                 |     +    |      0|  0|  43|          36|          36|
    |r_V_2_7_fu_1857_p2                 |     +    |      0|  0|  43|          36|          36|
    |sum_fu_1779_p2                     |     +    |      0|  0|  42|          35|          35|
    |tmp_69_fu_1511_p2                  |     +    |      0|  0|  48|          48|          48|
    |tmp_80_fu_1649_p2                  |     +    |      0|  0|  48|          48|          48|
    |addconv3_fu_1795_p2                |     -    |      0|  0|  42|          35|          35|
    |addconv4_fu_1853_p2                |     -    |      0|  0|  43|          36|          36|
    |addconv_fu_1752_p2                 |     -    |      0|  0|  42|          35|          35|
    |p_Val2_22_fu_1177_p2               |     -    |      0|  0|  24|          17|          17|
    |p_Val2_25_fu_1298_p2               |     -    |      0|  0|  26|          19|          19|
    |p_Val2_2_fu_663_p2                 |     -    |      0|  0|  24|          17|          17|
    |p_Val2_32_fu_1194_p2               |     -    |      0|  0|  24|          17|          17|
    |p_Val2_35_fu_1477_p2               |     -    |      0|  0|  26|          19|          19|
    |p_Val2_47_fu_800_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_62_fu_1804_p2               |     -    |      0|  0|  42|           1|          35|
    |p_Val2_6_fu_834_p2                 |     -    |      0|  0|  26|          19|          19|
    |p_Val2_7_fu_697_p2                 |     -    |      0|  0|  26|          19|          19|
    |r_V_1_fu_1211_p2                   |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_1789_p2                 |     -    |      0|  0|  43|          36|          36|
    |r_V_2_3_fu_1839_p2                 |     -    |      0|  0|  43|          36|          36|
    |r_V_2_5_fu_1848_p2                 |     -    |      0|  0|  43|          36|          36|
    |r_V_2_fu_1773_p2                   |     -    |      0|  0|  43|          36|          36|
    |r_V_fu_950_p2                      |     -    |      0|  0|  24|          17|          17|
    |ap_block_state15_pp0_stage5_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage6_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage7_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage8_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1006                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1022                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1035                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1048                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1062                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1076                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1088                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_963                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_991                   |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_1554_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_1692_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_113_1_fu_1974_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_2_fu_2067_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_3_fu_2135_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_4_fu_2228_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_5_fu_2296_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_6_fu_2389_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_113_7_fu_2457_p2               |   icmp   |      0|  0|  18|          19|          15|
    |tmp_12_fu_1025_p2                  |   icmp   |      0|  0|  18|          32|          18|
    |tmp_13_fu_1031_p2                  |   icmp   |      0|  0|  18|          32|          16|
    |tmp_18_fu_876_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_19_fu_882_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_28_fu_1108_p2                  |   icmp   |      0|  0|  18|          32|          18|
    |tmp_29_fu_1113_p2                  |   icmp   |      0|  0|  18|          32|          16|
    |tmp_3_fu_732_p2                    |   icmp   |      0|  0|  18|          32|          23|
    |tmp_40_fu_1242_p2                  |   icmp   |      0|  0|  18|          32|          24|
    |tmp_41_fu_1248_p2                  |   icmp   |      0|  0|  18|          32|          23|
    |tmp_53_fu_1536_p2                  |   icmp   |      0|  0|  18|          32|          18|
    |tmp_54_fu_1542_p2                  |   icmp   |      0|  0|  18|          32|          16|
    |tmp_59_fu_1421_p2                  |   icmp   |      0|  0|  18|          32|          24|
    |tmp_60_fu_1427_p2                  |   icmp   |      0|  0|  18|          32|          23|
    |tmp_72_fu_1674_p2                  |   icmp   |      0|  0|  18|          32|          18|
    |tmp_73_fu_1680_p2                  |   icmp   |      0|  0|  18|          32|          16|
    |tmp_86_fu_1905_p2                  |   icmp   |      0|  0|  18|          19|          15|
    |tmp_fu_649_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |tmp_s_fu_726_p2                    |   icmp   |      0|  0|  18|          32|          24|
    |ap_block_state16_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage3_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage4_iter2  |    or    |      0|  0|   2|           1|           1|
    |tmp_14_fu_1037_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_896_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_30_fu_1118_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_42_fu_1262_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_746_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_55_fu_1560_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_61_fu_1441_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_74_fu_1698_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_87_fu_1929_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_88_fu_1998_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_89_fu_2091_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_92_fu_2159_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_93_fu_2252_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_94_fu_2320_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_95_fu_2413_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_96_fu_2481_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_Val2_19_fu_1150_p3               |  select  |      0|  0|  16|           1|          16|
    |p_Val2_1_cast_fu_1254_p3           |  select  |      0|  0|  24|           1|          24|
    |p_Val2_20_fu_1157_p3               |  select  |      0|  0|  16|           1|          16|
    |p_Val2_21_fu_1163_p3               |  select  |      0|  0|  16|           1|          16|
    |p_Val2_2_cast_fu_1433_p3           |  select  |      0|  0|  24|           1|          24|
    |p_Val2_5_cast_fu_738_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_65_fu_1935_p3               |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_1_fu_2004_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_2_fu_2097_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_3_fu_2165_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_4_fu_2258_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_5_fu_2326_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_6_fu_2419_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_80_7_fu_2487_p3             |  select  |      0|  0|  16|           1|          16|
    |p_Val2_cast_fu_888_p3              |  select  |      0|  0|  24|           1|          24|
    |p_phitmp_1_cast_fu_1990_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_2_cast_fu_2083_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_3_cast_fu_2151_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_4_cast_fu_2244_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_5_cast_fu_2312_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_6_cast_fu_2405_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_7_cast_fu_2473_p3         |  select  |      0|  0|  15|           1|           1|
    |p_phitmp_cast_fu_1921_p3           |  select  |      0|  0|  15|           1|           1|
    |tmp_21_fu_902_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_34_fu_1082_p3                  |  select  |      0|  0|  17|           1|          17|
    |tmp_36_fu_1100_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_37_fu_1124_p3                  |  select  |      0|  0|  17|           1|          17|
    |tmp_43_fu_1268_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_50_fu_1141_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_5_fu_752_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_62_fu_1447_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_80_cast2_fu_1600_p3            |  select  |      0|  0|  17|           1|          17|
    |tmp_90_fu_1618_p3                  |  select  |      0|  0|  19|           1|          19|
    |tmp_91_cast_fu_1704_p3             |  select  |      0|  0|  17|           1|          17|
    |tmp_97_fu_1722_p3                  |  select  |      0|  0|  19|           1|          19|
    |sel_tmp5_fu_1686_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1548_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     74|  0|3881|        3208|        3558|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |OUT_r_AWADDR                        |  47|         10|   32|        320|
    |OUT_r_WDATA                         |  47|         10|   16|        160|
    |OUT_r_blk_n_AW                      |   9|          2|    1|          2|
    |OUT_r_blk_n_B                       |   9|          2|    1|          2|
    |OUT_r_blk_n_W                       |   9|          2|    1|          2|
    |ap_NS_iter0_fsm                     |  47|         10|    9|         90|
    |ap_NS_iter1_fsm                     |  50|         11|   10|        110|
    |ap_NS_iter2_fsm                     |  50|         11|   10|        110|
    |ap_NS_iter3_fsm                     |  21|          4|    3|         12|
    |ap_phi_mux_p_Val2_16_phi_fu_604_p4  |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_17_phi_fu_615_p4  |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_18_phi_fu_626_p4  |   9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY        |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY         |   9|          2|    1|          2|
    |cmdIn_V_address0                    |  47|         10|    3|         30|
    |kd_V_address0                       |  27|          5|    2|         10|
    |ki_V_address0                       |  27|          5|    2|         10|
    |kp_V_address0                       |  38|          7|    3|         21|
    |measured_V_address0                 |  38|          7|    3|         21|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 511|        106|  146|       1000|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |addconv2_reg_3002                      |  21|   0|   36|         15|
    |addconv3_reg_2987                      |  20|   0|   35|         15|
    |addconv4_reg_3022                      |  21|   0|   36|         15|
    |ap_CS_iter0_fsm                        |   9|   0|    9|          0|
    |ap_CS_iter1_fsm                        |  10|   0|   10|          0|
    |ap_CS_iter2_fsm                        |  10|   0|   10|          0|
    |ap_CS_iter3_fsm                        |   3|   0|    3|          0|
    |ap_reg_ioackin_OUT_r_AWREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY            |   1|   0|    1|          0|
    |cmdIn_V_load_5_reg_2790                |  16|   0|   16|          0|
    |cmdIn_V_load_8_reg_2916                |  16|   0|   16|          0|
    |cmdIn_V_load_8_reg_2916_pp0_iter1_reg  |  16|   0|   16|          0|
    |integral_pos_V_0                       |  32|   0|   32|          0|
    |integral_pos_V_1                       |  32|   0|   32|          0|
    |integral_rate_V_0                      |  32|   0|   32|          0|
    |integral_rate_V_1                      |  32|   0|   32|          0|
    |kd_V_load_2_reg_2602                   |  32|   0|   32|          0|
    |kd_V_load_2_reg_2602_pp0_iter0_reg     |  32|   0|   32|          0|
    |ki_V_load_1_reg_2669                   |  32|   0|   32|          0|
    |ki_V_load_2_reg_2597                   |  32|   0|   32|          0|
    |ki_V_load_2_reg_2597_pp0_iter0_reg     |  32|   0|   32|          0|
    |kp_V_load_3_reg_2592                   |  32|   0|   32|          0|
    |kp_V_load_5_reg_2805                   |  32|   0|   32|          0|
    |last_error_pos_V_0                     |  16|   0|   16|          0|
    |last_error_pos_V_1                     |  16|   0|   16|          0|
    |last_error_rate_V_0                    |  16|   0|   16|          0|
    |last_error_rate_V_1                    |  16|   0|   16|          0|
    |p_Val2_10_reg_2709                     |  49|   0|   50|          1|
    |p_Val2_11_reg_2744                     |  64|   0|   64|          0|
    |p_Val2_13_reg_2714                     |  50|   0|   51|          1|
    |p_Val2_14_reg_2774                     |  66|   0|   66|          0|
    |p_Val2_22_reg_2815                     |  17|   0|   17|          0|
    |p_Val2_25_reg_2845                     |  18|   0|   19|          1|
    |p_Val2_26_reg_2850                     |  49|   0|   50|          1|
    |p_Val2_27_reg_2886                     |  64|   0|   64|          0|
    |p_Val2_29_reg_2896                     |  50|   0|   51|          1|
    |p_Val2_32_reg_2825                     |  17|   0|   17|          0|
    |p_Val2_33_reg_2860                     |  17|   0|   18|          1|
    |p_Val2_35_reg_2911                     |  18|   0|   19|          1|
    |p_Val2_36_reg_2866                     |  49|   0|   50|          1|
    |p_Val2_37_reg_2921                     |  64|   0|   64|          0|
    |p_Val2_39_reg_2931                     |  50|   0|   51|          1|
    |p_Val2_3_reg_2653                      |  50|   0|   51|          1|
    |p_Val2_43_reg_2739                     |  65|   0|   65|          0|
    |p_Val2_48_reg_2658                     |  17|   0|   18|          1|
    |p_Val2_4_reg_2607                      |  17|   0|   18|          1|
    |p_Val2_53_reg_2587                     |  16|   0|   16|          0|
    |p_Val2_56_reg_2759                     |  16|   0|   16|          0|
    |p_Val2_59_reg_2800                     |  16|   0|   16|          0|
    |p_Val2_63_reg_2992                     |  34|   0|   49|         15|
    |p_Val2_65_reg_3042                     |  16|   0|   16|          0|
    |p_Val2_6_reg_2664                      |  18|   0|   19|          1|
    |p_Val2_78_1_reg_2997                   |  34|   0|   49|         15|
    |p_Val2_78_2_reg_3052                   |  36|   0|   51|         15|
    |p_Val2_78_3_reg_3057                   |  34|   0|   49|         15|
    |p_Val2_78_4_reg_3078                   |  36|   0|   51|         15|
    |p_Val2_78_5_reg_3083                   |  34|   0|   49|         15|
    |p_Val2_78_6_reg_3104                   |  36|   0|   51|         15|
    |p_Val2_78_7_reg_3109                   |  36|   0|   51|         15|
    |p_Val2_7_reg_2613                      |  18|   0|   19|          1|
    |p_Val2_80_1_reg_3047                   |  16|   0|   16|          0|
    |p_Val2_80_2_reg_3068                   |  16|   0|   16|          0|
    |p_Val2_80_3_reg_3073                   |  16|   0|   16|          0|
    |p_Val2_80_3_reg_3073_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_Val2_80_4_reg_3094                   |  16|   0|   16|          0|
    |p_Val2_80_4_reg_3094_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_Val2_80_5_reg_3099                   |  16|   0|   16|          0|
    |p_Val2_80_5_reg_3099_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_Val2_80_6_reg_3120                   |  16|   0|   16|          0|
    |p_Val2_80_7_reg_3125                   |  16|   0|   16|          0|
    |p_Val2_8_reg_2648                      |  49|   0|   50|          1|
    |p_Val2_9_reg_2699                      |  64|   0|   64|          0|
    |p_shl_cast1_reg_2956                   |  21|   0|   36|         15|
    |p_shl_reg_2951                         |  19|   0|   34|         15|
    |phitmp1_reg_2749                       |  16|   0|   16|          0|
    |r_V_1_reg_2835                         |  17|   0|   17|          0|
    |r_V_2_1_reg_2982                       |  21|   0|   36|         15|
    |r_V_2_3_reg_3007                       |  21|   0|   36|         15|
    |r_V_2_4_reg_3012                       |  21|   0|   36|         15|
    |r_V_2_5_reg_3017                       |  21|   0|   36|         15|
    |r_V_2_7_reg_3027                       |  21|   0|   36|         15|
    |r_V_2_reg_2970                         |  21|   0|   36|         15|
    |r_V_reg_2719                           |  17|   0|   17|          0|
    |reg_633                                |  32|   0|   32|          0|
    |reg_637                                |  32|   0|   32|          0|
    |reg_637_pp0_iter0_reg                  |  32|   0|   32|          0|
    |reg_641                                |  32|   0|   32|          0|
    |reg_641_pp0_iter0_reg                  |  32|   0|   32|          0|
    |reg_645                                |  16|   0|   16|          0|
    |sum_cast_reg_2975                      |  21|   0|   36|         15|
    |tmp_21_reg_2704                        |  32|   0|   32|          0|
    |tmp_27_reg_2779                        |  32|   0|   32|          0|
    |tmp_36_reg_2785                        |  16|   0|   16|          0|
    |tmp_43_reg_2840                        |  32|   0|   32|          0|
    |tmp_51_reg_2891                        |  48|   0|   48|          0|
    |tmp_56_reg_2855                        |  47|   0|   48|          1|
    |tmp_5_reg_2643                         |  32|   0|   32|          0|
    |tmp_62_reg_2906                        |  32|   0|   32|          0|
    |tmp_68_reg_2901                        |  47|   0|   48|          1|
    |tmp_70_reg_2820                        |  16|   0|   16|          0|
    |tmp_75_reg_2926                        |  48|   0|   48|          0|
    |tmp_78_reg_2871                        |  47|   0|   48|          1|
    |tmp_79_cast_reg_2965                   |  21|   0|   36|         15|
    |tmp_79_reg_2936                        |  47|   0|   48|          1|
    |tmp_82_cast_reg_3032                   |  30|   0|   60|         30|
    |tmp_85_reg_2830                        |  16|   0|   16|          0|
    |tmp_85_reg_2830_pp0_iter0_reg          |  16|   0|   16|          0|
    |tmp_90_reg_2941                        |  19|   0|   19|          0|
    |tmp_97_reg_2946                        |  19|   0|   19|          0|
    |tmp_98_reg_2876                        |  19|   0|   19|          0|
    |tmp_reg_2570                           |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |3034|   0| 3398|        364|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_INPUT_AWVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WVALID    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WREADY    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WDATA     |  in |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WSTRB     |  in |    4|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RDATA     | out |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

