# eda-acronyms
Electronic Design Automation (EDA) acronyms with a special focus on 
[Cadence](https://www.cadence.com/) software.

- Analog Auto Placer (AAP)
- Advanced Boolean Engine (ABE)
- Advanced On-chip Variation (AOCV)
- Analog Design Environment (ADE)
- Analog Expression Language (AEL) 
- Analog-Mixed-Signal (AMS)
- AMS Designer (AMSD)
- Analog on Top (AoT)
- Accelerated Parallel Simulation (APS)
- Automatic Test Pattern Generation (ATPG)
- AMS Virtuoso Use Model (AVUM)
- AMS Xcelium Use Model (AXUM)
- Application Programming Interface (API)
- Arithmetic Logic Unit (ALU
- Blackbox Design Unit (BDU)
- Back End of Line (BEOL)
- Bit Error Rate (BER)
- Bipolar Complementary Metal Oxide Silicon (BiCMOS)
- Berkeley Short-Channel IGFET Model (BSIM)
- Built-in Self Test (BIST)
- Check Against Source (CAS)
- Conformal Constraints Designer (CCD)
- Clock Constraint File (CCF)
- Common Command Language (CCL)
- Composite Current Source (CCS)
- Component Description Format (CDF)
- Circuit Description Language (CDL)
- Charge Device Model (CDM)
- Cadence Database API (CDBA)
- Cadence Design Systems (CDS)
- Caltech Intermediate Format (CIF)
- CDF Expression Language (CEL)
- Clock-gating integrated cell (CGIC)
- Command Interpreter Window (CIW)
- Compile Module Interface (CMI)
- Channel Length Modulation (CML)
- Complementary Metal Oxide Silicon (CMOS)
- Chemical Mechanical Polishing (CMP)
- Common Power Format (CPF)
- Cadence Database (CDB)
- Cadence Placement Guidance (CPG)
- Configure Physical Hierarchy (CPH)
- Clock Path Pessimism Removal (CPPR)
- Clock Reconvergence Pessimism Removal (CRPR)
- Carry-Save Adder (CSA)
- Cadence Space-based Router (CSR)
- Clock Tree Debugger (CTD)
- Clock Tree Synthesis (CTS)
- Common User Interface (CUI)
- Define Device Correspondence (DDC)
- Design Framework II (DFII)
- Design for Test (DFT)
- Drain-induced barrier lowering (DIBL)
- Drain-induced threshold shift (DITS)
- Double Metal Insulator Metal (DMIM)
- Digital on Top (DoT)
- Disembodied Property List (DPL)
- Design Data Procedural Interface (DDPI)
- Double Patterning Technology (DPT)
- Design Rule Check (DRC)
- Design Rule Driven (DRD)
- Device Recognition Layer (DRL)
- Design Rule Violation (DRV)
- Detaild Standard Parasitic Format (DSPF)
- Device under Test (DUT)
- Early Clock Flow (ECF)
- Engineering Change Order (ECO)
- Effective Current Source Model (ECSM)
- Electronic Design Automation (EDA)
- Electronic Design Interchange Format (EDIF)
- Edit In Place (EIP)
- Electromigration and IR-Drop (EMIR)
- Effective Number of Bits (ENOB)
- Early Rail Analysis (ERA)
- Electrostatic Discharge (ESD)
- Front End of Line (FEOL)
- Flip-Flop (FF)
- Fluid Guard Ring (FGR)
- Fast Signal Database (FSDB)
- Finite State Machine (FSM)
- Graphical Design Station II (GDSII)
- Generate From Source (GFS)
- Graphical LVS Debugger (GLD)
- Gate-Level Simulation (GLS)
- Generate Selected From Source (GSFS)
- Human-Body Model (HBM)
- Hot Carrier Injection (HCI)
- Hardware Description Language (HDL)
- Hierarchy Editor (HED)
- I/O Buffer Information Specification (IBIS)
- Integration Constraint Editor (ICE)
- Interconnect Technology (ICT)
- IC Remote Processes (ICRP)
- Interface Element (IE)
- Insulated-Gate Field-Effect Transistor (IGFET)
- Interface Logic Models (ILM)
- Intellectual Property (IP)
- Kirchhoff’s Current Law (KCL)
- Kirchhoff’s Voltage Law (KVL)
- Lightly Doped Drain (LDD)
- Layout-Dependent Effects (LDE)
- Low-Discrepancy Sequence (LDS)
- Logic Equivalence Checking (LEC)
- Library Exchange Format (LEF)
- Latin Hypercube Sampling (LHS)
- Layer-Purpose Pair (LPP)
- Least Resistive Path (LRP)
- Large-Scale Cloud Simulation (LSCS)
- Load Sharing Facility (LSF)
- Local Truncation Error (LTE)
- Layout Versus Layout (LVL)
- Layout Versus Schematic (LVS)
- Monte Carlo (MC)
- Measurement Description Language (MDL)
- Middle End of Line (MEOL)
- Metal Insulator Metal (MIM)
- Machine Model (MM)
- Multi-Mode Multi-Corner (MMMC)
- Multi-Patterning Technology (MPT)
- Multi-Project Wafer (MPW)
- Multiple Supply Voltage (MSV)
- Multi-Technology Simulation (MTS)
- Non-linear Delay Model (NLDM)
- Netlist property (NLP)
- NanoRoute High Frequency Router (NRHF)
- Negative Bias Temperature Instability (NTBI)