<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>RISC-V System-on-Chip: syspll Package  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V System-on-Chip
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Packages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Components">Components</a>  </div>
  <div class="headertitle">
<div class="title">syspll Package Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PLL components declaration.  
 <a href="classsyspll.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classsyspll.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
<tr class="memitem:ae604a208d141a125a509abb5b8ad393c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae604a208d141a125a509abb5b8ad393c"></a>
<a class="el" href="classsyspll.html#ae604a208d141a125a509abb5b8ad393c">techmap</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae604a208d141a125a509abb5b8ad393c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target names declaration. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classsyspll.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="classsyspll.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a842f38e0ce3d6925c35aebc3851b3909"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a842f38e0ce3d6925c35aebc3851b3909"></a>
<a class="el" href="classsyspll.html#a842f38e0ce3d6925c35aebc3851b3909">gencomp</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classgencomp.html"> &lt;gencomp&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a3713bf6d7e2b4c18fc0e8782dd9f9280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsyspll.html#a3713bf6d7e2b4c18fc0e8782dd9f9280">SysPLL_tech</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sys_p_l_l__tech.html">&lt;Entity SysPLL_tech&gt; </a></em></td></tr>
<tr class="memdesc:a3713bf6d7e2b4c18fc0e8782dd9f9280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the "virtual" PLL component.  <a href="#a3713bf6d7e2b4c18fc0e8782dd9f9280"></a><br /></td></tr>
<tr><td colspan="2"><div class="groupHeader">Technology specific PLL components.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">CLK_IN1_P</td><td>Differential clock input positive </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">CLK_IN1_N</td><td>Differential clock input negative </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">CLK_OUT1</td><td>PLL clock output. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">RESET</td><td>Reset value. Active high. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">LOCKED</td><td>PLL locked status. </td></tr>
  </table>
  </dd>
</dl>
</div></td></tr>
<tr class="memitem:add3cb47df6ce1600fec88824f0d6963e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add3cb47df6ce1600fec88824f0d6963e"></a>
<a class="el" href="classsyspll.html#add3cb47df6ce1600fec88824f0d6963e">SysPLL_inferred</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sys_p_l_l__inferred.html">&lt;Entity SysPLL_inferred&gt; </a></em></td></tr>
<tr class="memdesc:add3cb47df6ce1600fec88824f0d6963e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the PLL component used for RTL simulation. <br /></td></tr>
<tr class="memitem:aa0f9e59a1241f05fb65a13e13cba10f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsyspll.html#aa0f9e59a1241f05fb65a13e13cba10f2">SysPLL_v6</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sys_p_l_l__v6.html">&lt;Entity SysPLL_v6&gt; </a></em></td></tr>
<tr class="memdesc:aa0f9e59a1241f05fb65a13e13cba10f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the PLL component used for ML605 board.  <a href="#aa0f9e59a1241f05fb65a13e13cba10f2"></a><br /></td></tr>
<tr class="memitem:a492166f49e0dadac4ea243f9da7f178c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsyspll.html#a492166f49e0dadac4ea243f9da7f178c">SysPLL_k7</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sys_p_l_l__k7.html">&lt;Entity SysPLL_k7&gt; </a></em></td></tr>
<tr class="memdesc:a492166f49e0dadac4ea243f9da7f178c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the PLL component used for KC705 board.  <a href="#a492166f49e0dadac4ea243f9da7f178c"></a><br /></td></tr>
<tr class="memitem:a7a4179439946248c234bdb359c9aca30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsyspll.html#a7a4179439946248c234bdb359c9aca30">SysPLL_micron180</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_sys_p_l_l__micron180.html">&lt;Entity SysPLL_micron180&gt; </a></em></td></tr>
<tr class="memdesc:a7a4179439946248c234bdb359c9aca30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declaration of the PLL component used Mikron 180nm ASIC.  <a href="#a7a4179439946248c234bdb359c9aca30"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PLL components declaration. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a492166f49e0dadac4ea243f9da7f178c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsyspll.html#a492166f49e0dadac4ea243f9da7f178c">SysPLL_k7</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the PLL component used for KC705 board. </p>
<p>This module was generated by Xilinx CoreGen for Kintex7 FPGA. </p>

</div>
</div>
<a class="anchor" id="a7a4179439946248c234bdb359c9aca30"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsyspll.html#a7a4179439946248c234bdb359c9aca30">SysPLL_micron180</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the PLL component used Mikron 180nm ASIC. </p>
<p>This module is made as the netlist generated by fabric. </p>

</div>
</div>
<a class="anchor" id="a3713bf6d7e2b4c18fc0e8782dd9f9280"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsyspll.html#a3713bf6d7e2b4c18fc0e8782dd9f9280">SysPLL_tech</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the "virtual" PLL component. </p>
<p>This module instantiates the certain PLL implementation depending generic argument. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tech</td><td>Generic PLL implementation selector </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_reset</td><td>Reset value. Active high. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_int_clkrf</td><td>ADC source select: 0 = External ADC clock (Real RF front-end) 1 = Disable external ADC/enable internal ADC simulation. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_clkp</td><td>Differential clock input positive </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_clkn</td><td>Differential clock input negative </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i_clk_adc</td><td>External ADC clock </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_clk_bus</td><td>System Bus clock 100MHz/40MHz (Virtex6/Spartan6) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_clk_adc</td><td>ADC simulation clock = 26MHz (default). </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">o_locked</td><td>PLL locked status. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aa0f9e59a1241f05fb65a13e13cba10f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsyspll.html#aa0f9e59a1241f05fb65a13e13cba10f2">SysPLL_v6</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Declaration of the PLL component used for ML605 board. </p>
<p>This module was generated by Xilinx CoreGen for Virtex6 FPGA. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="syspll_8vhd.html">syspll.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
