// Seed: 3360048236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = !id_3;
  wand  id_11 = 1'd0 ? -1 : id_9;
  logic id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output tri1 id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_9,
      id_3,
      id_3,
      id_8,
      id_3,
      id_1,
      id_3
  );
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = -1'b0;
  wire id_10;
endmodule
