#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan 31 16:42:05 2022
# Process ID: 22040
# Current directory: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.runs/synth_1/main.vds
# Journal file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.runs/synth_1/vivado.jou
# Running On: lorenzo-System-Product-Name, OS: Linux, CPU Frequency: 4526.004 MHz, CPU Physical cores: 8, Host memory: 33511 MB
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lorenzo/Programs/Vivado/2021.2/data/ip'.
Command: synth_design -top main -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22073
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2898.301 ; gain = 0.000 ; free physical = 3836 ; free virtual = 23319
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main.vhd:26]
INFO: [Synth 8-3491] module 'main_main_Pipeline_VITIS_LOOP_21_1' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_21_1.vhd:12' bound to instance 'grp_main_Pipeline_VITIS_LOOP_21_1_fu_26' of component 'main_main_Pipeline_VITIS_LOOP_21_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main.vhd:109]
INFO: [Synth 8-638] synthesizing module 'main_main_Pipeline_VITIS_LOOP_21_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_21_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'main_mux_32_32_1_1' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_mux_32_32_1_1.vhd:10' bound to instance 'mux_32_32_1_1_U1' of component 'main_mux_32_32_1_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_21_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'main_mux_32_32_1_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_mux_32_32_1_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'main_mux_32_32_1_1' (1#1) [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_mux_32_32_1_1.vhd:27]
INFO: [Synth 8-3491] module 'main_flow_control_loop_pipe_sequential_init' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_flow_control_loop_pipe_sequential_init.vhd:10' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'main_flow_control_loop_pipe_sequential_init' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_21_1.vhd:125]
INFO: [Synth 8-638] synthesizing module 'main_flow_control_loop_pipe_sequential_init' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_flow_control_loop_pipe_sequential_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'main_flow_control_loop_pipe_sequential_init' (2#1) [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_flow_control_loop_pipe_sequential_init.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'main_main_Pipeline_VITIS_LOOP_21_1' (3#1) [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_21_1.vhd:29]
INFO: [Synth 8-3491] module 'main_main_Pipeline_VITIS_LOOP_142_1' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_142_1.vhd:12' bound to instance 'grp_main_Pipeline_VITIS_LOOP_142_1_fu_33' of component 'main_main_Pipeline_VITIS_LOOP_142_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main.vhd:124]
INFO: [Synth 8-638] synthesizing module 'main_main_Pipeline_VITIS_LOOP_142_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_142_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'main_mux_32_32_1_1' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_mux_32_32_1_1.vhd:10' bound to instance 'mux_32_32_1_1_U6' of component 'main_mux_32_32_1_1' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_142_1.vhd:117]
INFO: [Synth 8-3491] module 'main_flow_control_loop_pipe_sequential_init' declared at '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_flow_control_loop_pipe_sequential_init.vhd:10' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'main_flow_control_loop_pipe_sequential_init' [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_142_1.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'main_main_Pipeline_VITIS_LOOP_142_1' (4#1) [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main_main_Pipeline_VITIS_LOOP_142_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban/solution1/impl/ip/hdl/vhdl/main.vhd:26]
WARNING: [Synth 8-3917] design main has port ap_local_block driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_local_deadlock driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[28] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[27] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[26] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[25] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[24] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[23] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[22] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[21] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[20] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[19] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[18] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[17] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[16] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[2] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[1] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[0] driven by constant 0
WARNING: [Synth 8-7129] Port ap_done_int in module main_flow_control_loop_pipe_sequential_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.301 ; gain = 0.000 ; free physical = 3647 ; free virtual = 23136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.301 ; gain = 0.000 ; free physical = 4499 ; free virtual = 23991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.180 ; gain = 7.879 ; free physical = 4498 ; free virtual = 23989
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.180 ; gain = 7.879 ; free physical = 4461 ; free virtual = 23953
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design main has port ap_local_block driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_local_deadlock driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[31] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[30] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[29] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[28] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[27] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[26] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[25] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[24] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[23] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[22] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[21] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[20] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[19] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[18] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[17] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[16] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[2] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[1] driven by constant 0
WARNING: [Synth 8-3917] design main has port ap_return[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3682 ; free virtual = 23185
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3681 ; free virtual = 23184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3681 ; free virtual = 23184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     4|
|4     |LUT3 |     3|
|5     |LUT4 |     2|
|6     |LUT5 |     6|
|7     |LUT6 |     6|
|8     |FDRE |    14|
|9     |FDSE |     1|
|10    |IBUF |     3|
|11    |OBUF |    37|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------------+----------------------------------------------+------+
|      |Instance                                     |Module                                        |Cells |
+------+---------------------------------------------+----------------------------------------------+------+
|1     |top                                          |                                              |    78|
|2     |  grp_main_Pipeline_VITIS_LOOP_142_1_fu_33   |main_main_Pipeline_VITIS_LOOP_142_1           |    17|
|3     |    flow_control_loop_pipe_sequential_init_U |main_flow_control_loop_pipe_sequential_init_0 |     8|
|4     |  grp_main_Pipeline_VITIS_LOOP_21_1_fu_26    |main_main_Pipeline_VITIS_LOOP_21_1            |    13|
|5     |    flow_control_loop_pipe_sequential_init_U |main_flow_control_loop_pipe_sequential_init   |    11|
+------+---------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3695 ; free virtual = 23176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.414 ; gain = 479.113 ; free physical = 3697 ; free virtual = 23179
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.422 ; gain = 479.113 ; free physical = 3697 ; free virtual = 23179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.422 ; gain = 0.000 ; free physical = 3790 ; free virtual = 23270
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.441 ; gain = 0.000 ; free physical = 3694 ; free virtual = 23176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete, checksum: 2ac80ca6
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3433.441 ; gain = 535.266 ; free physical = 3912 ; free virtual = 23393
INFO: [Common 17-1381] The checkpoint '/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_vivado/ban_vivado.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 31 16:42:27 2022...
