<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>xilinx.com</spirit:vendor>
	<spirit:library>customized_ip</spirit:library>
	<spirit:name>sy9_D_FlipFlop_Set_Reset_0_2</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesis</spirit:name>
				<spirit:displayName>Verilog Synthesis</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue May 30 12:03:32 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>f0dc8ea2</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>4f2973aa</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
				<spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue May 30 12:03:33 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>f0dc8ea2</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>4f2973aa</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
				<spirit:displayName>Verilog Simulation</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue May 30 12:03:32 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>f0dc8ea2</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>66013087</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
				<spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Tue May 30 12:03:33 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>f0dc8ea2</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>66013087</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>6</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>CLK1</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PR1_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>CLR1_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>D1</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>CLK2</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PR2_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>CLR2_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>D2</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Q1</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Q1_n</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Q2</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>Q2_n</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>wire</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/0b64/D_FlipFlop_Set_Reset.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>synth/sy9_D_FlipFlop_Set_Reset_0_2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/0b64/D_FlipFlop_Set_Reset.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>sim/sy9_D_FlipFlop_Set_Reset_0_2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>D_FlipFlop_Set_Reset_v1_0</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">sy9_D_FlipFlop_Set_Reset_0_2</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:displayName>74LS74</xilinx:displayName>
			<xilinx:coreRevision>2</xilinx:coreRevision>
			<xilinx:tags>
				<xilinx:tag xilinx:name="xilinx.com:ip:D_FlipFlop_Set_Reset:1.0_ARCHIVE_LOCATION">E:/xilinx_workspace/digital_base_IP/74LS74/74LS74.srcs/sources_1/new</xilinx:tag>
				<xilinx:tag xilinx:name="xilinx.com:XUP:D_FlipFlop_Set_Reset:1.0_ARCHIVE_LOCATION">E:/xilinx_workspace/digital_base_IP/74LS74/74LS74.srcs/sources_1/new</xilinx:tag>
			</xilinx:tags>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2014.2</xilinx:xilinxVersion>
			<xilinx:checksum xilinx:scope="fileGroups"
					xilinx:value="39ef5058"/>
			<xilinx:checksum xilinx:scope="ports"
					xilinx:value="8589da2b"/>
			<xilinx:checksum xilinx:scope="parameters"
					xilinx:value="6ab4c983"/>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
