module srl
(
    input      [31:0] rt, shamt,
    output     [31:0] rd
);

    assign rd = rt >> shamt;

endmodule
