<definition version="0.100.0" type="element" link_type="thumbnail" width="30" height="250" hotspot_x="15" hotspot_y="125">
    <uuid uuid="{fafc3a24-e0a3-5532-699b-de66b51efd65}"/>
    <names>
        <name lang="ca">UR20-xxx - tapa final (dreta)</name>
        <name lang="cs">UR20-xxx</name>
        <name lang="de">UR20-xxx - Abschlussplatte (rechts)</name>
        <name lang="en">UR20-xxx - end-cap (right)</name>
        <name lang="fr">UR20-xxx</name>
    </names>
    <elementInformations>
        <elementInformation show="1" name="designation">UR20-xxx</elementInformation>
        <elementInformation show="1" name="manufacturer">Weidm√ºller</elementInformation>
    </elementInformations>
    <informations>Author: plc-user for QElectroTech
License:see https://qelectrotech.org/wiki_new/doc/elements_license</informations>
    <description>
        <rect x="-11.5" y="-121" width="23" height="242" rx="0" ry="0" style="line-style:normal;line-weight:thin;filling:HTMLGrayDarkSlateGray;color:black" antialias="false"/>
        <rect x="-3" y="14" width="12" height="5" rx="0" ry="0" style="line-style:normal;line-weight:normal;filling:gray;color:none" antialias="false"/>
        <ellipse x="-3" y="-6" width="12" height="12" style="line-style:normal;line-weight:normal;filling:lightgray;color:gray" antialias="false"/>
        <line x1="-1" y1="4" x2="7" y2="-4" end1="none" end2="none" length1="1.5" length2="1.5" style="line-style:normal;line-weight:normal;filling:none;color:gray" antialias="false"/>
        <rect x="-3" y="-19" width="12" height="5" rx="0" ry="0" style="line-style:normal;line-weight:normal;filling:gray;color:none" antialias="false"/>
        <polygon x1="-6" y1="-120" x2="-6" y2="120" closed="false" antialias="false" style="line-style:normal;line-weight:normal;filling:none;color:black"/>
    </description>
</definition>
