/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * isp_comm.h for all v4l2 subdev manage
 *
 * Copyright (c) 2022 by Allwinnertech Co., Ltd.  http://www.allwinnertech.com
 *
 * Authors:  Ma YiFei <zhaowei@allwinnertech.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __BSP__ISP__COMM__H
#define __BSP__ISP__COMM__H
#include "isp_type.h"
#define USE_ENCPP

#define ISP_REG_TBL_LENGTH 33
#define ISP_REG1_TBL_LENGTH 17
#define ISP_WDR_TBL_SIZE 24
#define ISP_CEM_TBL0_SIZE 0x0cc0
#define ISP_CEM_TBL1_SIZE 0x0a40
#define ISP_CEM_MEM_SIZE (ISP_CEM_TBL0_SIZE + ISP_CEM_TBL1_SIZE)

#define ISP_WDR_SPLIT_CFG_MAX 21
#define ISP_WDR_COMM_CFG_MAX 13
#define ISP_SHARP_MAX 45
#define ENCPP_SHARP_MAX 38
#define ENCODER_DENOISE_MAX 11
#define ISP_DENOISE_MAX 27
#define ISP_BLC_MAX 4
#define ISP_DPC_MAX 8
#define ISP_PLTM_DYNAMIC_MAX 12
#define ISP_CEM_MAX 5
#define ISP_TDF_MAX 35
#define ISP_EXP_CFG_MAX 19
#define ISP_GTM_HEQ_MAX 9
#define ISP_LCA_MAX 11
#define ISP_WDR_CFG_MAX 28
#define ISP_CFA_MAX 3
#if IS_ENABLED(CONFIG_ARCH_SUN300IW1)
#define ISP_AWB_MAX 2
#endif
#define ISP_RAW_CH_MAX 4
#define GTM_LUM_IDX_NUM 9
#define GTM_VAR_IDX_NUM 9

#define ISP_LSC_TEMP_NUM 6
#define ISP_MSC_TEMP_NUM 6
#define ISP_LSC_TBL_LENGTH (3*256)
#define ISP_MSC_TBL_LENGTH (3*484)
#define ISP_MSC_TBL_LUT_SIZE 11
#define ISP_GAMMA_TRIGGER_POINTS 5
#define ISP_GAMMA_TBL_LENGTH (3*1024)
#define ISP_CCM_TEMP_NUM 3
#define ISP_GCA_MAX 9
#define ISP_PLTM_MAX 45
#define ISP_SHARP_COMM_MAX 10
#define ISP_DENOISE_COMM_MAX 33
#define ISP_TDF_COMM_MAX 45
#define ENCPP_SHARP_COMM_MAX 10
#if IS_ENABLED(CONFIG_ARCH_SUN300IW1)
#define TEMP_COMP_MAX 14
#else
#define TEMP_COMP_MAX 12
#endif

#define ISP_MSC_TBL_SIZE 484
#define ISP_AE_ROW 18
#define ISP_AE_COL 24

#define ISP_HIST_NUM 256

#define ISP_AWB_ROW	24
#define ISP_AWB_COL	32

#define ISP_D3D_K_ROW 24
#define ISP_D3D_K_COL 32

#define PLTM_MAX_STAGE 4
struct isp_rgb2rgb_gain_offset {
	HW_S16 matrix[3][3];
	HW_S16 offset[3];
};

struct encpp_static_sharp_config {
	unsigned char ss_shp_ratio;
	unsigned char ls_shp_ratio;
	unsigned short ss_dir_ratio;
	unsigned short ls_dir_ratio;
	unsigned short ss_crc_stren;
	unsigned char ss_crc_min;
	unsigned short wht_sat_ratio;
	unsigned short blk_sat_ratio;
	unsigned char wht_slp_bt;
	unsigned char blk_slp_bt;

	unsigned short sharp_ss_value[ISP_REG_TBL_LENGTH];
	unsigned short sharp_ls_value[ISP_REG_TBL_LENGTH];
	unsigned short sharp_hsv[46];
};

struct encpp_dynamic_sharp_config {
	unsigned short ss_ns_lw;
	unsigned short ss_ns_hi;
	unsigned short ls_ns_lw;
	unsigned short ls_ns_hi;
	unsigned char ss_lw_cor;
	unsigned char ss_hi_cor;
	unsigned char ls_lw_cor;
	unsigned char ls_hi_cor;
	unsigned short ss_blk_stren;
	unsigned short ss_wht_stren;
	unsigned short ls_blk_stren;
	unsigned short ls_wht_stren;
	unsigned char ss_avg_smth;
	unsigned char ss_dir_smth;
	unsigned char dir_smth[4];
	unsigned char hfr_smth_ratio;
	unsigned short hfr_hf_wht_stren;
	unsigned short hfr_hf_blk_stren;
	unsigned short hfr_mf_wht_stren;
	unsigned short hfr_mf_blk_stren;
	unsigned char hfr_hf_cor_ratio;
	unsigned char hfr_mf_cor_ratio;
	unsigned short hfr_hf_mix_ratio;
	unsigned short hfr_mf_mix_ratio;
	unsigned char hfr_hf_mix_min_ratio;
	unsigned char hfr_mf_mix_min_ratio;
	unsigned short hfr_hf_wht_clp;
	unsigned short hfr_hf_blk_clp;
	unsigned short hfr_mf_wht_clp;
	unsigned short hfr_mf_blk_clp;
	unsigned short wht_clp_para;
	unsigned short blk_clp_para;
	unsigned char wht_clp_slp;
	unsigned char blk_clp_slp;
	unsigned char max_clp_ratio;

	unsigned short sharp_edge_lum[ISP_REG_TBL_LENGTH];
};

struct encoder_3dnr_config {
	unsigned char enable_3d_fliter;
	unsigned char adjust_pix_level_enable; // adjustment of coef pix level enable
	unsigned char smooth_filter_enable;    //* 3x3 smooth filter enable
	unsigned char max_pix_diff_th;         //* range[0~31]: maximum threshold of pixel difference
	unsigned char max_mad_th;              //* range[0~63]: maximum threshold of mad
	unsigned char max_mv_th;               //* range[0~63]: maximum threshold of motion vector
	unsigned char min_coef;                //* range[0~16]: minimum weight of 3d filter
	unsigned char max_coef;                //* range[0~16]: maximum weight of 3d filter,
};

struct encoder_2dnr_config {
	unsigned char enable_2d_fliter;
	unsigned char filter_strength_uv; //* range[0~255], 0 means close 2d filter, advice: 32
	unsigned char filter_strength_y;  //* range[0~255], 0 means close 2d filter, advice: 32
	unsigned char filter_th_uv;       //* range[0~15], advice: 2
	unsigned char filter_th_y;        //* range[0~15], advice: 2
};

struct isp_encpp_cfg_attr_data {
	signed char encpp_en;
	struct encpp_static_sharp_config encpp_static_sharp_cfg;
	struct encpp_dynamic_sharp_config encpp_dynamic_sharp_cfg;
	struct encoder_3dnr_config encoder_3dnr_cfg;
	struct encoder_2dnr_config encoder_2dnr_cfg;
};

#define RPMEG_BUF_LEN 124
#define LIBS_VER_STR_LEN 48
#define ISP_CFG_VER_STR_LEN 48
struct melis_isp_info_node {
	unsigned int exp_val;
	unsigned int exp_time;
	unsigned int gain_val;
	unsigned int total_gain_val;
	unsigned int lum_idx;
	unsigned short awb_color_temp;
	unsigned short awb_rgain;
	unsigned short awb_bgain;
	int contrast_level;
	int brightness_level;
	int sharpness_level;
	int saturation_level;
	int tdf_level;
	int denoise_level;
	int pltmwdr_level;
	int pltmwdr_next_stren;
	unsigned char libs_version[LIBS_VER_STR_LEN];
	char isp_cfg_version[ISP_CFG_VER_STR_LEN];
	unsigned char update_flag;
};

enum melis_isp_info_type {
	EXP_VAL = 0,
	EXP_TIME = 1,
	GAIN_VAL,
	TOTAL_GAIN_VAL,
	LUM_IDX,
	COLOR_TEMP,
	AWB_RGAIN,
	AWB_BGAIN,
	CONTRAST_LEVEL,
	BRIGHTNESS_LEVEL,
	SHARPNESS_LEVEL,
	SATURATION_LEVEL,
	TDNF_LEVEL,
	DENOISE_LEVEL,
	PLTM_LEVEL,
	PLTM_NEXT_STREN,

	LIBS_VER_STR,
	ISP_CFG_VER_STR = ((LIBS_VER_STR_LEN >> 2) + LIBS_VER_STR),
	MELIS_ISP_INFO_MAX = (ISP_CFG_VER_STR + (ISP_CFG_VER_STR_LEN >> 2)),
};

//typedef enum {
//	/*isp_ctrl*/
//	ISP_CTRL_MODULE_EN = 0,
//	ISP_CTRL_DIGITAL_GAIN,
//	ISP_CTRL_PLTMWDR_STR,
//	ISP_CTRL_DN_STR,
//	ISP_CTRL_3DN_STR,
//	ISP_CTRL_HIGH_LIGHT,
//	ISP_CTRL_BACK_LIGHT,
//	ISP_CTRL_WB_MGAIN,
//	ISP_CTRL_AGAIN_DGAIN,
//	ISP_CTRL_COLOR_EFFECT,
//	ISP_CTRL_AE_ROI,
//	ISP_CTRL_AF_METERING,
//	ISP_CTRL_COLOR_TEMP,
//	ISP_CTRL_EV_IDX,
//	ISP_CTRL_MAX_EV_IDX,
//	ISP_CTRL_PLTM_HARDWARE_STR,
//	ISP_CTRL_ISO_LUM_IDX,
//	ISP_CTRL_COLOR_SPACE,
//	ISP_CTRL_VENC2ISP_PARAM,
//	ISP_CTRL_NPU_NR_PARAM,
//	ISP_CTRL_TOTAL_GAIN,
//	ISP_CTRL_AE_EV_LV,
//	ISP_CTRL_AE_EV_LV_ADJ,
//	ISP_CTRL_AE_WEIGHT_LUM,
//	ISP_CTRL_AE_LOCK,
//	ISP_CTRL_AE_FACE_CFG,
//	ISP_CTRL_MIPI_SWITCH,
//	ISP_CTRL_AE_TABLE,
//	ISP_CTRL_AE_STATS,
//	ISP_CTRL_IR_STATUS,
//	ISP_CTRL_IR_AWB_GAIN,
//	ISP_CTRL_READ_BIN_PARAM,
//	ISP_CTRL_AE_ROI_TARGET,
//} hw_isp_ctrl_cfg_ids;

//struct ae_table {
//	unsigned int min_exp;
//	unsigned int max_exp;
//	unsigned int min_gain;
//	unsigned int max_gain;
//	unsigned int min_iris;
//	unsigned int max_iris;
//};

//struct ae_table_info {
//	struct ae_table ae_tbl[10];
//	int length;
//	int ev_step;
//	int shutter_shift;
//};

//typedef enum {
//	/*tunning_ctrl*/
//	ISP_CTRL_GET_SENSOR_CFG = 0,
//	ISP_CTRL_RPBUF_INIT,
//	ISP_CTRL_RPBUF_RELEASE,
//	ISP_CTRL_GET_ISP_PARAM,
//	ISP_CTRL_SET_ISP_PARAM,
//	ISP_CTRL_GET_LOG,
//	ISP_CTRL_GET_3A_STAT,
//} hw_tunning_ctrl_ids;

struct isp_ae_log_cfg {
	HW_S32 ae_frame_id;
	HW_U32 ev_sensor_exp_line;
	HW_U32 ev_exposure_time;
	HW_U32 ev_analog_gain;
	HW_U32 ev_digital_gain;
	HW_U32 ev_total_gain;
	HW_U32 ev_idx;
	HW_U32 ev_idx_max;
	HW_U32 ev_lv;
	HW_U32 ev_lv_adj;
	HW_S32 ae_target;
	HW_S32 ae_avg_lum;
	HW_S32 ae_weight_lum;
	HW_S32 ae_delta_exp_idx;
	HW_U32 ev_sensor_exp_line_short;
	HW_U32 ev_exposure_time_short;
	HW_U32 ev_analog_gain_short;
	HW_U32 ev_digital_gain_short;
	HW_U32 ratio_lm;
	HW_U16 ae_mode;
};

struct isp_awb_log_cfg {
	HW_S32 awb_frame_id;
	HW_U16 r_gain;
	HW_U16 gr_gain;
	HW_U16 gb_gain;
	HW_U16 b_gain;
	HW_S32 color_temp_output;
	HW_S32 color_temp_target;
	HW_U16 LightWinNum[10];
	HW_U16 LightTempMean[10];
};

struct isp_af_log_cfg {
	HW_S32 af_frame_id;
	HW_U32 last_code_output;
	HW_U32 real_code_output;
	HW_U32 std_code_output;
};

struct isp_iso_log_cfg {
	HW_U32 gain_idx;
	HW_U32 lum_idx;
	HW_S16 temp_enable;
	HW_S16 temperature;
	HW_S16 temperature_param[TEMP_COMP_MAX];
};

struct isp_pltm_log_cfg {
	HW_U16 pltm_auto_stren;
	HW_U16 pltm_sharp_ss_compensation;
	HW_U16 pltm_sharp_ls_compensation;
	HW_U16 pltm_d2d_compensation;
	HW_U16 pltm_d3d_compensation;
	HW_U16 pltm_dark_block_num;
	HW_S32 cur_pic_lum;
	HW_S32 tar_pic_lum;
};

struct isp_log_cfg {
	struct isp_ae_log_cfg ae_log;
	struct isp_awb_log_cfg awb_log;
	struct isp_af_log_cfg af_log;
	struct isp_iso_log_cfg iso_log;
	struct isp_pltm_log_cfg pltm_log;
};

struct isp_ae_stats_s {
	HW_U32 win_pix_n;
	HW_U32 avg[ISP_AE_ROW*ISP_AE_COL];
	HW_U32 hist[ISP_HIST_NUM];
	HW_U32 hist1[ISP_HIST_NUM];
};

struct isp_awb_stats_s {
	HW_U32 awb_avg_r[ISP_AWB_ROW][ISP_AWB_COL];	/*range 0~2048*/
	HW_U32 awb_avg_g[ISP_AWB_ROW][ISP_AWB_COL];
	HW_U32 awb_avg_b[ISP_AWB_ROW][ISP_AWB_COL];
	HW_U32 avg[ISP_AWB_ROW][ISP_AWB_COL];
};

struct isp_d3d_k_stats_s {
	HW_U8 k_stat[ISP_D3D_K_ROW][ISP_D3D_K_COL];
	HW_U8 k_start_avg;
};

//struct tunning_sensor_cfg {
//	unsigned char isp_id;
//	unsigned short sensor_width;
//	unsigned short sensor_height;
//	unsigned short act_fps;
//	unsigned char wdr;
//};

struct tunning_special_ctrl {
	unsigned char ir;
	unsigned char colorspace;
};

//struct tunning_ctl_data {
//	unsigned short cfg_id;
//	char path[100];
//	struct tunning_sensor_cfg sensor_cfg;
//};

enum set_bin_step {
	SET_BIN_TEST_3A_TUNING = 0,
	SET_BIN_ISO_TRIGER = 1,
	SET_BIN_ISO_OTHER = 2,
	SET_BIN_TUNING_UPDATE = 3,
};

#endif
