Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 08:31:30 2024
| Host         : Tharsan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     11          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   50          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: OneSecClock/CLK_1_sec_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_onehot_stare_cur_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_onehot_stare_cur_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_onehot_stare_cur_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.850        0.000                      0                  550        0.068        0.000                      0                  550        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.850        0.000                      0                  542        0.068        0.000                      0                  542        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.928        0.000                      0                    8        0.869        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.959ns (36.218%)  route 3.450ns (63.782%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.733    10.737    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.602    15.025    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.678    14.586    motor_controller_inst/module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.959ns (36.218%)  route 3.450ns (63.782%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.733    10.737    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.602    15.025    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.678    14.586    motor_controller_inst/module1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.959ns (36.218%)  route 3.450ns (63.782%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.733    10.737    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.602    15.025    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.678    14.586    motor_controller_inst/module1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.959ns (36.218%)  route 3.450ns (63.782%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.733    10.737    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.602    15.025    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  motor_controller_inst/module1/counter_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.678    14.586    motor_controller_inst/module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.959ns (36.549%)  route 3.401ns (63.451%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.684    10.688    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.603    15.026    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.678    14.587    motor_controller_inst/module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.959ns (36.549%)  route 3.401ns (63.451%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.684    10.688    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.603    15.026    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.678    14.587    motor_controller_inst/module1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.959ns (36.549%)  route 3.401ns (63.451%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.684    10.688    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.603    15.026    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.678    14.587    motor_controller_inst/module1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.959ns (36.549%)  route 3.401ns (63.451%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.684    10.688    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.603    15.026    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  motor_controller_inst/module1/counter_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.678    14.587    motor_controller_inst/module1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.959ns (36.561%)  route 3.399ns (63.439%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.682    10.686    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y92          FDRE                                         r  motor_controller_inst/module1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.604    15.027    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  motor_controller_inst/module1/counter_reg[16]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.678    14.588    motor_controller_inst/module1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_controller_inst/module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.959ns (36.561%)  route 3.399ns (63.439%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.725     5.328    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]/Q
                         net (fo=8, routed)           0.841     6.686    motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[3]_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  motor_controller_inst/UART_RX_NEW_inst/dir_i_3/O
                         net (fo=3, routed)           0.556     7.366    motor_controller_inst/UART_RX_NEW_inst/dir_i_3_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11/O
                         net (fo=1, routed)           0.402     7.892    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_11_n_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_5/O
                         net (fo=6, routed)           0.633     8.650    motor_controller_inst/UART_RX_NEW_inst/drive_speed1
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8/O
                         net (fo=1, routed)           0.285     9.059    motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_8_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.183 r  motor_controller_inst/UART_RX_NEW_inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.183    motor_controller_inst/module1/S[1]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.733 r  motor_controller_inst/module1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    motor_controller_inst/module1/counter0_carry__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.004 r  motor_controller_inst/module1/counter0_carry__1/CO[0]
                         net (fo=27, routed)          0.682    10.686    motor_controller_inst/module1/counter0_carry__1_n_3
    SLICE_X0Y92          FDRE                                         r  motor_controller_inst/module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.604    15.027    motor_controller_inst/module1/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  motor_controller_inst/module1/counter_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.678    14.588    motor_controller_inst/module1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  3.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.778%)  route 0.276ns (66.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.517    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[1]/Q
                         net (fo=8, routed)           0.276     1.935    Inst_TempSensorCtl/Inst_TWICtl/dSda
    SLICE_X3Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.878     2.043    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.070     1.867    Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/TemperatureReg.temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.802%)  route 0.307ns (65.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.576     1.495    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=7, routed)           0.307     1.967    Inst_TempSensorCtl/twiDo[0]
    SLICE_X11Y101        FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.841     2.006    Inst_TempSensorCtl/clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.070     1.830    Inst_TempSensorCtl/TemperatureReg.temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.880    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[0]_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.585%)  route 0.306ns (59.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.576     1.495    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=7, routed)           0.306     1.965    Inst_TempSensorCtl/Inst_TWICtl/Q[0]
    SLICE_X9Y101         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    Inst_TempSensorCtl/Inst_TWICtl/p_1_in[1]
    SLICE_X9Y101         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.841     2.006    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.092     1.852    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.593     1.512    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  unitate_cc/FSM_onehot_stare_cur_reg[1]/Q
                         net (fo=2, routed)           0.110     1.763    unitate_cc/FSM_onehot_stare_cur_reg_n_0_[1]
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y117         FDCE (Hold_fdce_C_D)         0.075     1.600    unitate_cc/FSM_onehot_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  unitate_cc/FSM_onehot_stare_cur_reg[3]/Q
                         net (fo=3, routed)           0.110     1.763    b1_tx/Q[1]
    SLICE_X2Y117         LUT3 (Prop_lut3_I0_O)        0.045     1.808 r  b1_tx/FSM_onehot_stare_cur[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    unitate_cc/D[1]
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[4]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.120     1.644    unitate_cc/FSM_onehot_stare_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.835    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.880    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[0]_i_4_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.995 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.995    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_5
    SLICE_X1Y100         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDSE (Hold_fdse_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 btn_u/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.596     1.515    btn_u/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  btn_u/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  btn_u/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.768    btn_u/Q1_reg_n_0
    SLICE_X1Y112         FDRE                                         r  btn_u/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.867     2.032    btn_u/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  btn_u/Q2_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.070     1.599    btn_u/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.146%)  route 0.135ns (48.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.570     1.489    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/Q
                         net (fo=5, routed)           0.135     1.765    Inst_TempSensorCtl/dataByte[1]
    SLICE_X11Y101        FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.841     2.006    Inst_TempSensorCtl/clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.066     1.592    Inst_TempSensorCtl/TemperatureReg.temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.517    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y104         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=8, routed)           0.097     1.756    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X1Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[5]
    SLICE_X1Y104         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.871     2.036    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y104         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y104         FDSE (Hold_fdse_C_D)         0.092     1.622    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    vibrationCountInternal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    vibrationCountInternal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    vibrationCountInternal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    vibrationCountInternal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    vibrationCountInternal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    vibrationCountInternal_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    vibrationCountInternal_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118    vibrationCountInternal_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    vibrationCountInternal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    vibrationCountInternal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    vibrationCountInternal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    vibrationCountInternal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    vibrationCountInternal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    vibrationCountInternal_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y117    vibrationCountInternal_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.580ns (22.437%)  route 2.005ns (77.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.993     7.895    unitate_cc/AR[0]
    SLICE_X3Y116         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582    15.004    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[1]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X3Y116         FDCE (Recov_fdce_C_CLR)     -0.405    14.823    unitate_cc/FSM_onehot_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.580ns (22.437%)  route 2.005ns (77.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.993     7.895    unitate_cc/AR[0]
    SLICE_X3Y116         FDPE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582    15.004    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDPE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X3Y116         FDPE (Recov_fdpe_C_PRE)     -0.359    14.869    unitate_cc/FSM_onehot_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.822    unitate_cc/FSM_onehot_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.822    unitate_cc/FSM_onehot_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[7]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X3Y117         FDCE (Recov_fdce_C_CLR)     -0.405    14.822    unitate_cc/FSM_onehot_stare_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[6]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X2Y117         FDCE (Recov_fdce_C_CLR)     -0.361    14.866    unitate_cc/FSM_onehot_stare_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[4]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X2Y117         FDCE (Recov_fdce_C_CLR)     -0.319    14.908    unitate_cc/FSM_onehot_stare_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.580ns (23.794%)  route 1.858ns (76.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.708     5.310    btn_c/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  btn_c/Q3_reg/Q
                         net (fo=5, routed)           1.012     6.779    btn_c/Q3
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.124     6.903 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.845     7.748    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581    15.003    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[5]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X2Y117         FDCE (Recov_fdce_C_CLR)     -0.319    14.908    unitate_cc/FSM_onehot_stare_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[4]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.458    unitate_cc/FSM_onehot_stare_cur_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[5]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.458    unitate_cc/FSM_onehot_stare_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X2Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[6]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     1.458    unitate_cc/FSM_onehot_stare_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y117         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    unitate_cc/FSM_onehot_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y117         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    unitate_cc/FSM_onehot_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.946%)  route 0.625ns (77.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.337     2.327    unitate_cc/AR[0]
    SLICE_X3Y117         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.863     2.028    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[7]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y117         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    unitate_cc/FSM_onehot_stare_cur_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.503%)  route 0.679ns (78.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.392     2.381    unitate_cc/AR[0]
    SLICE_X3Y116         FDCE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.864     2.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    unitate_cc/FSM_onehot_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.503%)  route 0.679ns (78.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.597     1.516    btn_c/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  btn_c/Q2_reg/Q
                         net (fo=6, routed)           0.287     1.945    btn_c/Q2
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.990 f  btn_c/FSM_onehot_stare_cur[7]_i_2/O
                         net (fo=8, routed)           0.392     2.381    unitate_cc/AR[0]
    SLICE_X3Y116         FDPE                                         f  unitate_cc/FSM_onehot_stare_cur_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.864     2.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDPE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y116         FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    unitate_cc/FSM_onehot_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.950    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            blue_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 5.028ns (46.447%)  route 5.797ns (53.553%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           5.797     7.258    blue_led_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    10.825 r  blue_led_OBUF_inst/O
                         net (fo=0)                   0.000    10.825    blue_led
    R12                                                               r  blue_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            motor_relay
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 5.139ns (56.972%)  route 3.881ns (43.028%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.958     3.446    btn_IBUF[2]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     3.570 r  motor_relay_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     5.493    motor_relay_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527     9.020 r  motor_relay_OBUF_inst/O
                         net (fo=0)                   0.000     9.020    motor_relay
    H14                                                               r  motor_relay (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TempBroadcast/prevTemp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TempBroadcast/Broadcast_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.223ns  (logic 1.415ns (63.648%)  route 0.808ns (36.352%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE                         0.000     0.000 r  TempBroadcast/prevTemp_reg[4]/C
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TempBroadcast/prevTemp_reg[4]/Q
                         net (fo=1, routed)           0.808     1.326    TempBroadcast/prevTemp[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.124     1.450 r  TempBroadcast/Broadcast0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.450    TempBroadcast/Broadcast0_carry_i_3_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.000 r  TempBroadcast/Broadcast0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.000    TempBroadcast/p_0_in
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.223 r  TempBroadcast/Broadcast0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.223    TempBroadcast/Broadcast0_carry__0_n_7
    SLICE_X9Y112         FDRE                                         r  TempBroadcast/Broadcast_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TempBroadcast/prevTemp_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TempBroadcast/Broadcast_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.378ns (82.155%)  route 0.082ns (17.845%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE                         0.000     0.000 r  TempBroadcast/prevTemp_reg[8]/C
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TempBroadcast/prevTemp_reg[8]/Q
                         net (fo=1, routed)           0.082     0.246    TempBroadcast/prevTemp[8]
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.291 r  TempBroadcast/Broadcast0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.291    TempBroadcast/Broadcast0_carry_i_2_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.406 r  TempBroadcast/Broadcast0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    TempBroadcast/p_0_in
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.460 r  TempBroadcast/Broadcast0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.460    TempBroadcast/Broadcast0_carry__0_n_7
    SLICE_X9Y112         FDRE                                         r  TempBroadcast/Broadcast_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            motor_relay
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.529ns (55.996%)  route 1.201ns (44.004%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.763     1.019    btn_IBUF[2]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  motor_relay_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.438     1.502    motor_relay_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.228     2.730 r  motor_relay_OBUF_inst/O
                         net (fo=0)                   0.000     2.730    motor_relay
    H14                                                               r  motor_relay (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            blue_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.497ns (40.038%)  route 2.241ns (59.962%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           2.241     2.470    blue_led_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.738 r  blue_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    blue_led
    R12                                                               r  blue_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.825ns  (logic 19.573ns (39.285%)  route 30.251ns (60.715%))
  Logic Levels:           43  (CARRY4=19 LUT2=2 LUT3=8 LUT4=3 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.116    41.597    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124    41.721 r  DecimalConverter/cat_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           0.989    42.711    DecimalConverter/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    42.835 r  DecimalConverter/cat_OBUF[6]_inst_i_25/O
                         net (fo=3, routed)           1.018    43.852    DecimalConverter/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    43.976 r  DecimalConverter/cat_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.064    45.041    DecimalConverter/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124    45.165 r  DecimalConverter/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.096    46.261    DecimalConverter/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.124    46.385 r  DecimalConverter/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.320    47.704    afisor/cat[2][0]
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.152    47.856 r  afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.535    51.391    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    55.148 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    55.148    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.276ns  (logic 19.365ns (39.299%)  route 29.911ns (60.701%))
  Logic Levels:           43  (CARRY4=19 LUT2=2 LUT3=8 LUT4=3 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.116    41.597    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124    41.721 r  DecimalConverter/cat_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           0.989    42.711    DecimalConverter/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    42.835 r  DecimalConverter/cat_OBUF[6]_inst_i_25/O
                         net (fo=3, routed)           1.018    43.852    DecimalConverter/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    43.976 r  DecimalConverter/cat_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.064    45.041    DecimalConverter/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124    45.165 r  DecimalConverter/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.096    46.261    DecimalConverter/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.124    46.385 r  DecimalConverter/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.320    47.704    afisor/cat[2][0]
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.124    47.828 r  afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.194    51.023    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    54.600 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    54.600    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.060ns  (logic 20.007ns (40.780%)  route 29.053ns (59.220%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=9 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.482    40.963    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.118    41.081 r  DecimalConverter/cat_OBUF[6]_inst_i_29/O
                         net (fo=5, routed)           1.115    42.196    DecimalConverter/sute0__228[5]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.348    42.544 r  DecimalConverter/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.051    43.595    DecimalConverter/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.328    43.923 r  DecimalConverter/cat_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           1.121    45.044    DecimalConverter/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I2_O)        0.124    45.168 r  DecimalConverter/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.422    45.591    afisor/cat_OBUF[2]_inst_i_1_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    45.715 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.615    47.330    afisor/sel0[2]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.152    47.482 r  afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.133    50.615    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    54.384 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    54.384    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.234ns  (logic 19.744ns (40.933%)  route 28.491ns (59.067%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=9 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.482    40.963    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.118    41.081 r  DecimalConverter/cat_OBUF[6]_inst_i_29/O
                         net (fo=5, routed)           1.115    42.196    DecimalConverter/sute0__228[5]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.348    42.544 r  DecimalConverter/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.051    43.595    DecimalConverter/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.328    43.923 r  DecimalConverter/cat_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           1.121    45.044    DecimalConverter/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I2_O)        0.124    45.168 r  DecimalConverter/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.422    45.591    afisor/cat_OBUF[2]_inst_i_1_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    45.715 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.615    47.330    afisor/sel0[2]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124    47.454 r  afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.571    50.025    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    53.558 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    53.558    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.128ns  (logic 19.325ns (40.154%)  route 28.802ns (59.846%))
  Logic Levels:           43  (CARRY4=19 LUT2=2 LUT3=8 LUT4=3 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           1.116    41.597    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.124    41.721 r  DecimalConverter/cat_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           0.989    42.711    DecimalConverter/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    42.835 r  DecimalConverter/cat_OBUF[6]_inst_i_25/O
                         net (fo=3, routed)           1.018    43.852    DecimalConverter/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.124    43.976 r  DecimalConverter/cat_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.064    45.041    DecimalConverter/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124    45.165 r  DecimalConverter/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.096    46.261    DecimalConverter/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.124    46.385 r  DecimalConverter/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.335    47.719    afisor/cat[2][0]
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.124    47.843 r  afisor/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.071    49.914    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    53.451 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    53.451    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.282ns  (logic 19.996ns (42.292%)  route 27.286ns (57.708%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=9 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.482    40.963    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.118    41.081 r  DecimalConverter/cat_OBUF[6]_inst_i_29/O
                         net (fo=5, routed)           1.115    42.196    DecimalConverter/sute0__228[5]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.348    42.544 r  DecimalConverter/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.051    43.595    DecimalConverter/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.328    43.923 r  DecimalConverter/cat_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           1.121    45.044    DecimalConverter/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I2_O)        0.124    45.168 r  DecimalConverter/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.422    45.591    afisor/cat_OBUF[2]_inst_i_1_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    45.715 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.111    46.826    afisor/sel0[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.152    46.978 r  afisor/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869    48.847    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    52.606 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    52.606    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.038ns  (logic 19.703ns (41.888%)  route 27.334ns (58.112%))
  Logic Levels:           43  (CARRY4=19 LUT2=3 LUT3=9 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          1.976    29.432    DecimalConverter/realValue[8]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124    29.556 r  DecimalConverter/sute0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    29.556    DecimalConverter/sute0_carry__1_i_6_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.136 r  DecimalConverter/sute0_carry__1/O[2]
                         net (fo=3, routed)           1.054    31.190    DecimalConverter/sute0_carry__1_n_5
    SLICE_X9Y114         LUT3 (Prop_lut3_I2_O)        0.302    31.492 r  DecimalConverter/sute0__34_carry__1_i_11/O
                         net (fo=3, routed)           0.676    32.168    DecimalConverter/sute0__34_carry__1_i_11_n_0
    SLICE_X9Y114         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  DecimalConverter/sute0__34_carry__1_i_3/O
                         net (fo=2, routed)           0.445    32.737    DecimalConverter/sute0__34_carry__1_i_3_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I0_O)        0.124    32.861 r  DecimalConverter/sute0__34_carry__1_i_7/O
                         net (fo=1, routed)           0.000    32.861    DecimalConverter/sute0__34_carry__1_i_7_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.394 r  DecimalConverter/sute0__34_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.394    DecimalConverter/sute0__34_carry__1_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.511 r  DecimalConverter/sute0__34_carry__2/CO[3]
                         net (fo=1, routed)           0.000    33.511    DecimalConverter/sute0__34_carry__2_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.730 f  DecimalConverter/sute0__34_carry__3/O[0]
                         net (fo=17, routed)          1.085    34.815    DecimalConverter/sute0__34_carry__3_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.295    35.110 r  DecimalConverter/sute0__86_carry_i_1/O
                         net (fo=1, routed)           0.631    35.741    DecimalConverter/sute0__86_carry_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.126 r  DecimalConverter/sute0__86_carry/CO[3]
                         net (fo=1, routed)           0.000    36.126    DecimalConverter/sute0__86_carry_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.460 r  DecimalConverter/sute0__86_carry__0/O[1]
                         net (fo=3, routed)           0.994    37.454    DecimalConverter/sute0__86_carry__0_n_6
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.303    37.757 r  DecimalConverter/sute0__116_carry__0_i_5/O
                         net (fo=1, routed)           0.000    37.757    DecimalConverter/sute0__116_carry__0_i_5_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.133 r  DecimalConverter/sute0__116_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.133    DecimalConverter/sute0__116_carry__0_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.250 r  DecimalConverter/sute0__116_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.250    DecimalConverter/sute0__116_carry__1_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.504 r  DecimalConverter/sute0__116_carry__2/CO[0]
                         net (fo=5, routed)           1.072    39.576    DecimalConverter/sute0__116_carry__2_n_3
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.367    39.943 r  DecimalConverter/cat_OBUF[6]_inst_i_11/O
                         net (fo=6, routed)           0.415    40.358    DecimalConverter/sute0__86_carry__1_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    40.482 r  DecimalConverter/cat_OBUF[6]_inst_i_33/O
                         net (fo=4, routed)           0.482    40.963    DecimalConverter/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.118    41.081 r  DecimalConverter/cat_OBUF[6]_inst_i_29/O
                         net (fo=5, routed)           1.115    42.196    DecimalConverter/sute0__228[5]
    SLICE_X8Y118         LUT3 (Prop_lut3_I0_O)        0.348    42.544 r  DecimalConverter/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.051    43.595    DecimalConverter/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.328    43.923 r  DecimalConverter/cat_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           1.121    45.044    DecimalConverter/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X7Y115         LUT5 (Prop_lut5_I2_O)        0.124    45.168 r  DecimalConverter/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.422    45.591    afisor/cat_OBUF[2]_inst_i_1_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    45.715 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.111    46.826    afisor/sel0[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.124    46.950 r  afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    48.868    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    52.361 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    52.361    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.290ns  (logic 11.012ns (38.925%)  route 17.278ns (61.075%))
  Logic Levels:           24  (CARRY4=10 LUT3=5 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          2.009    29.465    unitate_cc/realValue[8]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.124    29.589 r  unitate_cc/date_iesire_reg[3]_i_7/O
                         net (fo=5, routed)           0.646    30.235    unitate_cc/date_iesire_reg[3]_i_7_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  unitate_cc/date_iesire_reg[4]_i_5/O
                         net (fo=6, routed)           0.557    30.916    unitate_cc/date_iesire_reg[4]_i_5_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124    31.040 r  unitate_cc/date_iesire_reg[3]_i_4/O
                         net (fo=4, routed)           1.122    32.163    unitate_cc/date_iesire_reg[4]_i_5_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.124    32.287 r  unitate_cc/date_iesire_reg[4]_i_3/O
                         net (fo=2, routed)           0.691    32.978    unitate_cc/date_iesire_reg[4]_i_3_n_0
    SLICE_X2Y115         LUT5 (Prop_lut5_I2_O)        0.150    33.128 r  unitate_cc/date_iesire_reg[4]_i_1/O
                         net (fo=1, routed)           0.486    33.614    unitate_cc/date_iesire_reg[4]_i_1_n_0
    SLICE_X4Y116         LDCE                                         r  unitate_cc/date_iesire_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.147ns  (logic 10.986ns (39.031%)  route 17.161ns (60.969%))
  Logic Levels:           24  (CARRY4=10 LUT3=5 LUT4=3 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          2.009    29.465    unitate_cc/realValue[8]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.124    29.589 r  unitate_cc/date_iesire_reg[3]_i_7/O
                         net (fo=5, routed)           0.646    30.235    unitate_cc/date_iesire_reg[3]_i_7_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  unitate_cc/date_iesire_reg[4]_i_5/O
                         net (fo=6, routed)           0.557    30.916    unitate_cc/date_iesire_reg[4]_i_5_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.124    31.040 r  unitate_cc/date_iesire_reg[3]_i_4/O
                         net (fo=4, routed)           1.122    32.163    unitate_cc/date_iesire_reg[4]_i_5_0
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.124    32.287 r  unitate_cc/date_iesire_reg[4]_i_3/O
                         net (fo=2, routed)           0.681    32.968    unitate_cc/date_iesire_reg[4]_i_3_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I5_O)        0.124    33.092 r  unitate_cc/date_iesire_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    33.471    unitate_cc/date_iesire_reg[0]_i_1_n_0
    SLICE_X2Y115         LDCE                                         r  unitate_cc/date_iesire_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.450ns  (logic 10.862ns (39.570%)  route 16.588ns (60.430%))
  Logic Levels:           23  (CARRY4=10 LUT3=5 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.722     5.324    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.333 r  realValue0/P[6]
                         net (fo=19, routed)          1.797    11.129    DecimalConverter/P[6]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    11.253 r  DecimalConverter/prevTemp[4]_i_70/O
                         net (fo=1, routed)           0.651    11.905    DecimalConverter/prevTemp[4]_i_70_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.455 r  DecimalConverter/prevTemp_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    12.455    DecimalConverter/prevTemp_reg[4]_i_50_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.778 r  DecimalConverter/prevTemp_reg[4]_i_32/O[1]
                         net (fo=3, routed)           1.012    13.790    DecimalConverter/prevTemp_reg[4]_i_32_n_6
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.334    14.124 r  DecimalConverter/prevTemp[4]_i_24/O
                         net (fo=1, routed)           0.651    14.774    DecimalConverter/prevTemp[4]_i_24_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.367 r  DecimalConverter/prevTemp_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.367    DecimalConverter/prevTemp_reg[4]_i_13_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.481 r  DecimalConverter/prevTemp_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.481    DecimalConverter/prevTemp_reg[4]_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.720 f  DecimalConverter/prevTemp_reg[4]_i_2/O[2]
                         net (fo=16, routed)          1.329    17.049    DecimalConverter/prevTemp_reg[4]_i_2_n_5
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.302    17.351 r  DecimalConverter/prevTemp[2]_i_90/O
                         net (fo=1, routed)           0.520    17.871    DecimalConverter/prevTemp[2]_i_90_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.397 r  DecimalConverter/prevTemp_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.397    DecimalConverter/prevTemp_reg[2]_i_64_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.731 r  DecimalConverter/prevTemp_reg[2]_i_49/O[1]
                         net (fo=2, routed)           0.536    19.268    DecimalConverter/prevTemp_reg[2]_i_49_n_6
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.332    19.600 r  DecimalConverter/prevTemp[2]_i_25/O
                         net (fo=2, routed)           0.817    20.417    DecimalConverter/prevTemp[2]_i_25_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.331    20.748 r  DecimalConverter/prevTemp[2]_i_29/O
                         net (fo=1, routed)           0.000    20.748    DecimalConverter/prevTemp[2]_i_29_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.298 r  DecimalConverter/prevTemp_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.298    DecimalConverter/prevTemp_reg[2]_i_9_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  DecimalConverter/prevTemp_reg[2]_i_3/O[1]
                         net (fo=18, routed)          0.838    22.470    DecimalConverter/prevTemp[2]_i_12_0[0]
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.303    22.773 r  DecimalConverter/prevTemp[2]_i_7/O
                         net (fo=1, routed)           0.000    22.773    DecimalConverter/prevTemp[2]_i_7_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.264 r  DecimalConverter/prevTemp_reg[2]_i_2/CO[1]
                         net (fo=17, routed)          1.583    24.847    DecimalConverter/realValue0_3[0]
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.329    25.176 r  DecimalConverter/prevTemp[4]_i_3/O
                         net (fo=3, routed)           1.054    26.230    DecimalConverter/prevTemp[4]_i_3_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  DecimalConverter/prevTemp[9]_i_3/O
                         net (fo=19, routed)          0.978    27.332    DecimalConverter/realValue0_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I2_O)        0.124    27.456 r  DecimalConverter/prevTemp[9]_i_1/O
                         net (fo=26, routed)          2.009    29.465    unitate_cc/realValue[8]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.124    29.589 r  unitate_cc/date_iesire_reg[3]_i_7/O
                         net (fo=5, routed)           0.646    30.235    unitate_cc/date_iesire_reg[3]_i_7_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I2_O)        0.124    30.359 r  unitate_cc/date_iesire_reg[4]_i_5/O
                         net (fo=6, routed)           0.830    31.189    unitate_cc/date_iesire_reg[4]_i_5_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I3_O)        0.124    31.313 r  unitate_cc/date_iesire_reg[3]_i_6/O
                         net (fo=1, routed)           0.958    32.271    unitate_cc/date_iesire_reg[3]_i_6_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I5_O)        0.124    32.395 r  unitate_cc/date_iesire_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    32.774    unitate_cc/date_iesire_reg[3]_i_1_n_0
    SLICE_X2Y115         LDCE                                         r  unitate_cc/date_iesire_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.227ns (34.858%)  route 0.424ns (65.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 r  unitate_cc/FSM_onehot_stare_cur_reg[2]/Q
                         net (fo=5, routed)           0.308     1.948    unitate_cc/Q[1]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.099     2.047 r  unitate_cc/date_iesire_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.163    unitate_cc/date_iesire_reg[3]_i_1_n_0
    SLICE_X2Y115         LDCE                                         r  unitate_cc/date_iesire_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.208ns (29.728%)  route 0.492ns (70.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  unitate_cc/FSM_onehot_stare_cur_reg[4]/Q
                         net (fo=7, routed)           0.314     1.989    unitate_cc/Q[3]
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.044     2.033 r  unitate_cc/date_iesire_reg[4]_i_1/O
                         net (fo=1, routed)           0.178     2.211    unitate_cc/date_iesire_reg[4]_i_1_n_0
    SLICE_X4Y116         LDCE                                         r  unitate_cc/date_iesire_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.246ns (34.355%)  route 0.470ns (65.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.148     1.659 r  unitate_cc/FSM_onehot_stare_cur_reg[6]/Q
                         net (fo=7, routed)           0.354     2.013    unitate_cc/Q[5]
    SLICE_X2Y115         LUT6 (Prop_lut6_I2_O)        0.098     2.111 r  unitate_cc/date_iesire_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.227    unitate_cc/date_iesire_reg[0]_i_1_n_0
    SLICE_X2Y115         LDCE                                         r  unitate_cc/date_iesire_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.272ns (31.276%)  route 0.598ns (68.724%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.128     1.639 r  unitate_cc/FSM_onehot_stare_cur_reg[2]/Q
                         net (fo=5, routed)           0.305     1.944    unitate_cc/Q[1]
    SLICE_X4Y115         LUT4 (Prop_lut4_I3_O)        0.099     2.043 r  unitate_cc/date_iesire_reg[1]_i_2/O
                         net (fo=1, routed)           0.099     2.142    unitate_cc/date_iesire_reg[1]_i_2_n_0
    SLICE_X4Y115         LUT4 (Prop_lut4_I0_O)        0.045     2.187 r  unitate_cc/date_iesire_reg[1]_i_1/O
                         net (fo=1, routed)           0.194     2.381    unitate_cc/date_iesire_reg[1]_i_1_n_0
    SLICE_X4Y115         LDCE                                         r  unitate_cc/date_iesire_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unitate_cc/FSM_onehot_stare_cur_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/date_iesire_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.356ns (31.395%)  route 0.778ns (68.605%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y117         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDCE (Prop_fdce_C_Q)         0.148     1.659 r  unitate_cc/FSM_onehot_stare_cur_reg[6]/Q
                         net (fo=7, routed)           0.263     1.922    unitate_cc/Q[5]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.096     2.018 r  unitate_cc/date_iesire_reg[2]_i_3/O
                         net (fo=3, routed)           0.346     2.364    unitate_cc/date_iesire_reg[2]_i_3_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.112     2.476 r  unitate_cc/date_iesire_reg[2]_i_1/O
                         net (fo=1, routed)           0.169     2.645    unitate_cc/date_iesire_reg[2]_i_1_n_0
    SLICE_X4Y115         LDCE                                         r  unitate_cc/date_iesire_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.377ns (75.478%)  route 0.447ns (24.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Byte_reg[1]/Q
                         net (fo=11, routed)          0.447     2.112    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.348 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.348    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_tx/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.430ns (76.759%)  route 0.433ns (23.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.591     1.510    b1_tx/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  b1_tx/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  b1_tx/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.433     2.107    TX_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.373 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     3.373    TX
    C17                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 realValue0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TempBroadcast/prevTemp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 0.719ns (38.642%)  route 1.142ns (61.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.659     1.579    clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  realValue0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.674     2.253 r  realValue0/P[22]
                         net (fo=31, routed)          1.142     3.395    DecimalConverter/P[22]
    SLICE_X8Y111         LUT6 (Prop_lut6_I3_O)        0.045     3.440 r  DecimalConverter/prevTemp[2]_i_1/O
                         net (fo=26, routed)          0.000     3.440    TempBroadcast/realValue[1]
    SLICE_X8Y111         FDRE                                         r  TempBroadcast/prevTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 0.988ns (49.494%)  route 1.008ns (50.506%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.599     1.518    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/Q
                         net (fo=3, routed)           1.008     2.691    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.515 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.515    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_controller_inst/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drive_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.357ns (68.111%)  route 0.635ns (31.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    motor_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  motor_controller_inst/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  motor_controller_inst/dir_reg/Q
                         net (fo=1, routed)           0.635     2.300    drive_dir_OBUF
    G16                  OBUF (Prop_obuf_I_O)         1.216     3.515 r  drive_dir_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    drive_dir
    G16                                                               r  drive_dir (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.585ns (24.921%)  route 4.774ns (75.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          1.010     6.358    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581     5.003    clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[12]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.585ns (24.921%)  route 4.774ns (75.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          1.010     6.358    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581     5.003    clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[13]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.585ns (24.921%)  route 4.774ns (75.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          1.010     6.358    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581     5.003    clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[14]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.585ns (24.921%)  route 4.774ns (75.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          1.010     6.358    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.581     5.003    clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  vibrationCountInternal_reg[15]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.356ns  (logic 1.585ns (24.929%)  route 4.772ns (75.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          1.008     6.356    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  vibrationCountInternal_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.579     5.001    clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  vibrationCountInternal_reg[16]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 1.585ns (25.489%)  route 4.632ns (74.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          0.869     6.216    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582     5.004    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[10]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 1.585ns (25.489%)  route 4.632ns (74.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          0.869     6.216    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582     5.004    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[11]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 1.585ns (25.489%)  route 4.632ns (74.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          0.869     6.216    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582     5.004    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[8]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 1.585ns (25.489%)  route 4.632ns (74.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          0.869     6.216    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.582     5.004    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  vibrationCountInternal_reg[9]/C

Slack:                    inf
  Source:                 vibration_sensor
                            (input port)
  Destination:            vibrationCountInternal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.075ns  (logic 1.585ns (26.085%)  route 4.490ns (73.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  vibration_sensor (IN)
                         net (fo=0)                   0.000     0.000    vibration_sensor
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  vibration_sensor_IBUF_inst/O
                         net (fo=2, routed)           3.763     5.224    blue_led_OBUF
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  vibrationCountInternal[0]_i_1/O
                         net (fo=17, routed)          0.727     6.075    vibrationCountInternal[0]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  vibrationCountInternal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.583     5.005    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  vibrationCountInternal_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 unitate_cc/date_iesire_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            b1_tx/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.232%)  route 0.118ns (42.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         LDCE                         0.000     0.000 r  unitate_cc/date_iesire_reg[2]/G
    SLICE_X4Y115         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  unitate_cc/date_iesire_reg[2]/Q
                         net (fo=1, routed)           0.118     0.276    b1_tx/r_TX_Data_reg[4]_0[2]
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.025    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[2]/C

Slack:                    inf
  Source:                 unitate_cc/date_iesire_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            b1_tx/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.821%)  route 0.172ns (52.179%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         LDCE                         0.000     0.000 r  unitate_cc/date_iesire_reg[4]/G
    SLICE_X4Y116         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  unitate_cc/date_iesire_reg[4]/Q
                         net (fo=1, routed)           0.172     0.330    b1_tx/r_TX_Data_reg[4]_0[4]
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.025    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[4]/C

Slack:                    inf
  Source:                 unitate_cc/date_iesire_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            b1_tx/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.123%)  route 0.170ns (48.877%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  unitate_cc/date_iesire_reg[0]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  unitate_cc/date_iesire_reg[0]/Q
                         net (fo=1, routed)           0.170     0.348    b1_tx/r_TX_Data_reg[4]_0[0]
    SLICE_X5Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.025    b1_tx/clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[0]/C

Slack:                    inf
  Source:                 unitate_cc/date_iesire_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            b1_tx/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.158ns (42.999%)  route 0.209ns (57.001%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         LDCE                         0.000     0.000 r  unitate_cc/date_iesire_reg[1]/G
    SLICE_X4Y115         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  unitate_cc/date_iesire_reg[1]/Q
                         net (fo=1, routed)           0.209     0.367    b1_tx/r_TX_Data_reg[4]_0[1]
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.025    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[1]/C

Slack:                    inf
  Source:                 unitate_cc/date_iesire_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            b1_tx/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.178ns (43.778%)  route 0.229ns (56.222%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         LDCE                         0.000     0.000 r  unitate_cc/date_iesire_reg[3]/G
    SLICE_X2Y115         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  unitate_cc/date_iesire_reg[3]/Q
                         net (fo=1, routed)           0.229     0.407    b1_tx/r_TX_Data_reg[4]_0[3]
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.025    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  b1_tx/r_TX_Data_reg[3]/C

Slack:                    inf
  Source:                 TempBroadcast/Broadcast_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.178%)  route 0.343ns (64.822%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE                         0.000     0.000 r  TempBroadcast/Broadcast_reg/C
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TempBroadcast/Broadcast_reg/Q
                         net (fo=2, routed)           0.343     0.484    btn_u/broadcast
    SLICE_X3Y116         LUT4 (Prop_lut4_I2_O)        0.045     0.529 r  btn_u/FSM_onehot_stare_cur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.529    unitate_cc/D[0]
    SLICE_X3Y116         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.864     2.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDCE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[1]/C

Slack:                    inf
  Source:                 TempBroadcast/Broadcast_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            unitate_cc/FSM_onehot_stare_cur_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.112%)  route 0.344ns (64.888%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE                         0.000     0.000 r  TempBroadcast/Broadcast_reg/C
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TempBroadcast/Broadcast_reg/Q
                         net (fo=2, routed)           0.344     0.485    unitate_cc/broadcast
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.045     0.530 r  unitate_cc/FSM_onehot_stare_cur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    unitate_cc/FSM_onehot_stare_cur[0]_i_1_n_0
    SLICE_X3Y116         FDPE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.864     2.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y116         FDPE                                         r  unitate_cc/FSM_onehot_stare_cur_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            motor_controller_inst/UART_RX_NEW_inst/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.268ns (41.646%)  route 0.376ns (58.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  RX_IBUF_inst/O
                         net (fo=1, routed)           0.376     0.644    motor_controller_inst/UART_RX_NEW_inst/RX_IBUF
    SLICE_X0Y102         FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.872     2.037    motor_controller_inst/UART_RX_NEW_inst/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  motor_controller_inst/UART_RX_NEW_inst/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn_u/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.428%)  route 0.580ns (69.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.580     0.833    btn_u/btn_IBUF[0]
    SLICE_X1Y111         FDRE                                         r  btn_u/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.034    btn_u/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  btn_u/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn_c/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.244ns (26.179%)  route 0.689ns (73.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     0.934    btn_c/btn_IBUF[0]
    SLICE_X1Y108         FDRE                                         r  btn_c/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.870     2.035    btn_c/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  btn_c/Q1_reg/C





