Job <84716568> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on odcbench-00003-0032.static.us01-p10.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_6_synp.tcl -log Bundle_6.log -zlog 1 
# start time is Wed May 14 18:56:30 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0014
#   step REPORT : Synthesizing module : zebu_time_capture
#   step REPORT : Synthesizing module : ic_tag_ecc_decoder
#   step REPORT : Synthesizing module : rl_ifu_icache_rf
#   step REPORT : Synthesizing module : rl_per_ibp2ahb
#   step REPORT : Synthesizing module : dwt_sys_clk_sync
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0017
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2single_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2single_0000_0000
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0001
#   step REPORT : Synthesizing module : dw_dbp
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0015
#   step REPORT : Synthesizing module : bvci_to_axi
#   step REPORT : Synthesizing module : alb_mss_fab_axi2ibp_0000
#   step REPORT : Synthesizing module : rl_dmp_load_aligner
#   step REPORT : Synthesizing module : alb_mss_mem_ibp2single_0000
#   step REPORT : Synthesizing module : rl_ecc_cnt
#   step REPORT : Synthesizing module : rl_trap
#   step REPORT : Synthesizing module : rl_mpy
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0001_0003
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2single_0000_0001
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0016
#   step REPORT : Synthesizing module : rl_dmp_lsq_fifo
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0014
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0014 is 1
#   step REPORT : [6.1691] Total net count: 1052
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 146
#   step REPORT : [6.1696] Total LUT area: 156
#   step REPORT : [6.1697] State    : 294
#   step REPORT : [6.1697]   (FF)   : 294
#   step REPORT : [6.1697] +CSA LUTs: 150
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0014' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 294 |                 306 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 300 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0014
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0014' to 'edif/alb_mss_fab_fifo_0000_0014/alb_mss_fab_fifo_0000_0014.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0014/alb_mss_fab_fifo_0000_0014.edf.gz'
#   step SERIALIZE : #bytes in: 43756, #bytes out: 9371, compression ratio: 4.669299
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0014: 0.157s 112.2M
#   step REPORT : [39.349] Optimizing module : zebu_time_capture
#   step REPORT : [39.350] Instance count of module zebu_time_capture is 1
### warning in ZFAST : (INTERNAL) no module information for net eVe_init_clk
### warning in ZFAST : (INTERNAL) no module information for net AutoFlushCount__MD_1
### warning in ZFAST : (INTERNAL) no module information for net AutoFlushCount__MD_2
### warning in ZFAST : (INTERNAL) no module information for net N_0
### warning in ZFAST : (INTERNAL) no module information for net N_10
### warning in ZFAST : (INTERNAL) no module information for net N_12
### warning in ZFAST : (INTERNAL) no module information for net N_14
### warning in ZFAST : (INTERNAL) no module information for net N_2
### warning in ZFAST : (INTERNAL) no module information for net N_4
### warning in ZFAST : (INTERNAL) no module information for net N_6
### warning in ZFAST : (INTERNAL) no module information for net N_8
### warning in ZFAST : (INTERNAL) no module information for net composite_cycle__MD_2
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net_1__MD_2
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net_3__MD_1
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net_3__MD_2
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net_4__MD_1
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net_4__MD_2
### warning in ZFAST : (INTERNAL) no module information for net imp_state_net__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_exportActive__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_exportActive__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_hw_rx_ready__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_hw_rx_ready__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_hw_tx_ready__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_hw_tx_ready__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_tx_wait_counter__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zebu_control_tx_wait_counter__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_sendtime_arg_gd_i___MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_sendtime_hw_tx_ready__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_sendtime_readyForClock__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zebu_sendtime_tx_wait_counter__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zemiControl__#1_0__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zemiControl__#1_0__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zemiControl__#2__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zemiControl__#2__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zemi_control_hw_rx_ready__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zemi_control_hw_rx_ready__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zemi_status_hw_tx_ready__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zemi_status_hw_tx_ready__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zevent_readyForClock_0__MD_2
### warning in ZFAST : (INTERNAL) no module information for net zevent_readyForClock__MD_1
### warning in ZFAST : (INTERNAL) no module information for net zevent_readyForClock__MD_2
#   step REPORT : [6.1691] Total net count: 5536
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 15 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 27
#   step REPORT : [6.1695] 3-input LUTs: 7
#   step REPORT : [6.1695] 4-input LUTs: 8
#   step REPORT : [6.1695] 5-input LUTs: 11
#   step REPORT : [6.1695] 6-input LUTs: 12
#   step REPORT : [6.1696] Total LUT area: 65
#   step REPORT : [6.1697] State    : 809
#   step REPORT : [6.1697]   (FF)   : 650
#   step REPORT : [6.1697]   (Latch): 159
#   step REPORT : [6.1697]  V6 macro: 2
#   step REPORT : [6.1697] CARRY    : 26
#   step REPORT : [6.1697] +CSA LUTs: 11
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.002 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'zebu_time_capture' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 810 |                  76 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   1 |                  22 |                   0 |                   0 |                   0 || zebu_time_capture
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'zebu_time_capture' to 'edif/zebu_time_capture/zebu_time_capture.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/zebu_time_capture/zebu_time_capture.edf.gz'
#   step SERIALIZE : #bytes in: 237419, #bytes out: 47559, compression ratio: 4.992094
#   step REPORT : [87.28] Resource usage for zebu_time_capture: 0.222s 0.0M
#   step REPORT : [39.349] Optimizing module : ic_tag_ecc_decoder
#   step REPORT : [39.350] Instance count of module ic_tag_ecc_decoder is 4
#   step REPORT : [6.1691] Total net count: 166
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 12
#   step REPORT : [6.1695] 3-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 8
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 33
#   step REPORT : [6.1696] Total LUT area: 75
#   step REPORT : [6.1697] +CSA LUTs: 14
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ic_tag_ecc_decoder' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                  89 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  74 |                   0 |                   0 |                   0 |                   0 || ic_tag_ecc_decoder
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ic_tag_ecc_decoder' to 'edif/ic_tag_ecc_decoder/ic_tag_ecc_decoder.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ic_tag_ecc_decoder/ic_tag_ecc_decoder.edf.gz'
#   step SERIALIZE : #bytes in: 5079, #bytes out: 2619, compression ratio: 1.939290
#   step REPORT : [87.28] Resource usage for ic_tag_ecc_decoder: 0.117s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ifu_icache_rf
#   step REPORT : [39.350] Instance count of module rl_ifu_icache_rf is 2
#   step REPORT : [6.1691] Total net count: 1024
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 39
#   step REPORT : [6.1695] 3-input LUTs: 54
#   step REPORT : [6.1695] 4-input LUTs: 84
#   step REPORT : [6.1695] 5-input LUTs: 47
#   step REPORT : [6.1695] 6-input LUTs: 127
#   step REPORT : [6.1696] Total LUT area: 351
#   step REPORT : [6.1697] State    : 104
#   step REPORT : [6.1697]   (FF)   : 104
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 161
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ifu_icache_rf' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 104 |                 512 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 412 |                   0 |                   0 |                   0 |                   0 || rl_ifu_icache_rf
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ifu_icache_rf' to 'edif/rl_ifu_icache_rf/rl_ifu_icache_rf.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ifu_icache_rf/rl_ifu_icache_rf.edf.gz'
#   step SERIALIZE : #bytes in: 38398, #bytes out: 17870, compression ratio: 2.148741
#   step REPORT : [87.28] Resource usage for rl_ifu_icache_rf: 0.130s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_per_ibp2ahb
#   step REPORT : [39.350] Instance count of module rl_per_ibp2ahb is 2
#   step REPORT : [6.1691] Total net count: 1393
#   step REPORT : [6.1690] There are 40 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 33
#   step REPORT : [6.1695] 3-input LUTs: 66
#   step REPORT : [6.1695] 4-input LUTs: 83
#   step REPORT : [6.1695] 5-input LUTs: 24
#   step REPORT : [6.1695] 6-input LUTs: 172
#   step REPORT : [6.1696] Total LUT area: 378
#   step REPORT : [6.1697] State    : 98
#   step REPORT : [6.1697]   (FF)   : 98
#   step REPORT : [6.1697] CARRY    : 8
#   step REPORT : [6.1697] +CSA LUTs: 294
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_per_ibp2ahb' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  98 |                 672 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 296 |                  20 |                   0 |                   0 |                   0 || rl_per_ibp2ahb
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_per_ibp2ahb' to 'edif/rl_per_ibp2ahb/rl_per_ibp2ahb.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_per_ibp2ahb/rl_per_ibp2ahb.edf.gz'
#   step SERIALIZE : #bytes in: 51922, #bytes out: 21060, compression ratio: 2.465432
#   step REPORT : [87.28] Resource usage for rl_per_ibp2ahb: 0.130s 0.0M
#   step REPORT : [39.349] Optimizing module : dwt_sys_clk_sync
#   step REPORT : [39.350] Instance count of module dwt_sys_clk_sync is 1
#   step REPORT : [6.1691] Total net count: 1022
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 15
#   step REPORT : [6.1695] 3-input LUTs: 53
#   step REPORT : [6.1695] 4-input LUTs: 26
#   step REPORT : [6.1695] 5-input LUTs: 104
#   step REPORT : [6.1695] 6-input LUTs: 72
#   step REPORT : [6.1696] Total LUT area: 270
#   step REPORT : [6.1697] State    : 209
#   step REPORT : [6.1697]   (FF)   : 209
#   step REPORT : [6.1697] +CSA LUTs: 158
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dwt_sys_clk_sync' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 209 |                 428 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 338 |                   2 |                   0 |                   0 |                   0 || dwt_sys_clk_sync
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dwt_sys_clk_sync' to 'edif/dwt_sys_clk_sync/dwt_sys_clk_sync.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dwt_sys_clk_sync/dwt_sys_clk_sync.edf.gz'
#   step SERIALIZE : #bytes in: 35659, #bytes out: 14784, compression ratio: 2.411999
#   step REPORT : [87.28] Resource usage for dwt_sys_clk_sync: 0.114s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0017
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0017 is 1
#   step REPORT : [6.1691] Total net count: 954
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 132
#   step REPORT : [6.1696] Total LUT area: 142
#   step REPORT : [6.1697] State    : 266
#   step REPORT : [6.1697]   (FF)   : 266
#   step REPORT : [6.1697] +CSA LUTs: 136
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0017' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 266 |                 278 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 272 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0017
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0017' to 'edif/alb_mss_fab_fifo_0000_0017/alb_mss_fab_fifo_0000_0017.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0017/alb_mss_fab_fifo_0000_0017.edf.gz'
#   step SERIALIZE : #bytes in: 39599, #bytes out: 8612, compression ratio: 4.598119
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0017: 0.081s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp2single_0000
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp2single_0000 is 9
#   step REPORT : [6.1691] Total net count: 2977
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 54
#   step REPORT : [6.1695] 6-input LUTs: 61
#   step REPORT : [6.1696] Total LUT area: 171
#   step REPORT : [6.1697] State    : 67
#   step REPORT : [6.1697]   (FF)   : 67
#   step REPORT : [6.1697] CARRY    : 5
#   step REPORT : [6.1697] +CSA LUTs: 218
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp2single_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  67 |                 389 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                2333 |                   3 |                   0 |                   0 |                   0 || mss_bus_switch_ibp2single_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp2single_0000' to 'edif/mss_bus_switch_ibp2single_0000/mss_bus_switch_ibp2single_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp2single_0000/mss_bus_switch_ibp2single_0000.edf.gz'
#   step SERIALIZE : #bytes in: 118741, #bytes out: 35980, compression ratio: 3.300195
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp2single_0000: 0.133s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp2single_0000_0000
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp2single_0000_0000 is 3
#   step REPORT : [6.1691] Total net count: 1073
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 54
#   step REPORT : [6.1695] 6-input LUTs: 61
#   step REPORT : [6.1696] Total LUT area: 171
#   step REPORT : [6.1697] State    : 67
#   step REPORT : [6.1697]   (FF)   : 67
#   step REPORT : [6.1697] CARRY    : 5
#   step REPORT : [6.1697] +CSA LUTs: 218
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp2single_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  67 |                 389 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 429 |                   3 |                   0 |                   0 |                   0 || mss_bus_switch_ibp2single_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp2single_0000_0000' to 'edif/mss_bus_switch_ibp2single_0000_0000/mss_bus_switch_ibp2single_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp2single_0000_0000/mss_bus_switch_ibp2single_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 41070, #bytes out: 15559, compression ratio: 2.639630
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp2single_0000_0000: 0.093s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_fifo_0001
#   step REPORT : [39.350] Instance count of module mss_bus_switch_fifo_0001 is 45
#   step REPORT : [6.1691] Total net count: 2092
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 127
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 256
#   step REPORT : [6.1695] 5-input LUTs: 71
#   step REPORT : [6.1695] 6-input LUTs: 97
#   step REPORT : [6.1696] Total LUT area: 554
#   step REPORT : [6.1697] State    : 514
#   step REPORT : [6.1697]   (FF)   : 514
#   step REPORT : [6.1697] +CSA LUTs: 170
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_fifo_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 514 |                 724 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 146 |                   0 |                   0 |                   0 |                   0 || mss_bus_switch_fifo_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_fifo_0001' to 'edif/mss_bus_switch_fifo_0001/mss_bus_switch_fifo_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_fifo_0001/mss_bus_switch_fifo_0001.edf.gz'
#   step SERIALIZE : #bytes in: 67120, #bytes out: 22008, compression ratio: 3.049800
#   step REPORT : [87.28] Resource usage for mss_bus_switch_fifo_0001: 0.137s 0.0M
#   step REPORT : [39.349] Optimizing module : dw_dbp
#   step REPORT : [39.350] Instance count of module dw_dbp is 1
#   step REPORT : [6.1691] Total net count: 2055
#   step REPORT : [6.1690] There are 11 levels of combinational cells
#   step REPORT : [6.1689] There are 8 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 8
#   step REPORT : [6.1695] 3-input LUTs: 229
#   step REPORT : [6.1695] 4-input LUTs: 62
#   step REPORT : [6.1695] 5-input LUTs: 45
#   step REPORT : [6.1695] 6-input LUTs: 60
#   step REPORT : [6.1696] Total LUT area: 404
#   step REPORT : [6.1697] State    : 199
#   step REPORT : [6.1697]   (FF)   : 199
#   step REPORT : [6.1697] +CSA LUTs: 414
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dw_dbp' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 199 |                 818 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 310 |                   6 |                   0 |                   0 |                   0 || dw_dbp
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dw_dbp' to 'edif/dw_dbp/dw_dbp.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dw_dbp/dw_dbp.edf.gz'
#   step SERIALIZE : #bytes in: 74791, #bytes out: 25621, compression ratio: 2.919129
#   step REPORT : [87.28] Resource usage for dw_dbp: 0.148s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0015
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0015 is 1
#   step REPORT : [6.1691] Total net count: 954
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 132
#   step REPORT : [6.1696] Total LUT area: 142
#   step REPORT : [6.1697] State    : 266
#   step REPORT : [6.1697]   (FF)   : 266
#   step REPORT : [6.1697] +CSA LUTs: 136
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0015' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 266 |                 278 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 272 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0015
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0015' to 'edif/alb_mss_fab_fifo_0000_0015/alb_mss_fab_fifo_0000_0015.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0015/alb_mss_fab_fifo_0000_0015.edf.gz'
#   step SERIALIZE : #bytes in: 39599, #bytes out: 8609, compression ratio: 4.599721
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0015: 0.088s 0.0M
#   step REPORT : [39.349] Optimizing module : bvci_to_axi
#   step REPORT : [39.350] Instance count of module bvci_to_axi is 1
#   step REPORT : [6.1691] Total net count: 1558
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 10 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 56
#   step REPORT : [6.1695] 3-input LUTs: 19
#   step REPORT : [6.1695] 4-input LUTs: 60
#   step REPORT : [6.1695] 5-input LUTs: 59
#   step REPORT : [6.1695] 6-input LUTs: 70
#   step REPORT : [6.1696] Total LUT area: 264
#   step REPORT : [6.1697] State    : 306
#   step REPORT : [6.1697]   (FF)   : 306
#   step REPORT : [6.1697] CARRY    : 1
#   step REPORT : [6.1697] +CSA LUTs: 528
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'bvci_to_axi' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 306 |                 792 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 357 |                   0 |                   0 |                   0 |                   0 || bvci_to_axi
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'bvci_to_axi' to 'edif/bvci_to_axi/bvci_to_axi.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/bvci_to_axi/bvci_to_axi.edf.gz'
#   step SERIALIZE : #bytes in: 60460, #bytes out: 23628, compression ratio: 2.558829
#   step REPORT : [87.28] Resource usage for bvci_to_axi: 0.153s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_axi2ibp_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_axi2ibp_0000 is 1
#   step REPORT : [6.1691] Total net count: 1936
#   step REPORT : [6.1690] There are 26 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 40
#   step REPORT : [6.1695] 3-input LUTs: 94
#   step REPORT : [6.1695] 4-input LUTs: 57
#   step REPORT : [6.1695] 5-input LUTs: 58
#   step REPORT : [6.1695] 6-input LUTs: 93
#   step REPORT : [6.1696] Total LUT area: 342
#   step REPORT : [6.1697] State    : 76
#   step REPORT : [6.1697]   (FF)   : 76
#   step REPORT : [6.1697] CARRY    : 10
#   step REPORT : [6.1697] +CSA LUTs: 542
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_axi2ibp_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  76 |                 884 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 368 |                   8 |                   0 |                   0 |                   0 || alb_mss_fab_axi2ibp_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_axi2ibp_0000' to 'edif/alb_mss_fab_axi2ibp_0000/alb_mss_fab_axi2ibp_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_axi2ibp_0000/alb_mss_fab_axi2ibp_0000.edf.gz'
#   step SERIALIZE : #bytes in: 78136, #bytes out: 29491, compression ratio: 2.649486
#   step REPORT : [87.28] Resource usage for alb_mss_fab_axi2ibp_0000: 0.182s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_load_aligner
#   step REPORT : [39.350] Instance count of module rl_dmp_load_aligner is 2
#   step REPORT : [6.1691] Total net count: 412
#   step REPORT : [6.1690] There are 15 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 82
#   step REPORT : [6.1695] 6-input LUTs: 191
#   step REPORT : [6.1696] Total LUT area: 307
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_load_aligner' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 308 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 102 |                   0 |                   0 |                   0 |                   0 || rl_dmp_load_aligner
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_load_aligner' to 'edif/rl_dmp_load_aligner/rl_dmp_load_aligner.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_load_aligner/rl_dmp_load_aligner.edf.gz'
#   step SERIALIZE : #bytes in: 16857, #bytes out: 8168, compression ratio: 2.063786
#   step REPORT : [87.28] Resource usage for rl_dmp_load_aligner: 0.113s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_ibp2single_0000
#   step REPORT : [39.350] Instance count of module alb_mss_mem_ibp2single_0000 is 1
#   step REPORT : [6.1691] Total net count: 1242
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 45
#   step REPORT : [6.1695] 6-input LUTs: 52
#   step REPORT : [6.1696] Total LUT area: 153
#   step REPORT : [6.1697] State    : 60
#   step REPORT : [6.1697]   (FF)   : 60
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 183
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_ibp2single_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  60 |                 336 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 687 |                   3 |                   0 |                   0 |                   0 || alb_mss_mem_ibp2single_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_ibp2single_0000' to 'edif/alb_mss_mem_ibp2single_0000/alb_mss_mem_ibp2single_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_ibp2single_0000/alb_mss_mem_ibp2single_0000.edf.gz'
#   step SERIALIZE : #bytes in: 47734, #bytes out: 17317, compression ratio: 2.756482
#   step REPORT : [87.28] Resource usage for alb_mss_mem_ibp2single_0000: 0.095s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ecc_cnt
#   step REPORT : [39.350] Instance count of module rl_ecc_cnt is 2
#   step REPORT : [6.1691] Total net count: 2843
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 55
#   step REPORT : [6.1695] 3-input LUTs: 57
#   step REPORT : [6.1695] 4-input LUTs: 207
#   step REPORT : [6.1695] 5-input LUTs: 168
#   step REPORT : [6.1695] 6-input LUTs: 226
#   step REPORT : [6.1696] Total LUT area: 713
#   step REPORT : [6.1697] State    : 437
#   step REPORT : [6.1697]   (FF)   : 437
#   step REPORT : [6.1697] +CSA LUTs: 618
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ecc_cnt' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 437 |                1331 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 196 |                   0 |                   0 |                   0 |                   0 || rl_ecc_cnt
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ecc_cnt' to 'edif/rl_ecc_cnt/rl_ecc_cnt.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ecc_cnt/rl_ecc_cnt.edf.gz'
#   step SERIALIZE : #bytes in: 108475, #bytes out: 34238, compression ratio: 3.168263
#   step REPORT : [87.28] Resource usage for rl_ecc_cnt: 0.213s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_trap
#   step REPORT : [39.350] Instance count of module rl_trap is 2
#   step REPORT : [6.1691] Total net count: 726
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 109
#   step REPORT : [6.1695] 3-input LUTs: 7
#   step REPORT : [6.1695] 4-input LUTs: 71
#   step REPORT : [6.1695] 5-input LUTs: 21
#   step REPORT : [6.1695] 6-input LUTs: 36
#   step REPORT : [6.1696] Total LUT area: 244
#   step REPORT : [6.1697] State    : 100
#   step REPORT : [6.1697]   (FF)   : 100
#   step REPORT : [6.1697] CARRY    : 1
#   step REPORT : [6.1697] +CSA LUTs: 10
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_trap' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 100 |                 254 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 250 |                   0 |                   0 |                   0 |                   0 || rl_trap
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_trap' to 'edif/rl_trap/rl_trap.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_trap/rl_trap.edf.gz'
#   step SERIALIZE : #bytes in: 19898, #bytes out: 8848, compression ratio: 2.248870
#   step REPORT : [87.28] Resource usage for rl_trap: 0.068s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_mpy
#   step REPORT : [39.350] Instance count of module rl_mpy is 2
#   step REPORT : [6.1691] Total net count: 1824
#   step REPORT : [6.1690] There are 18 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 104
#   step REPORT : [6.1695] 3-input LUTs: 91
#   step REPORT : [6.1695] 4-input LUTs: 110
#   step REPORT : [6.1695] 5-input LUTs: 93
#   step REPORT : [6.1695] 6-input LUTs: 167
#   step REPORT : [6.1696] Total LUT area: 565
#   step REPORT : [6.1697] State    : 162
#   step REPORT : [6.1697]   (FF)   : 162
#   step REPORT : [6.1697] CARRY    : 13
#   step REPORT : [6.1697] +CSA LUTs: 608
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_mpy' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 162 |                1173 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 136 |                   1 |                   0 |                   0 |                   0 || rl_mpy
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_mpy' to 'edif/rl_mpy/rl_mpy.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_mpy/rl_mpy.edf.gz'
#   step SERIALIZE : #bytes in: 66013, #bytes out: 28216, compression ratio: 2.339559
#   step REPORT : [87.28] Resource usage for rl_mpy: 0.191s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_fifo_0001_0003
#   step REPORT : [39.350] Instance count of module mss_bus_switch_fifo_0001_0003 is 6
#   step REPORT : [6.1691] Total net count: 2585
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 127
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 384
#   step REPORT : [6.1695] 5-input LUTs: 75
#   step REPORT : [6.1695] 6-input LUTs: 145
#   step REPORT : [6.1696] Total LUT area: 734
#   step REPORT : [6.1697] State    : 642
#   step REPORT : [6.1697]   (FF)   : 642
#   step REPORT : [6.1697] +CSA LUTs: 221
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_fifo_0001_0003' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 642 |                 955 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 150 |                   0 |                   0 |                   0 |                   0 || mss_bus_switch_fifo_0001_0003
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_fifo_0001_0003' to 'edif/mss_bus_switch_fifo_0001_0003/mss_bus_switch_fifo_0001_0003.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_fifo_0001_0003/mss_bus_switch_fifo_0001_0003.edf.gz'
#   step SERIALIZE : #bytes in: 81903, #bytes out: 27902, compression ratio: 2.935381
#   step REPORT : [87.28] Resource usage for mss_bus_switch_fifo_0001_0003: 0.162s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp2single_0000_0001
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp2single_0000_0001 is 3
#   step REPORT : [6.1691] Total net count: 1345
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 28
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 54
#   step REPORT : [6.1695] 6-input LUTs: 61
#   step REPORT : [6.1696] Total LUT area: 171
#   step REPORT : [6.1697] State    : 67
#   step REPORT : [6.1697]   (FF)   : 67
#   step REPORT : [6.1697] CARRY    : 5
#   step REPORT : [6.1697] +CSA LUTs: 218
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp2single_0000_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  67 |                 389 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 701 |                   3 |                   0 |                   0 |                   0 || mss_bus_switch_ibp2single_0000_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp2single_0000_0001' to 'edif/mss_bus_switch_ibp2single_0000_0001/mss_bus_switch_ibp2single_0000_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp2single_0000_0001/mss_bus_switch_ibp2single_0000_0001.edf.gz'
#   step SERIALIZE : #bytes in: 51972, #bytes out: 18669, compression ratio: 2.783866
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp2single_0000_0001: 0.098s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0016
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0016 is 1
#   step REPORT : [6.1691] Total net count: 1052
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 146
#   step REPORT : [6.1696] Total LUT area: 156
#   step REPORT : [6.1697] State    : 294
#   step REPORT : [6.1697]   (FF)   : 294
#   step REPORT : [6.1697] +CSA LUTs: 150
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0016' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 294 |                 306 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 300 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0016
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0016' to 'edif/alb_mss_fab_fifo_0000_0016/alb_mss_fab_fifo_0000_0016.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0016/alb_mss_fab_fifo_0000_0016.edf.gz'
#   step SERIALIZE : #bytes in: 43757, #bytes out: 9372, compression ratio: 4.668907
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0016: 0.087s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_lsq_fifo
#   step REPORT : [39.350] Instance count of module rl_dmp_lsq_fifo is 2
#   step REPORT : [6.1691] Total net count: 1600
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 8 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 81
#   step REPORT : [6.1695] 3-input LUTs: 109
#   step REPORT : [6.1695] 4-input LUTs: 46
#   step REPORT : [6.1695] 5-input LUTs: 37
#   step REPORT : [6.1695] 6-input LUTs: 167
#   step REPORT : [6.1696] Total LUT area: 440
#   step REPORT : [6.1697] State    : 263
#   step REPORT : [6.1697]   (FF)   : 263
#   step REPORT : [6.1697] CARRY    : 6
#   step REPORT : [6.1697] +CSA LUTs: 266
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_lsq_fifo' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 263 |                 706 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 359 |                   2 |                   0 |                   0 |                   0 || rl_dmp_lsq_fifo
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_lsq_fifo' to 'edif/rl_dmp_lsq_fifo/rl_dmp_lsq_fifo.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_lsq_fifo/rl_dmp_lsq_fifo.edf.gz'
#   step SERIALIZE : #bytes in: 55138, #bytes out: 22346, compression ratio: 2.467466
#   step REPORT : [87.28] Resource usage for rl_dmp_lsq_fifo: 0.131s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_6,rl_dmp_lsq_fifo,alb_mss_fab_fifo_0000_0016,mss_bus_switch_ibp2single_0000_0001,mss_bus_switch_fifo_0001_0003,rl_mpy,rl_trap,rl_ecc_cnt,alb_mss_mem_ibp2single_0000,rl_dmp_load_aligner,alb_mss_fab_axi2ibp_0000,bvci_to_axi,alb_mss_fab_fifo_0000_0015,dw_dbp,mss_bus_switch_fifo_0001,mss_bus_switch_ibp2single_0000_0000,mss_bus_switch_ibp2single_0000,alb_mss_fab_fifo_0000_0017,dwt_sys_clk_sync,rl_per_ibp2ahb,rl_ifu_icache_rf,ic_tag_ecc_decoder,zebu_time_capture,alb_mss_fab_fifo_0000_0014,
Got following -X option = show_times
#     Wed May 14 18:56:36 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:36.007548] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:36.008797] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:36.016325] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:36.017536] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:36.018784] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:36.019817] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:36.020856] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:36 2025 : RTL Deserialized
### Wed May 14 18:56:36 2025 : Starting CHUNK Population
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_dmp_lsq_fifo
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_dmp_lsq_fifo
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_dmp_lsq_fifo
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0016
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0016
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0016
#     Wed May 14 18:56:36 2025 : Populating CHUNK mss_bus_switch_ibp2single_0000_0001
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module mss_bus_switch_ibp2single_0000_0001
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp2single_0000_0001
#     Wed May 14 18:56:36 2025 : Populating CHUNK mss_bus_switch_fifo_0001_0003
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module mss_bus_switch_fifo_0001_0003
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module mss_bus_switch_fifo_0001_0003
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_mpy
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_mpy
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_mpy
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_trap
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_trap
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_trap
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_ecc_cnt
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_ecc_cnt
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_ecc_cnt
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_mem_ibp2single_0000
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_mem_ibp2single_0000
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_mem_ibp2single_0000
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_dmp_load_aligner
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_dmp_load_aligner
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_dmp_load_aligner
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_fab_axi2ibp_0000
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_fab_axi2ibp_0000
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_fab_axi2ibp_0000
#     Wed May 14 18:56:36 2025 : Populating CHUNK bvci_to_axi
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module bvci_to_axi
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module bvci_to_axi
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0015
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0015
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0015
#     Wed May 14 18:56:36 2025 : Populating CHUNK dw_dbp
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module dw_dbp
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module dw_dbp
#     Wed May 14 18:56:36 2025 : Populating CHUNK mss_bus_switch_fifo_0001
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module mss_bus_switch_fifo_0001
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module mss_bus_switch_fifo_0001
#     Wed May 14 18:56:36 2025 : Populating CHUNK mss_bus_switch_ibp2single_0000_0000
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module mss_bus_switch_ibp2single_0000_0000
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp2single_0000_0000
#     Wed May 14 18:56:36 2025 : Populating CHUNK mss_bus_switch_ibp2single_0000
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module mss_bus_switch_ibp2single_0000
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp2single_0000
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0017
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0017
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0017
#     Wed May 14 18:56:36 2025 : Populating CHUNK dwt_sys_clk_sync
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module dwt_sys_clk_sync
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module dwt_sys_clk_sync
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_per_ibp2ahb
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_per_ibp2ahb
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_per_ibp2ahb
#     Wed May 14 18:56:36 2025 : Populating CHUNK rl_ifu_icache_rf
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module rl_ifu_icache_rf
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module rl_ifu_icache_rf
#     Wed May 14 18:56:36 2025 : Populating CHUNK ic_tag_ecc_decoder
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module ic_tag_ecc_decoder
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module ic_tag_ecc_decoder
#     Wed May 14 18:56:36 2025 : Populating CHUNK zebu_time_capture
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module zebu_time_capture
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module zebu_time_capture
#     Wed May 14 18:56:36 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0014
#     Wed May 14 18:56:36 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0014
#     Wed May 14 18:56:36 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0014
### Wed May 14 18:56:36 2025(+0s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:36 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_6,rl_dmp_lsq_fifo,alb_mss_fab_fifo_0000_0016,mss_bus_switch_ibp2single_0000_0001,mss_bus_switch_fifo_0001_0003,rl_mpy,rl_trap,rl_ecc_cnt,alb_mss_mem_ibp2single_0000,rl_dmp_load_aligner,alb_mss_fab_axi2ibp_0000,bvci_to_axi,alb_mss_fab_fifo_0000_0015,dw_dbp,mss_bus_switch_fifo_0001,mss_bus_switch_ibp2single_0000_0000,mss_bus_switch_ibp2single_0000,alb_mss_fab_fifo_0000_0017,dwt_sys_clk_sync,rl_per_ibp2ahb,rl_ifu_icache_rf,ic_tag_ecc_decoder,zebu_time_capture,alb_mss_fab_fifo_0000_0014,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m6.36s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:36 EEST 2025
zFe exit status: 0
command exit code is '0'
