Legend:
  ':' means that the register is kept alive, while it is not actively being used by the current instruction
  '^' means that the current instruction writes to the register
  'v' means that the current instruction reads from the register
  'x' means that the current instruction both reads from the register and writes to it
 'Rn': Number of live registers

  Line | Rn  |      | Instruction
--------------------------------------------------------------------------------
     1 |   0 |      | s_mov_b32 s2, 0x3c003c00
     2 |   0 |      | s_mov_b32 s3, s2
     3 |   2 | ^^   | v_mov_b64 v[0:1], s[2:3]
     4 |   2 | ::   | s_load_dwordx2 s[0:1], s[0:1], 0x10
     5 |   3 | ::^  | v_mov_b32 v2, 0
     6 |   3 | :::  | s_mov_b32 s33, 0
     7 |   3 | vv:  | v_mfma_f32_16x16x16_f16 a[0:3], v[0:1], v[0:1], 0
     8 |   1 |   :  | s_nop 6
     9 |   2 | ^ :  | v_accvgpr_read_b32 v0, a0
    10 |   3 | :^:  | v_accvgpr_read_b32 v1, a1
    11 |   4 | :::^ | v_accvgpr_read_b32 v3, a2
    12 |   4 | xv:: | v_add_f32 v0, v0, v1
    13 |   3 | x :v | v_add_f32 v0, v3, v0
    14 |   3 | :^:  | v_accvgpr_read_b32 v1, a3
    15 |   3 | xv:  | v_add_f32 v0, v1, v0
    16 |   2 | : :  | s_waitcnt lgkmcnt(0)
    17 |   2 | v v  | global_store_dword v2, v0, s[0:1]
    18 |   0 |      | s_endpgm

Maximum # VGPR used   4, VGPRs allocated by HW:   8 (4 requested)

Architecture info:
  VGPRs total: 256
  VGPR allocation granularity: 8
