$comment
	File created using the following command:
		vcd file lab5project.msim.vcd -direction
$end
$date
	Fri Mar 04 11:26:44 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module demo_display_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " leds [9] $end
$var wire 1 # leds [8] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , Reset $end
$var wire 1 - rstb $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_Reset $end
$var wire 1 8 ww_clk $end
$var wire 1 9 ww_rstb $end
$var wire 1 : ww_leds [9] $end
$var wire 1 ; ww_leds [8] $end
$var wire 1 < ww_leds [7] $end
$var wire 1 = ww_leds [6] $end
$var wire 1 > ww_leds [5] $end
$var wire 1 ? ww_leds [4] $end
$var wire 1 @ ww_leds [3] $end
$var wire 1 A ww_leds [2] $end
$var wire 1 B ww_leds [1] $end
$var wire 1 C ww_leds [0] $end
$var wire 1 D \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E \clk~input_o\ $end
$var wire 1 F \clk~inputCLKENA0_outclk\ $end
$var wire 1 G \Reset~input_o\ $end
$var wire 1 H \rstb~input_o\ $end
$var wire 1 I \rstb~inputCLKENA0_outclk\ $end
$var wire 1 J \cnt0|count~3_combout\ $end
$var wire 1 K \cnt0|Add0~0_combout\ $end
$var wire 1 L \cnt0|count~2_combout\ $end
$var wire 1 M \cnt0|count~4_combout\ $end
$var wire 1 N \cnt0|count~0_combout\ $end
$var wire 1 O \Selector2~0_combout\ $end
$var wire 1 P \Selector3~0_combout\ $end
$var wire 1 Q \next_state.LEFT_127~combout\ $end
$var wire 1 R \current_state.LEFT~0_combout\ $end
$var wire 1 S \current_state.LEFT~q\ $end
$var wire 1 T \cnt0|count~1_combout\ $end
$var wire 1 U \Selector0~0_combout\ $end
$var wire 1 V \next_state.RIGHT_118~combout\ $end
$var wire 1 W \current_state.RIGHT~q\ $end
$var wire 1 X \shft0|Mux0~0_combout\ $end
$var wire 1 Y \shft0|regval[8]~feeder_combout\ $end
$var wire 1 Z \shft0|regval[5]~DUPLICATE_q\ $end
$var wire 1 [ \shft0|regval[7]~DUPLICATE_q\ $end
$var wire 1 \ \shft0|regval[7]~feeder_combout\ $end
$var wire 1 ] \shft0|regval[6]~feeder_combout\ $end
$var wire 1 ^ \shft0|regval[6]~DUPLICATE_q\ $end
$var wire 1 _ \shft0|regval[5]~feeder_combout\ $end
$var wire 1 ` \shft0|regval[4]~feeder_combout\ $end
$var wire 1 a \shft0|regval[3]~feeder_combout\ $end
$var wire 1 b \shft0|regval[2]~feeder_combout\ $end
$var wire 1 c \shft0|regval[1]~feeder_combout\ $end
$var wire 1 d \shft0|regval[0]~_wirecell_combout\ $end
$var wire 1 e \shft0|Mux9~0_combout\ $end
$var wire 1 f \shft0|regval[8]~DUPLICATE_q\ $end
$var wire 1 g \shft0|regval\ [9] $end
$var wire 1 h \shft0|regval\ [8] $end
$var wire 1 i \shft0|regval\ [7] $end
$var wire 1 j \shft0|regval\ [6] $end
$var wire 1 k \shft0|regval\ [5] $end
$var wire 1 l \shft0|regval\ [4] $end
$var wire 1 m \shft0|regval\ [3] $end
$var wire 1 n \shft0|regval\ [2] $end
$var wire 1 o \shft0|regval\ [1] $end
$var wire 1 p \shft0|regval\ [0] $end
$var wire 1 q \cnt0|count\ [3] $end
$var wire 1 r \cnt0|count\ [2] $end
$var wire 1 s \cnt0|count\ [1] $end
$var wire 1 t \cnt0|count\ [0] $end
$var wire 1 u \shft0|ALT_INV_regval\ [9] $end
$var wire 1 v \shft0|ALT_INV_regval\ [8] $end
$var wire 1 w \shft0|ALT_INV_regval\ [7] $end
$var wire 1 x \shft0|ALT_INV_regval\ [6] $end
$var wire 1 y \shft0|ALT_INV_regval\ [5] $end
$var wire 1 z \shft0|ALT_INV_regval\ [4] $end
$var wire 1 { \shft0|ALT_INV_regval\ [3] $end
$var wire 1 | \shft0|ALT_INV_regval\ [2] $end
$var wire 1 } \shft0|ALT_INV_regval\ [1] $end
$var wire 1 ~ \shft0|ALT_INV_regval\ [0] $end
$var wire 1 !! \ALT_INV_current_state.RIGHT~q\ $end
$var wire 1 "! \cnt0|ALT_INV_count\ [3] $end
$var wire 1 #! \cnt0|ALT_INV_count\ [2] $end
$var wire 1 $! \cnt0|ALT_INV_count\ [1] $end
$var wire 1 %! \cnt0|ALT_INV_count\ [0] $end
$var wire 1 &! \ALT_INV_current_state.LEFT~q\ $end
$var wire 1 '! \ALT_INV_Selector0~0_combout\ $end
$var wire 1 (! \ALT_INV_Selector3~0_combout\ $end
$var wire 1 )! \cnt0|ALT_INV_Add0~0_combout\ $end
$var wire 1 *! \ALT_INV_Selector2~0_combout\ $end
$var wire 1 +! \cnt0|ALT_INV_count~4_combout\ $end
$var wire 1 ,! \ALT_INV_next_state.RIGHT_118~combout\ $end
$var wire 1 -! \ALT_INV_next_state.LEFT_127~combout\ $end
$var wire 1 .! \ALT_INV_Reset~input_o\ $end
$var wire 1 /! \ALT_INV_rstb~inputCLKENA0_outclk\ $end
$var wire 1 0! \shft0|ALT_INV_regval[6]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0,
0-
0.
1/
x0
11
12
13
14
15
16
07
08
09
xD
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
1O
0P
xQ
xR
0S
0T
0U
xV
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
1e
0f
1!!
1&!
1'!
1(!
1)!
0*!
1+!
x,!
x-!
1.!
1/!
10!
0:
0;
0<
0=
0>
0?
0@
0A
0B
1C
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
1w
xx
1y
1z
1{
1|
1}
1~
1"!
1#!
1$!
1%!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
$end
#50000
1!
18
1E
1F
xS
xW
1o
1p
0~
0}
x!!
x&!
xP
xJ
xM
xO
xU
xe
0d
x'!
x*!
x+!
x(!
1B
0C
xN
1*
0+
#100000
0!
08
0E
0F
#150000
1!
18
1E
1F
0o
xp
x~
1}
1e
xd
0B
xC
0*
x+
#200000
0!
08
0E
0F
#250000
1!
18
1E
1F
1p
0~
0d
0C
0+
#300000
0!
08
0E
0F
#350000
1!
18
1E
1F
#400000
0!
08
0E
0F
#450000
1!
18
1E
1F
#500000
0!
08
0E
0F
#550000
1!
18
1E
1F
#600000
0!
08
0E
0F
#650000
1!
18
1E
1F
#700000
0!
08
0E
0F
#750000
1!
18
1E
1F
#800000
0!
08
0E
0F
#850000
1!
18
1E
1F
#900000
0!
08
0E
0F
#950000
1!
18
1E
1F
#1000000
