// Seed: 939017262
module module_0 (
    input  uwire id_0,
    output tri1  id_1
);
  wire id_3 = id_0;
  assign module_1.id_6 = 0;
  wire id_4 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wand id_9
);
  assign id_4 = -1;
  always @(id_1 or posedge id_9) #1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
