module partsel_00474(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [28:3] x4;
  wire [4:27] x5;
  wire [3:28] x6;
  wire signed [3:24] x7;
  wire [28:1] x8;
  wire [5:26] x9;
  wire signed [24:0] x10;
  wire signed [31:7] x11;
  wire [3:31] x12;
  wire [31:6] x13;
  wire signed [3:28] x14;
  wire [28:4] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:7] p0 = 298157937;
  localparam [1:28] p1 = 788949540;
  localparam [5:27] p2 = 276178798;
  localparam signed [7:30] p3 = 732538775;
  assign x4 = (p0[3 + s2 -: 6] + x1);
  assign x5 = {2{({2{x0[17]}} - {2{(x3[29 + s2 +: 1] ^ (x3[16] ^ (x1 - x3[2 + s3 -: 8])))}})}};
  assign x6 = (((p3[8 + s2] | ((x1 | p3) + {x3, p0})) ^ p2[25 + s3 -: 8]) + p0[12 +: 2]);
  assign x7 = {p0[9 + s0 +: 4], (((x6 ^ (x1[10 + s0] & p0[23 + s0 +: 6])) + p1[17 + s1 +: 7]) - x2[13 -: 4])};
  assign x8 = p3[11];
  assign x9 = (((x5 + x2[8 +: 3]) + p0) ^ (p1[14] + x1[8 +: 1]));
  assign x10 = {(p0[23] - x3[20 + s2 +: 7]), p3[17 + s1 -: 5]};
  assign x11 = (!ctrl[1] && ctrl[0] || !ctrl[0] ? ((ctrl[1] || ctrl[3] || ctrl[1] ? p0 : {x10[14 +: 1], {p1[8], p0[20]}}) | ((p1[10] - {2{p0[26 + s0 +: 7]}}) - x7)) : x0);
  assign x12 = x11;
  assign x13 = (!ctrl[3] || ctrl[2] && ctrl[3] ? (({(!ctrl[1] && ctrl[1] && ctrl[1] ? (x7[12 +: 3] + (p0 & (p1[15 -: 1] - x2[18 + s1 +: 8]))) : p3), x6} | p0[15 +: 3]) + x10[12 -: 3]) : (ctrl[2] || ctrl[2] || ctrl[1] ? {2{({p0[10 + s2], x12[10 + s1 +: 2]} & x9[10 +: 2])}} : p3[18 + s1]));
  assign x14 = x11[21 -: 2];
  assign x15 = {2{{p1, p0[18]}}};
  assign y0 = p3;
  assign y1 = x0[16];
  assign y2 = ({{2{x15}}, p1} ^ (p3[17 + s1 -: 8] ^ {x9[8 + s2], p3[15 + s2]}));
  assign y3 = x0[23 -: 3];
endmodule
