#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd721c250d0 .scope module, "SPS_interface_testbench" "SPS_interface_testbench" 2 79;
 .timescale 0 0;
P_0x7fd721c1ff00 .param/l "PERIOD" 0 2 86, +C4<00000000000000000000000000001010>;
v0x7fd721c37ef0_0 .net "LED", 9 0, L_0x7fd721c38f80;  1 drivers
v0x7fd721c37f80_0 .var "SW", 0 0;
v0x7fd721c38010_0 .var "clk", 0 0;
v0x7fd721c380a0_0 .var "dataIn", 0 0;
o0x10b9eae78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd721c38130_0 .net "dataOut", 0 0, o0x10b9eae78;  0 drivers
v0x7fd721c38200_0 .var "rst", 0 0;
S_0x7fd721c1bba0 .scope module, "dut" "SPS_interface" 2 94, 2 5 0, S_0x7fd721c250d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "LED"
    .port_info 1 /INPUT 1 "SW"
    .port_info 2 /OUTPUT 1 "dataOut"
    .port_info 3 /INPUT 1 "dataIn"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
o0x10b9eacc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fd721c383e0 .functor BUF 1, o0x10b9eacc8, C4<0>, C4<0>, C4<0>;
L_0x7fd721c38490 .functor BUF 1, o0x10b9eae78, C4<0>, C4<0>, C4<0>;
v0x7fd721c36ef0_0 .net "LED", 9 0, L_0x7fd721c38f80;  alias, 1 drivers
v0x7fd721c36fb0_0 .net "SW", 0 0, v0x7fd721c37f80_0;  1 drivers
L_0x10ba1c1b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd721c37050_0 .net *"_s5", 8 0, L_0x10ba1c1b8;  1 drivers
v0x7fd721c370f0_0 .net "bit_clkIn", 0 0, L_0x7fd721c38580;  1 drivers
v0x7fd721c37180_0 .net "bit_clkOut", 0 0, L_0x7fd721c38a90;  1 drivers
v0x7fd721c37250_0 .net "charReceived", 0 0, L_0x7fd721c388c0;  1 drivers
v0x7fd721c37320_0 .net "charSent", 0 0, L_0x7fd721c38dc0;  1 drivers
v0x7fd721c373f0_0 .net "clk", 0 0, v0x7fd721c38010_0;  1 drivers
RS_0x10b9eae48 .resolv tri, L_0x7fd721c383e0, v0x7fd721c380a0_0;
v0x7fd721c37480_0 .net8 "dataIn", 0 0, RS_0x10b9eae48;  2 drivers
v0x7fd721c37590_0 .net "dataOut", 0 0, o0x10b9eae78;  alias, 0 drivers
v0x7fd721c37620_0 .var "data_display", 0 0;
v0x7fd721c376b0_0 .net "divided_clocks", 31 0, v0x7fd721c33240_0;  1 drivers
v0x7fd721c37760_0 .var "enable", 0 0;
v0x7fd721c377f0_0 .net "final_clock", 0 0, L_0x7fd721c38340;  1 drivers
o0x10b9eaae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd721c37900_0 .net "load", 0 0, o0x10b9eaae8;  0 drivers
v0x7fd721c37990_0 .net "pDataIn", 9 0, L_0x7fd721c389e0;  1 drivers
o0x10b9eab18 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x7fd721c37a20_0 .net "pDataOut", 9 0, o0x10b9eab18;  0 drivers
v0x7fd721c37bb0_0 .net "rst", 0 0, v0x7fd721c38200_0;  1 drivers
v0x7fd721c37d40_0 .net "sDataIn", 0 0, o0x10b9eacc8;  0 drivers
RS_0x10b9eab48 .resolv tri, L_0x7fd721c38490, L_0x7fd721c38ee0;
v0x7fd721c37dd0_0 .net8 "sDataOut", 0 0, RS_0x10b9eab48;  2 drivers
o0x10b9ea6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd721c37e60_0 .net "transmitEnable", 0 0, o0x10b9ea6c8;  0 drivers
E_0x7fd721c258a0 .event edge, v0x7fd721c36fb0_0, v0x7fd721c36cc0_0, v0x7fd721c36680_0;
E_0x7fd721c25e40 .event edge, v0x7fd721c33bd0_0, v0x7fd721c36de0_0, v0x7fd721c33cb0_0;
L_0x7fd721c38340 .part v0x7fd721c33240_0, 8, 1;
L_0x7fd721c38f80 .concat [ 1 9 0 0], v0x7fd721c37620_0, L_0x10ba1c1b8;
S_0x7fd721c20140 .scope module, "cdiv" "clock_divider" 2 17, 3 7 0, S_0x7fd721c1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "divided_clocks"
    .port_info 1 /INPUT 1 "clk"
v0x7fd721c1f750_0 .net "clk", 0 0, v0x7fd721c38010_0;  alias, 1 drivers
v0x7fd721c33240_0 .var "clocks", 31 0;
v0x7fd721c332f0_0 .net "divided_clocks", 31 0, v0x7fd721c33240_0;  alias, 1 drivers
E_0x7fd721c1f3d0 .event posedge, v0x7fd721c1f750_0;
S_0x7fd721c333e0 .scope module, "countIn" "bitCounter" 2 51, 4 3 0, S_0x7fd721c1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bitClock"
    .port_info 1 /OUTPUT 1 "nextChar"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 4 "whichBit"
L_0x10ba1c008 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x7fd721c34530_0 .net/2u *"_s0", 3 0, L_0x10ba1c008;  1 drivers
v0x7fd721c345f0_0 .net "bitClock", 0 0, L_0x7fd721c38580;  alias, 1 drivers
v0x7fd721c34690_0 .net "bitProgress", 3 0, v0x7fd721c342b0_0;  1 drivers
v0x7fd721c34760_0 .net "clk", 0 0, L_0x7fd721c38340;  alias, 1 drivers
v0x7fd721c34810_0 .net "enable", 0 0, v0x7fd721c37760_0;  1 drivers
v0x7fd721c34920_0 .net "nextChar", 0 0, L_0x7fd721c388c0;  alias, 1 drivers
v0x7fd721c349b0_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c34a80_0 .net "whichBit", 3 0, v0x7fd721c33df0_0;  1 drivers
L_0x7fd721c38580 .cmp/eq 4, v0x7fd721c342b0_0, L_0x10ba1c008;
S_0x7fd721c33650 .scope module, "bic_in" "bic" 4 14, 5 5 0, S_0x7fd721c333e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nextChar"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 4 "whichBit"
v0x7fd721c33900_0 .net *"_s0", 31 0, L_0x7fd721c38750;  1 drivers
L_0x10ba1c050 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd721c339c0_0 .net *"_s3", 27 0, L_0x10ba1c050;  1 drivers
L_0x10ba1c098 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fd721c33a70_0 .net/2u *"_s4", 31 0, L_0x10ba1c098;  1 drivers
v0x7fd721c33b30_0 .net "clk", 0 0, L_0x7fd721c38580;  alias, 1 drivers
v0x7fd721c33bd0_0 .net "enable", 0 0, v0x7fd721c37760_0;  alias, 1 drivers
v0x7fd721c33cb0_0 .net "nextChar", 0 0, L_0x7fd721c388c0;  alias, 1 drivers
v0x7fd721c33d50_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c33df0_0 .var "whichBit", 3 0;
E_0x7fd721c338b0 .event posedge, v0x7fd721c33b30_0;
L_0x7fd721c38750 .concat [ 4 28 0 0], v0x7fd721c33df0_0, L_0x10ba1c050;
L_0x7fd721c388c0 .cmp/eq 32, L_0x7fd721c38750, L_0x10ba1c098;
S_0x7fd721c33f20 .scope module, "bsc_in" "bsc" 4 13, 6 6 0, S_0x7fd721c333e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fd721c34160_0 .net "bitProgress", 3 0, v0x7fd721c342b0_0;  alias, 1 drivers
v0x7fd721c34210_0 .net "clk", 0 0, L_0x7fd721c38340;  alias, 1 drivers
v0x7fd721c342b0_0 .var "count", 3 0;
v0x7fd721c34370_0 .net "enable", 0 0, v0x7fd721c37760_0;  alias, 1 drivers
v0x7fd721c34420_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
E_0x7fd721c34130 .event posedge, v0x7fd721c34210_0;
S_0x7fd721c34b40 .scope module, "countOut" "bitCounter" 2 61, 4 3 0, S_0x7fd721c1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bitClock"
    .port_info 1 /OUTPUT 1 "nextChar"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /OUTPUT 4 "whichBit"
L_0x10ba1c0e0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x7fd721c35c90_0 .net/2u *"_s0", 3 0, L_0x10ba1c0e0;  1 drivers
v0x7fd721c35d20_0 .net "bitClock", 0 0, L_0x7fd721c38a90;  alias, 1 drivers
v0x7fd721c35db0_0 .net "bitProgress", 3 0, v0x7fd721c359d0_0;  1 drivers
v0x7fd721c35e80_0 .net "clk", 0 0, L_0x7fd721c38340;  alias, 1 drivers
v0x7fd721c35f10_0 .net "enable", 0 0, o0x10b9ea6c8;  alias, 0 drivers
v0x7fd721c36020_0 .net "nextChar", 0 0, L_0x7fd721c38dc0;  alias, 1 drivers
v0x7fd721c360b0_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c36140_0 .net "whichBit", 3 0, v0x7fd721c35520_0;  1 drivers
L_0x7fd721c38a90 .cmp/eq 4, v0x7fd721c359d0_0, L_0x10ba1c0e0;
S_0x7fd721c34da0 .scope module, "bic_in" "bic" 4 14, 5 5 0, S_0x7fd721c34b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nextChar"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 4 "whichBit"
v0x7fd721c35040_0 .net *"_s0", 31 0, L_0x7fd721c38c60;  1 drivers
L_0x10ba1c128 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd721c35100_0 .net *"_s3", 27 0, L_0x10ba1c128;  1 drivers
L_0x10ba1c170 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fd721c351b0_0 .net/2u *"_s4", 31 0, L_0x10ba1c170;  1 drivers
v0x7fd721c35270_0 .net "clk", 0 0, L_0x7fd721c38a90;  alias, 1 drivers
v0x7fd721c35310_0 .net "enable", 0 0, o0x10b9ea6c8;  alias, 0 drivers
v0x7fd721c353f0_0 .net "nextChar", 0 0, L_0x7fd721c38dc0;  alias, 1 drivers
v0x7fd721c35490_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c35520_0 .var "whichBit", 3 0;
E_0x7fd721c35000 .event posedge, v0x7fd721c35270_0;
L_0x7fd721c38c60 .concat [ 4 28 0 0], v0x7fd721c35520_0, L_0x10ba1c128;
L_0x7fd721c38dc0 .cmp/eq 32, L_0x7fd721c38c60, L_0x10ba1c170;
S_0x7fd721c35650 .scope module, "bsc_in" "bsc" 4 13, 6 6 0, S_0x7fd721c34b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fd721c35860_0 .net "bitProgress", 3 0, v0x7fd721c359d0_0;  alias, 1 drivers
v0x7fd721c358f0_0 .net "clk", 0 0, L_0x7fd721c38340;  alias, 1 drivers
v0x7fd721c359d0_0 .var "count", 3 0;
v0x7fd721c35a60_0 .net "enable", 0 0, o0x10b9ea6c8;  alias, 0 drivers
v0x7fd721c35b10_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
S_0x7fd721c36220 .scope module, "psOut" "psShiftReg" 2 64, 7 3 0, S_0x7fd721c1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 10 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0x7fd721c36450_0 .net "clk", 0 0, L_0x7fd721c38a90;  alias, 1 drivers
v0x7fd721c36530_0 .var "data", 9 0;
v0x7fd721c365d0_0 .net "load", 0 0, o0x10b9eaae8;  alias, 0 drivers
v0x7fd721c36680_0 .net "parallelIn", 9 0, o0x10b9eab18;  alias, 0 drivers
v0x7fd721c36720_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c367f0_0 .net8 "serialOut", 0 0, RS_0x10b9eab48;  alias, 2 drivers
L_0x7fd721c38ee0 .part v0x7fd721c36530_0, 0, 1;
S_0x7fd721c36910 .scope module, "spIn" "spShiftReg" 2 54, 8 3 0, S_0x7fd721c1bba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
L_0x7fd721c389e0 .functor BUFZ 10, v0x7fd721c36c30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fd721c36b60_0 .net "clk", 0 0, L_0x7fd721c38580;  alias, 1 drivers
v0x7fd721c36c30_0 .var "data", 9 0;
v0x7fd721c36cc0_0 .net "parallelOut", 9 0, L_0x7fd721c389e0;  alias, 1 drivers
v0x7fd721c36d50_0 .net "rst", 0 0, v0x7fd721c38200_0;  alias, 1 drivers
v0x7fd721c36de0_0 .net "serialIn", 0 0, o0x10b9eacc8;  alias, 0 drivers
    .scope S_0x7fd721c20140;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd721c33240_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fd721c20140;
T_1 ;
    %wait E_0x7fd721c1f3d0;
    %load/vec4 v0x7fd721c33240_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fd721c33240_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd721c33f20;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd721c342b0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x7fd721c33f20;
T_3 ;
    %wait E_0x7fd721c34130;
    %load/vec4 v0x7fd721c34420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c342b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd721c34370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fd721c342b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd721c342b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c342b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd721c33650;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd721c33df0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7fd721c33650;
T_5 ;
    %wait E_0x7fd721c338b0;
    %load/vec4 v0x7fd721c33d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c33df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd721c33bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fd721c33df0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x7fd721c33df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd721c33df0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c33df0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c33df0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd721c36910;
T_6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd721c36c30_0, 0, 10;
    %end;
    .thread T_6;
    .scope S_0x7fd721c36910;
T_7 ;
    %wait E_0x7fd721c338b0;
    %load/vec4 v0x7fd721c36d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fd721c36c30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fd721c36c30_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x7fd721c36de0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd721c36c30_0, 0, 10;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd721c35650;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd721c359d0_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x7fd721c35650;
T_9 ;
    %wait E_0x7fd721c34130;
    %load/vec4 v0x7fd721c35b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c359d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fd721c35a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fd721c359d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd721c359d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c359d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd721c34da0;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd721c35520_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0x7fd721c34da0;
T_11 ;
    %wait E_0x7fd721c35000;
    %load/vec4 v0x7fd721c35490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c35520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd721c35310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fd721c35520_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fd721c35520_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd721c35520_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c35520_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd721c35520_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd721c36220;
T_12 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fd721c36530_0, 0, 10;
    %end;
    .thread T_12;
    .scope S_0x7fd721c36220;
T_13 ;
    %wait E_0x7fd721c35000;
    %load/vec4 v0x7fd721c36720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fd721c36530_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd721c365d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fd721c36680_0;
    %assign/vec4 v0x7fd721c36530_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fd721c36530_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd721c36530_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd721c1bba0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fd721c1bba0;
T_15 ;
    %wait E_0x7fd721c25e40;
    %load/vec4 v0x7fd721c37760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x7fd721c37d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
T_15.5 ;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x7fd721c37250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd721c37760_0, 0, 1;
T_15.7 ;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd721c1bba0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c37620_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fd721c1bba0;
T_17 ;
    %wait E_0x7fd721c258a0;
    %load/vec4 v0x7fd721c36fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fd721c37990_0;
    %pad/u 1;
    %store/vec4 v0x7fd721c37620_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fd721c37a20_0;
    %pad/u 1;
    %store/vec4 v0x7fd721c37620_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fd721c250d0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd721c38010_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7fd721c250d0;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x7fd721c38010_0;
    %inv;
    %store/vec4 v0x7fd721c38010_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fd721c250d0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd721c38200_0, 0;
    %wait E_0x7fd721c1f3d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd721c38200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd721c37f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd721c380a0_0, 0;
    %wait E_0x7fd721c1f3d0;
    %wait E_0x7fd721c1f3d0;
    %wait E_0x7fd721c1f3d0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x7fd721c250d0;
T_21 ;
    %vpi_call 2 107 "$dumpfile", "SPS_interface.vcd" {0 0 0};
    %vpi_call 2 108 "$dumpvars" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPS_interface.v";
    "./clock_divider.v";
    "./bitCounter.v";
    "./bic.v";
    "./bsc.v";
    "./psShiftReg.v";
    "./spShiftReg.v";
