.comment arachne-pnr 0.1+310+0 (git sha1 5d830dd, g++ 7.3.0-16ubuntu3 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000001100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 16 0
000000111000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000010000000000010
000001010000000000
000001110000000001
000000001001100001
000000000000000101
000000000011011000
001000000000000000
000000000001100000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000010000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000011110000000010
000101011000000000
000001110000000001
000000001000000001
000000000000000001
000000000001010000
001110000000000000
000011110000000000
000000000000000000
000100000000000001
000000000010000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 31 0
000011110000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000010000001000000
000000000000000001000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000100111000000000001000001000000001000000000
000010000000000000000000000000001010000000000000001000
000000000000000011000000010011100001000000001000000000
000000001100000000100010110000101011000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000101000011100000001001000000000000000000
000000000110000001000010010111100000000000001000000000
000000000000000000100010100000101010000000000000000000
000000000000000000000110100111000001000000001000000000
000000000000001101000100000000001100000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000001101100011100000101101000000000000000000
000000000100000000000000000001100000000000001000000000
000010000000000001000000000000001100000000000000000000
000000000000000001000011000111100000000000001000000000
000000000000000000100000000000001011000000000000000000
.logic_tile 6 1
000000001010000111000000000011100000000000001000000000
000000000110000000000011110000101101000000000000001000
000000000000001111000111100111100000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000011000000000111000000000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000100000000111000111100001000000001000000000
000000000001010011000111010000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000010010000010011000000001000000000000000000000
000000000000001000000110100001000001000000001000000000
000000000000001011000100000000101000000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000000001000010000011100001000000001000000000
000000000000000000100100000000001001000000000000000000
.logic_tile 7 1
000000000000000000000011000001100000000000001000000000
000000000000000111000011000000000000000000000000001000
000000000000000111100011000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000010000000000000000000001000001100111000000100
000000000000010000000000000000001001110011000000000000
000001000000101000000000000000001001001100111000000010
000000100001001011000000000000001001110011000000000000
000000000100000000000000000000001000001100111001000000
000000000000000000000000000000001110110011000000000000
000100000000100000000000000000001001001100111001000000
000000000001010000000000000000001010110011000000000000
000000000000000111100000000000001000001100111000000000
000100000000000000000011110000001000110011000000000010
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001111110011000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 1
000000000110000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000010111101000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 10 1
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 11 1
000000000001000000000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000010100000100000000000001000000000000010000000000000
000000000000010000000000000001000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101100000000001000100000100
000000000010000000000000000101000000000011000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000001000000000000000000000010000000000000
000000000000000000000011101011000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000100000000000001001000000000000000000000000
000110100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000011000000000000010000000000100
000000000000001111000011110011000000000000000000000000
000010100000000000000000001000000000000010000010000000
000001000000001001000000001111000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000011100001000000000000000000000100
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000010100000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000010001000000000000010000000000001
000000000000100000000100001101000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000111000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000010
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000010
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000001111000000010
000011011000000000
000000000000000000
000000000000000001
000000000000000001
000000000001010001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000001000000000111000000001000000000000010000010000000
000000100000000000000011111001000000000000000001000000
000000000001011111100000001000000000000010000001000000
000000000000101011000011000001000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001001000000000000000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000011
000001000000000000000000001000000000000010000000000000
000000100000000000000000000001000000000000000000000001
000000000000000001000000001000000000000010000000000000
000000000000000000100000000011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000001111000000000111000000000000000000000000
.logic_tile 5 2
000110000000001101100011100111100000000000001000000000
000100000000000111000111000000001010000000000000010000
000000000000010101100000000101000000000000001000000000
000000000000100000000000000000101000000000000000000000
000000000000100111000111100011100000000000001000000000
000000001010000000100100000000101001000000000000000000
000000000000001011100110100001000001000000001000000000
000000000000001101000000000000001000000000000000000000
000001000000000000000000000111100001000000001000000000
000000000000000000000011100000101011000000000000000000
000001000000000101000010000011100001000000001000000000
000010001100000001100100000000001100000000000000000000
000001000000000000000000000001000001000000001000000000
000110000001000000000000000000101010000000000000000000
000001001010101000000000010011000001000000001000000000
000000101110011011000011010000101010000000000000000000
.logic_tile 6 2
000001000001010000000111110111000001000000001000000000
000010000000101011000110110000001000000000000000010000
000000100001011000000110110011100001000000001000000000
000001000000000111000111110000101011000000000000000000
000100000000010000000000000011100001000000001000000000
000000001110000000010000000000101010000000000000000000
000000000000001011000000000001100000000000001000000000
000000000000001111000011000000101111000000000000000000
000000000001000000000000010111100000000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000110010000001001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000001111000011100000001000000000000000000000
000000100010000011000000000011000001000000001000000000
000001000000000000000010010000101001000000000000000000
.logic_tile 7 2
000000000001010011000000000000001000001100111010000000
000000000010100000100000000000001110110011000000010000
000000000000000000000000000000001000001100111000000000
000000100000000000000011000000001000110011000010000000
000000000000010000000011000000001001001100111000000000
000000000000100011000100000000001001110011000010000000
000000000000000101100000000000001001001100111000000000
000000000000000000100000000000001101110011000000100000
000000100000000000010000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000
000000001011010000000111100000001001001100111001000000
000000001111110000000100000000001111110011000000000000
000000000000000111000000000000001000001100111000100000
000000000000000000100000000000001011110011000000000000
000000000001000000000000000000001000001100111000000010
000000000110000000010011110000001010110011000000000000
.ramt_tile 8 2
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000010000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000011000000000000010000001000000
000011100000000000000011111101000000000000000001000000
011010101101010000000110000000000000000000000000000000
000001000001110000000010110000000000000000000000000000
110001000000000000000011100000000000000010000001000000
110110000000000000000000001001000000000000000000000000
000001000010001000010110010000000000000000000000000000
000000000000100001000011100000000000000000000000000000
000000000000000001000000000011000000000000000000000000
000001000000000000100000001101000000000001000000000000
000100001010100000000000011000000000000010000000100000
000100001100001001000010001101000000000000000000000000
000000001010000000000011011111001111111100110101000000
000000000000000001000110101011011100111110110000000010
000000000000000000000010001111111001111100110110000000
000000000100000000000000001001111010111110110000100001
.logic_tile 10 2
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
011010100000001000000111100000000000000000000000000000
000001000000001011000100000000000000000000000000000000
110100000000000111100111100001100000000000010000000000
000000000000000000000111010011101101000000110000000000
000000000001000000000000001001100000000000110000000000
000000000000000000000000000011001000000000010000000001
000001000000000000000000000000000000000000000000000000
000010100000001001000010100000000000000000000000000000
001100000000000111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000001000000000010000000000101
000110000000000000000000001101100000000000000001000010
000000000000000000000000000101011101000000000100000000
000000000010000000000010011101001111100000000000100000
.logic_tile 11 2
000011100000000000000111100001000000000000000000000000
000011100000000111000100000011100000000001000000000000
011001001000000001100110010001000001000000110000000000
000000100000000000000010100101001001000000010000000000
110000001000000001100110000000000000000000000000000000
110000000001011001000000000000000000000000000000000000
000000000000001000000000000011100001000000010000000000
000000000000000001000000001011101111000000110000000000
000000000000000000000111001001000000000000000000000000
000000000000000111000000000011100000000001000000000000
000000000000000001000000001111101011111100110100000000
000000000000000111100011110001011010111110110001000001
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000011001101010111100110101000001
000000000000010000100011010011101110111110110001100000
.logic_tile 12 2
000000000000001111100000011001100001000010100001000000
000010100000001111000010001101101000000001100000000000
011000100000101001100110100000000000000000000000000000
000000001001001111000100000000000000000000000000000000
010001000000000000000011101111100001000000110000000000
110010000000000000000000000011001111000000010000000000
000001000000000000000110100000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000101000000000000011100000000000000000000000
000000000000001101000011110001100000000001000000000000
000000000110000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
001000000000000000000110001001001001111100110101000000
000000000000000001000010111111011000111110110000100000
.logic_tile 13 2
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001001000000000010100001000000
000000000001010000000000001101101110000001100000000000
000011101011000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001001100000000000000000000000000000000000000000
.logic_tile 14 2
001001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000010001000000001001100000000011000010000100
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100001000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101101100001000001110100000010
000000000000000000000000000111101101000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000101000000101000000000000000000000000000000000000
.logic_tile 16 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000001000000000000101011001000000000100000000
000000000000000111000000000111101100100000000000100000
110000000000000000000010000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
001000100000001000000000000011111001000000000100000000
000000000000000111000000000111101100100000000000000001
000000000000000000000000010011111010010000000100000000
000000000000001111000011110011001011000000000000000010
000000000000000001000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000001001111100000000000000000000000000000000000
010000000000000000000000010111011001010000000100000000
000000001100000000000011010111001111000000000000000000
.logic_tile 17 2
001010100000000000000111010011111000000000000100000010
000000000000000000000011101111011110100000000000000000
011000100000000000000111000111101010000000000100000000
000001000000000000000000001011011100100000000000000000
010010001010010000000111000101000000000001000100000011
010000000000000000000010111101100000000000000000000000
000000000000000000000111000111101110000000000100000100
000000000000000000000000000011011001100000000000000000
000000000000000111000011100011101101000000000100000000
000000000110000000000100000111011101100000000000000001
000000000001000111100000001111011010000100000110000101
000000000000100000000010010011011101000000000000000001
000000000110000111000011101011011110000100000100000000
000000100000000000000100000111011111000000000000000000
011000000000100111100000001111001010000100000100000000
000000001101010000000010010011011101000000000000000000
.logic_tile 18 2
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000111110000000000000000000000000000
000011100000000000000011110000000000000000000000000000
000000000001001000000111000011000001000010100001000000
000000000000001111000100001011101110000001100000000000
000000000000000000000000000011100001000010100000000000
000000000000000000000000000001101100000001100000100000
000000100000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
.logic_tile 19 2
000010000000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000011100000000010100000000000
000000000010000000000010010111101000000001100000000100
000010000000001000000000000000000000000000000000000000
000001100000000011000000000000000000000000000000000000
001001101110000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
.logic_tile 20 2
000000000000010000000000000101000001000010100001000000
000000000000001111000000001101001000000001100000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000001010000000000110110101000000000001000100000010
100100000000000111000110000001100000000011000000000000
000000100000000001100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110101101100000000001000100000010
000000000001010000000000001011000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100000000110100000000000000000000000000000000000000000
.logic_tile 21 2
000000100000000111100000010000000000000010000000000000
000001000000001001100011111111000000000000000000000100
011000000001000011000000000101001111101000000000000010
000000000000000111000000000101001100100100000000000000
010000000000000111000011100000000000000010000000000000
000000000000000011100111000001000000000000000000000100
000010100000001000000011000101001111101000000010000000
000001000000001111000000001101101100100100000000000000
000000001000000011100000000001101101101000000000000000
000000000000000000100000001001001110100100000000000100
000000001110000111000000001101101111101000000010000000
000000000000000000100000000101101100100100000000000000
000000000000000011100110101000000000000010000000000000
000100000000000000100100000001000000000000000000000000
111000100000000111000000000000000000000000000100000001
100000000000000000100000000001000000000010000010000000
.logic_tile 22 2
000000000000000001000011101000000000000010000000000000
000000000000001111000011011101000000000000000000000000
011000000000000111000110001000000000000010000000000000
000000000000000000000000001001000000000000000000000100
110000000000001000000000010101011000101000000010000000
100000000000001111000011100111101100100100000000000000
000000100000000111000111101001011010101000000000000010
000000000000000000000100001011101110100100000000000000
000000000000001000000000000000000000000010000000000000
000000000000001111000000000001000000000000000000000000
000000000000001000000110100000000000000010000000000000
000001000000000101000000001001000000000000000000000100
000000000000001101110000001101011000101000000000000000
000000000000001111000000000011001100100100000000000010
110000000000000000000110000111100000000001000100000100
100100000000000000000000000001100000000011000000000000
.logic_tile 23 2
000000000000000000000010000001000001000000001000000000
000000000000000011000000000000101100000000000000000000
000000000000000111000000000011001000001100111000000000
000000000000001001000000000000101010110011000000000000
000000000000010000000000000001101000001100111001000000
000000000000100111000000000000001000110011000000000000
000000000000001101100000000111101000001100111001000000
000000000000001011100000000000101110110011000000000000
000001000000001011100000010011001001001100111000000000
000000100000000111100011000000001101110011000000000000
000000000001000000000000000011001001001100111000000000
000001000000101001000010000000001111110011000001000000
000000000000000000000000000101101001001100111000000000
000000000000000001000010000000001010110011000001000000
000000000000000000000011110001101000001100111000000000
000000000010000000000111000000001111110011000000000000
.logic_tile 24 2
000001100000000000000011000111100001000000001000000000
000011100000000111000010100000001010000000000000001000
000001000000000111100111010111001001001100111000000000
000010000000000000000111110000001000110011000001000000
000000000000000000000111100001001001001100111000000000
000000000000000000000100000000101011110011000001000000
000000100000011011100111110001001000001100111000000000
000000000000100111100011010000001101110011000001000000
000000000000000000000011100101101000001100111000000000
000000001000000000000000000000101001110011000001000000
000000000001010111100000010101001001001100111000100000
000000000000000000000011010000101010110011000000000000
000000000000000011000000000011101001001100111000100000
000000000001010000100000000000001001110011000000000000
000000000000001000000000000011101001001100111000100000
000000000000001011000000000000101001110011000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001011000000000000000000
001000000000000101000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000001
000000000000000111100010100000001001001100111000000000
000000000000000101100010100000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000100000000001011110011000000000000
001000000000000000000000000000001000001100111000000000
000000000000000000000011010000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 27 2
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010101101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100001100000000010100000000000
000000000000000000000000001011001100000001100000000000
000000000000000000000110110101100000000010100000000000
000000000000000000000010100001101110000001100000000000
000000000000001000000011111000000000000010000000000000
000000000000000011000111100011000000000000000001000000
000000000000001011100000001001100000000010100000000000
000000000000000011000000000011001110000001100000000000
000000001100001000000000001101100000000010100000000000
000000000000000011000000001111101100000001100000000000
000000000000000000000111000101000000000010100000000000
000000000000010000000100001011101110000001100000000000
.logic_tile 28 2
000000000000001000000110110001000001000001100100000000
000000000000000001000010000101101000000010100010000001
011000000000000101100010011101100001000001100100000000
000000000000000001000010000101101001000010100001100000
010000000000000101100000011101000001000001100100000000
000000000000000000100010101001101000000010100000000101
110000000001001000000110110000000000000000000000000000
010000000010000001000010100000000000000000000000000000
000000000000000000000000000001100001000001100110000100
000000000000000000000000001001001000000010100000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000101100001000001100100000000
010000000000000000000000000001101000000010100000000001
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 3
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000001000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000000001000000010001000000000000010000000000000
000000000000001101000000001011000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000010000000001111000011100011000001000000001000000000
000001000000001111110011000000001000000000000000010000
000000000000001111100000010001100000000000001000000000
000000000000000101000011010000101000000000000000000000
000000100000100001000000010011100000000000001000000000
000000000000010000100010100000101001000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000001011000100000000101011000000000000000000
000000000000100111000000000111100000000000001000000000
000100000000001001100000000000001000000000000000000000
000100000000000000000011100011000001000000001000000000
000000000010000000000100000000001000000000000000000000
000000000000000000010111000001000001000000001000000000
000000000000000000010100000000101011000000000000000000
000010100000000000000000000101000001000000001000000000
000001000000000111000000000000001010000000000000000000
.logic_tile 6 3
000000001000000000000000010101100001000000001000000000
000000000000000000000011110000101000000000000000010000
000000000000000101100000000111100001000000001000000000
000000000000001011100000000000101010000000000000000000
000000000000000000000111100101000001000000001000000000
000000000000001011000110010000101010000000000000000000
000000000000001011000000000101000000000000001000000000
000000000000000111000010010000101010000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000001000010000011000001000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000011100111000001000000001000000000
000000000000001001000100000000001110000000000000000000
.logic_tile 7 3
000001000000100000000011000000001001001100111000000001
000010000000000000000100000000001011110011000000010000
000110100010100000000000000000001000001100111000000000
000001000111010000000011000000001100110011000000000100
000100000001110000000000000000001001001100111001000000
000100000001110000000000000000001001110011000000000000
000000100000000000000011010000001000001100111000000000
000000000000000000000110110000001001110011000000100000
000000000000000111010000000000001001001100111000000000
000000000000000000100000000000001100110011000010000000
000000000000001000010000000000001001001100111000100000
000000000010001011000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001111110011000000000000
000101000000000000000011100000001001001100111000000000
000100100001010111000100000000001110110011000010000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110100000000000000000000000000000
000001000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100100100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 3
000011101010000111100000010000000000000000000000000000
000001100000010000100011110000000000000000000000000000
011000001110000000000111111000000000000010000001000000
000000000000000111000011011011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000100
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000001110000011100110101000000000000010000000100000
000010000000000000100000001001000000000000000000000000
000100000000000000000000001011100000000000010000000000
000000000000010000000000000001001001000000110000000000
000000000110000000000000000000000000000000000100000001
000000001100000000000000000001000000000010000000000000
.logic_tile 10 3
000001000000001000000010101011101001001100000000000000
000000101000000001000110001001111101101100000000000000
011000000001010111000010011001100000000000000000000000
000000001000100111100111000011000000000001000000000000
010000000000000011000011001101100000000000000000000000
110000000000101101000010110101000000000001000000000000
000000000000000111000111011111001000111100110100000011
000001000000000111010111010111011100111110110010000000
000000100000000001100011010001101010111100110110000010
000000000000001111000010000011011101111110110000000000
000000100000000111100010011011100000000011010110000100
000000000000000001000010001101001010000011000010000000
000001000000100011100000001111000000000011010100100000
000110100010001001100000001101001000000011000001000000
000000000000000000000000001111001010111100110101000000
000000000100000101000000001001001101111110110011000000
.logic_tile 11 3
000000001100001111000011100011000000000000001000000000
000000000000001011000111100000001010000000000000000000
000100000001000011100000000001001000001100111000000000
000000000010000000100000000000101001110011000010000000
001000000001010001000000000001001001001100111000000000
000000000000000000100000000000001010110011000000000000
000001000000000111100110000001001001001100111000000000
000010000000000000000100000000001100110011000000000010
000001000001111111000111100011101000001100111000100000
000010100000111111000011110000101100110011000000000000
001000000000001101100110100011001001001100111000000000
000010100000001111000100000000101000110011000001000000
000001000000000000000000000011001001001100111000000000
000010100000000000000000000000101011110011000000000000
000000000000001000000000000011101001001100111001000000
000000000000100111000000000000001110110011000010000000
.logic_tile 12 3
000000000000000111010111101001000000000000000000000000
000000000001010111000111110111000000000001000000000000
011000000010001001100111010011100001000000110000000000
000001000000001011000010001011001000000000010000000000
010000001010000001100111110001000000000000000000000000
010100000000000000000111100001000000000001000000000000
000000000000001000000111101111001101000011000001000000
000110001011000001000011000111111101000011010000000000
000010000101101000000110110111100001000000110000000000
000001000000010001000110001111001001000000010000000000
000010000000001000000110001101001010111100110100000010
000000000010001111000000001001101011111110110001100000
000001000000100000000110101001011010111100110101000100
000010100000000000000100000001101100111110110000000000
000000000000101011000000000101100001000011000100100010
000000000101011111000000001001101011000011010010000000
.logic_tile 13 3
000000000000000111000111010011100001000000010000000000
000000100000000111000010000001001000000000110000000000
011000000000000001100110000111100000000010100000000010
000000001000001011000011111011001100000001100000000000
110011000000001111000000000101001110010010100000000000
010101000000010001000011000001101110110011110000000000
000000000001011111100000000001100000000000110001000000
000000000000000001100011110001101001000000010000000000
000000000000000111000111111001000000000000000010000100
000000000100000000100111111001000000000001000001000000
000000000000000011100000011101001001001100000000000000
000000000000100000100011101101011001101100000000000000
000010000000000011100110101101101010111100110100000000
000001000000000001000000000101001111111110110010000010
000001000110000111000000001011100001000011010100000000
000010000000000000000000000011101000000011000010000010
.logic_tile 14 3
000000000000000001000010000000000000000000000000000000
000000100001010111000010010000000000000000000000000000
000000001000100000000000000001000000000000000000000000
000000000001000000000000001011000000000001000001000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000010000000010011000001000000000001000000000000
000000000000000000000011000011100001000010100000000010
000010100000000000000000001001001101000001100000000000
000100000000000111100000000000000000000000000000000000
000100000010000000100010010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010100001000000
000000000000000000000000001101001001000001100000000000
.logic_tile 15 3
000000000000000001000011111011000001000010000000000000
000000000000000011000010110001101001000000000000000001
011000000000001001100111010001101011000011000000000000
000000000000000001000110000001011011000010000000000000
010000000000001001000110011001101010010100110000000001
010000100000000001100011100001011110000000110000000000
000000000000000001100011111101101010010000000000000000
000000000000000000000010001001001010000000000000000000
000000000000001000010011101011101000100000000100000000
000000000000001011000100001011111100000000000000000000
000110100000000000010011001011011100000100000100000000
000001000100000000000110001011011001000000000000000000
000000000000001001100000000111100000000001000100000000
000000100000001011000000000001100000000000000000000000
010000001000000000000011100111111011010000000101000000
000000000000000000000010000111111111000000000000000000
.logic_tile 16 3
001011001100001101000110001101001100010000000000000000
000011000000000011000010001101111011000000000000000000
011000000000000001000010101001001001000010000000000000
000010000000001101000000001101011001000000000000000000
000000001000001001100010100011100001000010100000000100
000000000000000001000110010011101110000001100000000000
001000000000000101100010110101111001000010000000000000
000000000011010101010011010001001110000000000000000000
010001000000101000000110101101001000100000000000000000
110010000000011111000000001011011110000000000000000100
000000000000000000000011111101000001000011000100000001
000000000000000000000010100101001000000010000000000000
000000000110000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
.logic_tile 17 3
000000000000001101000111001001001010000010000000000000
000000000000000001000110110111111010000000000000000000
011100000000001011100010101111101100000010000000000000
000000000000000111100010010011101000000000000000000000
000011100000000101000010100001100001000000100001000000
000010000000001001100011001111001011000000000000000100
000000000000000001100111000011101001000010000000000000
000000000000000101000010100011011011000000000000000000
000000000010100011100011100101100000000010000010100000
000000000000010001000000001101000000000000000001000001
000001001110001101100000001001100000000010000000000000
000010100000001111100000001001100000000000000000000000
001000000000010011100010000011000001000000010000000000
000000000000000000000000000001101010000000000000000000
010000000000000011100011000111011011111011110100000010
010000000000000000100000000101001011111111110011100001
.logic_tile 18 3
000010001100100001010110011011111110110011000000000000
000001000000010000100011110111001110000000000000000000
000000001101001001000000010111111010010000000000000010
000000000000000001100011101101111001000000000000000000
000010100000101111000010010111000000000000000000000000
000001000000010011000010001011000000000011000000000000
000010000000001000000110001001101100000100000000000000
000000000110000101000000000001101000100000000000000000
000000000000001000000111110101101110101011010000000000
000000000000000001000111110101001101001011010000000000
000000000001011001000010000001011001001100000000000010
000001000000001111000100001101101101001000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000011100110100011101010110011000000000000
000000000010000001000000001011011010000000000000000000
.logic_tile 19 3
000001000000000001100011000001111110101000000000000000
000010000010000011000011100001011101100100000000000000
000000000000001111100011100000000000000010000000000000
000000001100000001000000001101000000000000000010000000
000010100000001111100000010001011110101000000000000000
000000000000000001100011100101111101100100000000000100
000000000000000000000011101111111000001100000000000010
000000000000101011000000001011101010001000000000000000
000000000000001000000000000101111000101011010000000000
000000000000001011000011101001011100001011010000000000
000000001111000000000110000000000000001111000000000000
000000000000000000000000000000001000110000110000000000
000000000000001000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000001110000000000011110101100000000000000000000000
000100001100000000000111100111100000000011000000000000
.logic_tile 20 3
000000000000000111000011111101011111101000000000000000
000000000000000000100111110101101011100100000000000100
011000000000001001000011110001011100101000000000000001
010001000010001101000111101001111100100100000000000000
110000001001011111100111111101011111101000000000000000
100000000000101101100010111001001011100100000000000100
000000000000000101100010000001111100101000000000000001
000000000000001001100111000001011100100100000000000000
110000000000000001000000001000000000000010000000000000
010010100110000111100000001111000000000000000000000000
000000000001010000000000001101011100101000000000000000
000001000000100000000010001001011100100100000000000001
000010100000000000000000000101111111101000000000000000
000001100000000000000000001101101011100100000000000001
000010000001000000000110001011000001000001100101000000
000000001100000001000000000101001000000010100001000000
.logic_tile 21 3
000100000000101111000010100001011101101100010000000010
000100000000011111000111111011011000101100100000000000
011000100000000111100000001001111110101100010000000000
000000000000001001000010111111111010101100100000000000
000000000000000001100110011101111101101100010000000000
000000000000001001000010000011011000101100100000000000
000000000000000000000010101101111110101100010000000000
000100000000001101000110011101111010101100100000000000
000001000100000000000111110001011101101100010000000000
000010000000000000000110101111111000101100100000000100
000000000000001000000111010001001010111001000100000010
000000000100100101000110111011011010111010000000000000
000000100000100000000110101111001011111001000100000000
000100000000010001000000001011011000111010000000000010
000000000000000000000111011001001010111001000100000000
000000001000000000000110100001101010111010000000000100
.logic_tile 22 3
000000000000000001000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100111000000000000000000001000000000
000000100000000101100100000000001000000000000000000000
000100000000000000000000000000001001001100111000000000
000000000001000101000000000000001100110011000000000000
000000000110000000000000000000001000001100111000000000
000100000000000000000000000000001010110011000000000000
000010000001010000000000000000001001001100111000000000
000001000000100000000000000000001000110011000000000000
000000000000000000000111110000001001001100111010000000
000000100010000011000010010000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000010100000000000010000000000001101110011000000000000
001010100000000000000000000000001001001100111000000000
000001000000000000000000000000001001110011000000000100
.logic_tile 23 3
000000000000001000000000000011101001001100111000000000
000000000000001111010000000000101111110011000010010000
000000000100000101100011110011101001001100111001000000
000000000000000000100011000000101110110011000000000000
000000000001010000000110100001101000001100111000000000
000000000000100000000100000000101011110011000001000000
001001000001000011100000000011101000001100111000000000
000010000000000000100000000000001100110011000001000000
000111101101000011100111100111001000001100111000100000
000101100000000000100000000000101000110011000000000000
000000001011010001000011110111001000001100111000000000
000000000001001001100111000000001101110011000001000000
000000000000000111100000010001101001001100111000000000
000000000000000000000011000000001001110011000010000000
000000001000000000000010000101101001001100111000000000
000000001000000111010100000000001100110011000001000000
.logic_tile 24 3
000011000000001011000111110011101000001100111001000000
000010100000001011000111110000101000110011000000010000
000001000000000101100000000001101000001100111001000000
000010000000001001100000000000001000110011000000000000
000010100001010111000011000111101000001100111001000000
000001000000000000100000000000001100110011000000000000
000000000000101000000000010001001001001100111010000000
000100001000010011000011000000101000110011000000000000
000000000000100000000000000111101000001100111010000000
000000000001000111000000000000101010110011000000000000
000000000000000000000011110011101001001100111000100000
000000000000000000000011110000101011110011000000000000
000000001110000000000000000001001000001100111000100000
000000000000000000000000000000101011110011000000000000
000000000111001011100000010111101001001100111000100000
000000000000000111100011010000001010110011000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000101000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001100110011000000010000
000000000000001000000000000000001000001100111000000010
000000000000001001000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000010
000000000001010000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001100110011000000000000
000000000100001101100110110000001000001100111000000001
000000000000000111000010100000001101110011000000000000
000000000000001000000000000000001000001100111000000010
000000000000000101000000000000001110110011000000000000
000000000000000000000000010000001001001100111000000010
000000000000001111000011100000001100110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001111110011000000000000
.logic_tile 27 3
000000000000000000000000000000000000000010000000000000
000000000000000000000010011001000000000000000001000000
011000000000000000000000001000000000000010000001000000
000000000000000000000011111011000000000000000000000000
110000000000000000000000000000000000000010000000000000
100000000000000000000000000011000000000000000001000000
000011100000000001100110010000000000000010000001000000
000000100000000000000010001011000000000000000000000000
000000000000001000000111001000000000000010000000100000
000000001010001011000000001001000000000000000000000000
000010000000101101100010001101100000000001000100000000
000001000001000101000100000011000000000011000001000000
000000000000000000000000011101100000000001000110000000
000000000000000000000010100011100000000011000001000000
110000001100000000000000000101100000000001000100100000
100000000000000000000000001111100000000011000000000000
.logic_tile 28 3
000000000000000000000000011101011000000010000000000000
000000000100000000000010000001101010000000000001000000
011000000000101001100000001000000000000000000101000000
000000000001010001000000000001000000000010000000000000
010000000000000001100000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
001010100000001000000000001000000000000000000100000100
000000000000000001000000000101000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000001111000011001011000001000001100100100000
010000000000001111000100001111001000000010100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000011000001000001100100000000
000100000000000000000000001011001000000010100010000010
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 4 4
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 5 4
000000001101000101000011110101000000000000001000000000
000000000000000111100011010000001000000000000000010000
000000000000000011000000010011100001000000001000000000
000000000000001101100011110000101101000000000000000000
000000101110000001000000000001000000000000001000000000
000010000000001001100000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000011000000000000101000000000000000000000
000011000000000000000000000111000001000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000001011000000010110111000000000000001000000000
000000000100000011000011010000101111000000000000000000
000100000000000111100000000111100000000000001000000000
000100000000000000000000000000001000000000000000000000
.logic_tile 6 4
000110000000001111100111100111000001000000001000000000
000001001100000011000100000000101100000000000000010000
000001000010000111100010110101100001000000001000000000
000010100000000111010111100000101001000000000000000000
001000000100100000000010100011100001000000001000000000
000000000000000000010100000000001001000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000100000000101101000000000000000000
000010100001010101000010100001000001000000001000000000
000000000000100000100000000000101000000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000101010000000000001000000000000000000000
000000000000100000000111100001100000000000001000000000
000000000000000000000011000000001011000000000000000000
000001000110000011000000000001001000111100001000000000
000010100000000000000000000000001100111100000000000000
.logic_tile 7 4
000001000101000111000010100000001001001100111000000001
000000000000100000000100000000001000110011000000010000
000001000000000000000000000000001001001100111000000100
000000000000001101000000000000001101110011000000000000
000011000100100111100000000000001001001100111000000100
000011000001011011110000000000001100110011000000000000
000000000000000000010000000000001000001100111000000000
000000000000000000010000000000001001110011000010000000
000000000100100000000000000000001000001100111000000000
000000000000010000000000000000001010110011000000000100
000101100001010000000010100000001000001100111001000000
000001000000101111000100000000001010110011000000000000
000000000010000000000010100000001000001100111000000000
000010000000000000000100000000001111110011000000000010
000000000000000000000000000000001000001100110000000010
000000000000000000000000000000001000110011000000000000
.ramt_tile 8 4
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000010000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 9 4
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011011000000001000000000001011101101000011100000000000
000001001000001001000000001111101010000011000000000000
010000000000000111100011100000000000000010000000000000
110001000000000000000000000101000000000000000000000100
000000000001010000000000000000000000000000000000000000
000000001100101001000000000000000000000000000000000000
000001000010101000000000000011100001000010100000100000
000000100000001111000010101011001111000001100000000000
000000000000000111000000011000000000000010000000000100
000000000000000000100011110111000000000000000000000000
000000100110000000000000001000000000000010000000100000
000000000000000000000000000001000000000000000001000000
000000001100000000000111000000000000000000000100000000
000010100000000101000010000001000000000010000010000100
.logic_tile 10 4
000010000001011000000111100101111101001100000000000000
000001001010101111000111000001001111101100000000000000
011001100001001001100111010101000000000000010000000000
010010100101100011000111001101101101000000110000000000
110000000001010101100111100001000001000000010000000000
000001000010100000010111001001101110000000110000000000
000000000001010011100111100011011000010010100000000000
000000000000001011000011101101001111110011110000000000
000010101101010000000110100001000001000000010010000000
000000000000110101000011111001101011000000110000000000
000000000010000101000011101101111001000011100000000000
000000000000010111100111101101011111000011000000000000
000000100000010111100000001001111000111011110100000000
000001000000110000100011011011101110110011110000000010
110000000000001101100111001011001011111011110100000001
010000000010001111100010001011101110110011110000000000
.logic_tile 11 4
000000000001110000000000010011001000001100111000000000
000000000100100000000011110000101011110011000000010000
000000100000000111000110110001001001001100111000000100
000000000000001111000010010000101111110011000000000000
000001101110000000010010000011101001001100111000000000
000010001110001001000100000000101001110011000001000000
000000000000000000000010010111101001001100111000000000
000000000000000000010010100000101000110011000000000000
000001001011010000000111000101101001001100111000000000
000010001110110000000100000000101000110011000000000000
000000100000000000000011100111001000001100111010000000
000000000000000000000000000000001111110011000000000000
000001001010100011100111010001101001001100111000000000
000010000001010000100010100000101011110011000000000010
000000000000000000000011100111001000001100111000000000
000001000001000000000110110000101010110011000000100000
.logic_tile 12 4
000101000001111001000011111001000001000000010000000000
000000101100000101100111111001001101000000110000000000
011100100000001111100111001111100000000000000000000000
000001000000001101100111000001000000000001000000000000
110001001000011001100010001101101000111100110101000000
110010001110000001000110000011011011111110110001000001
000000000000001101000010011001000000000011000100000101
000001000000001001100111111101001110000011010001000010
000000000000000000000000010101111000111100110110000110
000000000000001111000010100011011110111110110000000000
000000000010001000000010101001001100111100110101000000
000000101010000111000110111011111011111110110000000100
000110100000001001000011101101101010111100110101100000
000001000000000101000000000001001010111110110001000000
000000000001001111000000011101111011111100110110100000
000000000000000101100011001111101110111110110000100100
.logic_tile 13 4
000010100001000001100010000001101101000011000000000000
000001000000000111000110010011011011000011010000000000
011000000000000111100111101001111111111111000000000000
000000100000000011000011110011011001010111000000000000
010000000001011000010011101111000001000000110000000000
110100001110001011000010010101001001000000010000000000
000000100000000111100111000011100000000000000000000000
000001000001000000000010010001100000000001000000000000
000000000001000000000110001111100000000000000000000000
000001000001000111000000000011100000000001000000000000
000000000000001001000010010001001001001111110000100000
000001000000000011000011111001011101000110100000000000
000000000000100001000000000101011011111111000000000000
000000000000000111000000000111111110010111000000100000
000000100000000111100110110000000000000000000100000001
000000000000010000100011110101000000000010000000000001
.logic_tile 14 4
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010001000000001001100000000000000010000000
000000000000100000100000000011000000000001000000000000
000000000000100000000000001111101010010010100000000000
000000100000000000000000000111101110110011110000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000011011000010000000000000000000000000000000
000000000000000000000010100000000000000000000110000000
000000001010001001000000001111000000000010000000000100
.logic_tile 15 4
000001000000001111000111000111001101010100010000000000
000010000001010001000010011111001111111000010000000000
011000000000000111000011111011101100010100000000000100
000000000000000000100011110001101001011000000000000000
010010001000100111000000011101101110010010100000000000
010001000010010000000010001111011111110011110000000000
000000000000000000010010000000000000000010000000000000
000000000000001101000111010111000000000000000000000000
000001000000000011000000000000000000000000000100100110
000000100000000001100000000111000000000010000000000000
000000000000000000000011010001100000000011010100000000
000000001010000000000010110001101011000011000000000100
000000000000000011100010000001100000000001110100000010
000000000000000001000011010101101000000000110000000000
010000000001000000000011001101100001000011010100000000
000000000000100000000000001011101011000011000000000001
.logic_tile 16 4
000000000010000000000010001001100001000010100000000010
000010100000000000000011101011001010000001100000000000
011100100000000111100110011111100000000010000010000000
000000000000001001000010000101000000000000000011000000
110010000000000000000010000000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000000001001000000011001100000000010000010000001
000000000000000001100011011001100000000000000000000101
000001000000000000000000000111001010100000000100000000
000010100000001111000010011101001110000000000000000000
000000000100000001000000001011011001100000000100000000
000000000000000000000011111101001100000000000000000100
000000000001010001000000000101001110010000000100000000
000000000000001111000000000111001001000000000000000000
010000000000000001100000001001101100010000000100000000
000000000000000000000000000011001001000000000000000000
.logic_tile 17 4
000001000000000111000111100000000000000000000000000000
000000100000000000000110100000000000000000000000000000
011001000000000001000000000011111010010000000100000000
000010100110000000100000000001101001000000000000000000
110000000001000111000000000001000000000001000100100000
000000000000000000000000001001100000000000000000000001
000001000000100001000000000000000000000000000000000000
000010100011000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000010101010000000000011110000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
001000000000000000000000001101011100010000000100000100
000000000000000000000000000001011001000000000000000000
.logic_tile 18 4
000001000000001101110010000000000000000000000000000000
000110100000001011000000000000000000000000000000000000
011010100000000000000011100011000000000010100000000001
000001100010000000000000000111001001000001100000000000
000000001010000000000010000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000001100000010000000110100000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000000000001010000000000000001100000000010100001000000
000000000000101111000000000001101011000001100000000000
000000000000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000001000000000000000000001001000001000001110100000000
000010100000001001000000001101001111000011110000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 19 4
000000000000000001100111110000000000000010000001000000
000000000000001111000010111001000000000000000000000000
000010000000000001100000010000000001001111000000000000
000000000000100000000011100000001000110000110000000000
000000000010000011000000001001001101101100010000000000
000000000000100000000011000101011011101100100000000000
001010100000000101000010001001101111101000000000000000
000010101110000000000000000011101101100100000000100000
000001100000100111100111010000000000000010000000100000
000011101101010000000111110001000000000000000000000000
000010100001000111100111000000000000000010000000100000
000001000000100000100000001111000000000000000000000000
000010101010000111100000000001001101101000000000000000
000001001110000000000010011011101111100100000000100000
000000000000000000000111000101001111101000000000000010
000000000000000000000000001101001101100100000000000000
.logic_tile 20 4
000000000000001111000000000000000000000010000001000000
000001000000001101100010001101000000000000000000000000
000000000000001000000111000001011100101000000000000000
000000000000001111000000000001001100100100000000100000
000000000000000000000011101000000000000010000001000000
000000000000000000000100001111000000000000000000000000
000010100000000000000111001111101001101100010000000000
000000000000001001000111110011011001101100100000000000
000000000000000111100000001000000000000010000000100000
000010000110000000000000000001000000000000000000000000
000000001010101111000000001000000000000010000000000000
000000000010011111000000000101000000000000000000000000
000000001000000000000000001000000000000010000000000000
000010100000000000000000001101000000000000000010000000
000010100000000101100011101000000000000010000000000000
000001000000000000000000001101000000000000000000000000
.logic_tile 21 4
000000000000001111100000000101100000000000001000000000
000000000000001011100000000000100000000000000000001000
000000000001011101100110100000000000000000001000000000
000000000000001011000000000000001000000000000000000000
000010100000000000000000000000001000001100111000100000
000001000000000000000000000000001000110011000000000000
000000000001011000000000000000001001001100111000000000
000000000000101101000011010000001000110011000000000000
000000001010000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000010100001011000000000000000001001001100111000000000
000000000000001001000000000000001001110011000000000000
000010000000000000000000000000001001001100111000000000
000001000000000000000000000000001100110011000000000000
000000001001010000000000000000001001001100111000000000
000000000000100000000000000000001010110011000000000000
.logic_tile 22 4
000000001110000000000000010000001000001100111010000000
000000000000000111000011010000001001110011000000010000
000000000000000000000011000000001000001100111000000000
000000000000000011000000000000001010110011000000100000
000000001001010000000000000000001001001100111000000001
000100000000101011000000000000001000110011000000000000
000101000000000000000011000000001001001100111000000001
000110000000011011000100000000001010110011000000000000
000000000110000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000001000000
000000000000000000000000000000001001001100111000000010
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001000110011000000000100
001000000000101000000000000000001001001100111000000000
000000000000000111000000000000001001110011000000100000
.logic_tile 23 4
000000000001000101100111010111001000001100111000000000
000000000000100000100011110000101110110011000000010010
000010000000100011100011100011001001001100111000000010
000011100001110000100100000000101011110011000000000000
000010000000000000000110100001101001001100111000000000
000000001110000000000111100000001101110011000000000100
000000000000001000000000010011101000001100111000000100
000000000000000011000011010000001011110011000000000000
000010000110000000000000010101101000001100111000000000
000001000001000000000011110000001001110011000001000000
000000001011001000000000000111101000001100111000100000
000000000000101111000010010000001001110011000000000000
000001100000000111000000000001101000001100111000000010
000111101000010000000010010000101011110011000000000000
000100000000000001000010000111101000001100111000000000
000110100001010000000000000000101000110011000001000000
.logic_tile 24 4
000001000000000111000000000011101000001100111001000000
000010000000000000100010000000101001110011000000010000
000000000100001000000010000011101000001100111000000000
000010100000001111000100000000001100110011000000100000
000000101100101011000110100111101000001100111000000000
000001000011001111000100000000101010110011000000000100
000000001100001011100000000011101000001100111000000000
000010100000001101000000000000101000110011000000100000
000000100000000001000000000111101000001100111010000000
000001000000000000100000000000001011110011000000000000
000000001110000000000011000001101001001100111000100000
000000000000000001000110000000001001110011000000000000
000100000001100000000000000101101001001100111000000010
000000000001000000010000000000001010110011000000000000
000010000000000000000111100111101000001100111000000000
000001001000001111000111100000101010110011000010000000
.ramt_tile 25 4
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 4
000000001000000000000111100000001001001100111000000010
000000000000000000000100000000001010110011000000010000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001001110011000000000000
000000000000010000000000000000001000001100111000000010
000000000000000000000000000000001111110011000000000000
000000000000000001000000000000001000001100111000000010
000000000000000000100000000000001111110011000000000000
000000000000001000000010000000001000001100111000000001
000000000000000101000100000000001100110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001101110011000000000000
000000000100000000000110110000001001001100111000000010
000000000000010000000010100000001110110011000000000000
000000000000100111000000010000001001001100111000000000
000000000000010000110010110000001111110011000000100000
.logic_tile 27 4
000010000000001000000011100000000000000010000001000000
000000001010001011000000000001000000000000000000000000
011000000000000001100110011101101111000010000010000000
000000100010000000000011110001111011000000000000000000
010000000001010000000000001000000000000010000000000000
000000000100100000000000000111000000000000000001000000
000000000110100000000110010000000000000010000001000000
000000000001010000000010001001000000000000000000000000
000000000001000000000000001000000000000010000000100000
000000000000100000000000001001000000000000000000000000
000010000000000000000000001000000000000000000100000001
000001000000000000000000001001000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111000000000010000001000000
110000001110000111100000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000
.logic_tile 28 4
000000000000000000000000000000000000000000000100000000
000000000100000000000000000101000000000010000000000001
011000000000000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000000000
010000000000000001100010101000000000000000000100000000
000000000000000000000010000101000000000010000000000001
000000000000001001100110000000000000000000000100000000
000000000000000001000000001101000000000010000000100000
000010100000000111000000000000000000000000000100000000
000001000000000000100000001101000000000010000001000000
000000001100000000000000001000000000000000000100000000
000010000000000000000000000101000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000010001101000000000010000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001111000000000010000000000001
.logic_tile 29 4
000000000001010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100001011000000110000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
010000000000000000000110001001011011000010000000000000
000000000000000000000000000001111011000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010111001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000
.logic_tile 30 4
000000000110000000000000001101000000000001000100000000
000000000000000000000000001101000000000011000000000010
011000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000110110101000000000001000101000000
100100000000000001000010001101100000000011000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000001000000000000111000000000000001000000000
000000100000001111000000000000100000000000000000001000
000010000000000000000011100000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000001011100010110000001010000000000000000000
000000000000001011000000000000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001000000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001010000000000000000000
.logic_tile 2 5
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000100000111000011000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000100000101000000000000000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001001000010100000001111000000000000000000
.logic_tile 3 5
000000001010000000000000000000000000000010000001000000
000000000000000000000010000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000001000000000000000000000000010000000000000
000100000000000011000000001001000000000000000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001011000000000000000000000000
.logic_tile 4 5
000100000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000010000000100000
000000000000000000100000000011000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000100010000111000010010000001000111100000010000000
000000000000000000100011010000000000111100000000010000
011000001100000000000000000000000000000010000000000000
000000000000000001000000001111000000000000000001000000
010000100101000000000000000000000000000000000000000000
010001000000000000010000000000000000000000000000000000
110000000000000000000000000001100000000001000000000000
100000000000000000000000000001000000000000000010000000
000010100000000000000000001000000000000010000000000000
000001000110000000000000000111000000000000000000000011
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000010000000
000001000000000000000000000000000000000000000000000000
000000000110100000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 5
000000101101000111000000000000001000111100000000000000
000001001110010001000011110000000000111100000000010000
000010000000000000000010100000000000000010000000000100
000000000000000000000000000011000000000000000000000000
000000000000001101100000000101011011010010000000000000
000000000000000001000000000001011011001000010000000001
000000000000001001010010111000000000000010000000000000
000000000000000001100010001111000000000000000000000000
000001000000010111000011100111100000000001110001000000
000010100000100000100011111001001101000011110000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000101000000000001000000000100
000000000000000000000000000011011000001100110000000000
000000000000000000000000000000111010110011000000000000
000000000000000000000000000000000000000010000000000000
000000000000001111000011110001000000000000000000000000
.logic_tile 7 5
001010001000010011000010000000000000001111000000000000
000000000000001001100000000000001010110000110000100000
000001000000000000000000000011100000000010100000000100
000000000000000000000011101001101111000001100000000000
000010001110000101100000001000000000000010000000000010
000000001110000000000000000111000000000000000000100000
000000000000000001000111000000000000000010000000000010
000000000000000000000100000011000000000000000000000000
000000001100000001000011101000000000000010000010000000
000000000000000000000000001101000000000000000000000000
000000001000000111000000000101100000000010100001000000
000000000000000000000011001011001111000001100000000000
000101000111000000000000000000000000000010000000000001
000100000000110000000011000001000000000000000000100000
000000000000000001000000001001100000000000010000000000
000000000110000000000000000011101000000000110010000000
.ramb_tile 8 5
001001001010010000000000000000000000000000
000000000000100000000000000000000000000000
000001001110000000000000000000000000000000
000000000010000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000001010000000000000000000000000000000
000100000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 9 5
000001000000000111100010001111000000000000000000000000
000010000110000011000000000001000000000001000000000010
011000000000001111100000011101100000000010100001000000
000000000000000001000011111011001111000001100000000000
010001101000000111100010000001000001000010100000000100
110001101110000000100000000011101111000001100000000000
000001000000000111100010011000000000000010000000000100
000010001110000000100111100011000000000000000000000000
000011000010100111000000001001011111111111000000000000
000011000100000111000011001001011011010111000000000000
000010101010000101100110100001001111010010100000000000
000000000000000000000000000011011000110011110000000000
000000000000000000000010010101100000000000110100000100
000000000000001001000111100101101101000001110001000000
000000000000100000000011100000000000000000000000000000
000000000001010000000110000000000000000000000000000000
.logic_tile 10 5
000000101000011011100111111011100001000000010000000000
000010100000100011100111110101001101000000110000000000
011000000000001001100111010111100001000000010000000001
000000000000000011000110001001001001000000110000000000
010010101110101101000010001001011011111100110101000000
010000000011001111000111000001001011111110110000000000
000010101100000111100010000011001010111100110110000000
000000000000001011000111111011101110111110110001000000
000001000001101000000110010001001010111100110101100000
000010000000110001000011010001001110111110110000000000
000000000000000011100110001011001111111100110101000000
000001000000000000100010100001111110111110110000000000
000100000000000111000010011111011010111100110100000000
000000000000000011000011011001111011111110110010000010
000000000000000011100000001011001100111100110110000010
000000000010000011100000001011101011111110110000000000
.logic_tile 11 5
000000001000100000000010000001001000001100111000000000
000010100000010000000011110000101101110011000000110000
000000000000001111000000010111001001001100111010000000
000000000000001001000010010000101010110011000000000000
000000001100010000000000010001101001001100111001000000
000000100000000000000010100000001011110011000000000100
000000100000001000000010000011001000001100111010000000
000001000000000101000100000000001011110011000000000000
000000000001101000000111010111001001001100111000000000
000000000000011011000111000000101000110011000000000000
000000000000000000000010000111101000001100111000000010
000100000000000000000000000000101101110011000000000000
000010000000010000000011100111101001001100111000000000
000000100000000000000110110000101001110011000000000000
000000000000000000000010100001001001001100111000000000
000000000000000000000110110000101101110011000000000000
.logic_tile 12 5
000000001000000011100000001001100001000000110000000100
000000001111010000100011101111001010000000010000000000
011000000000000001000011101011100001000000010000100000
000100000000001011110100000111101010000000110000000000
011000000000000000000000001001000001000010100000000000
010000000000100000000000001101001100000001100010000000
000000100001111111100010100011000000000000000001000000
000000000011100101100100000011100000000001000000000000
000000000000000111000010101001100001000000110000000000
000000000000000000000111101111001000000000010001000000
000000100000000000000000001011100000000000010000000000
000001000000000001000010010111101101000000110000000000
000000000000000000000010000000000000000000000100000100
000000000000000000000000001111000000000010000001000000
010000100000000000000011001000000000000000000100000001
000001000010001001000100001001000000000010000000000000
.logic_tile 13 5
000000000010000111000010000011100000000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000000000000111000111001000001100111000000000
000000000000000111000111100000101110110011000001000000
000000001011000000000111000001101000001100111000000000
000000000000000000000100000000101110110011000000000010
000000000001000111100000000001101001001100111000000000
000000001000100000100000000000001110110011000001000000
000000000000001001000000000011001001001100111000000000
000000000000001011100000000000001001110011000010000000
000100000000000011000010000101001000001100111000000000
000000000000000000000100000000101001110011000000000001
001000001100001111100111100011101001001100111000000000
000010100000001111000000000000101110110011000001000000
001000001100000111100000000101101000001100111000100000
000000000000001111000000000000001000110011000000000000
.logic_tile 14 5
000000000001010011000111110011111011001111110000000000
000000000000100000000011010101011011000110100000000000
011000000000000000000011001011001110010010100000000000
000000000100001001000100000101111000110011110000000000
010000000110101011000010111011001110010010100000000000
010000000111010001000010000001111010110011110000000000
000000000000000111100011001000000000000000000100000100
000000000000001001100111111111000000000010000000100000
000001000000000000000110101111000000000011010100000100
000010000000000000000010011101001011000011000010000000
000000000000000001000000001011100000000011010100000100
000000000000001001000000000101001010000011000000000110
000000000000100001100010001001000000000011010100000000
000000100001011101000011011101101110000011000000100000
010000100000000000000000001101100000000011010100000010
000000000100000000000010011001001011000011000000000000
.logic_tile 15 5
000000001000001000000010100111100001000000001000000000
000000101010001111000010010000101001000000000000000000
000100000000000011100000000011101000001100111000000000
000000000000000000100011000000101001110011000000000100
000000001010100000000000000001101000001100111000000000
000000000111000000000000000000000000110011000000000100
000010100000000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000000000000
000001000010100011000000000011001000001100111000000000
000000101101001101100000000000000000110011000000000000
000100100000000000000011000001001000001100111000000000
000101100000000000000010100000100000110011000010000000
000011100000000000000000000011101000001100111000000000
000011001101010000000000000000100000110011000000000000
000100000000100000000000000011001000001100111000000000
000000000001010000000011000000000000110011000000000000
.logic_tile 16 5
000000000110001111000111110000000000000000000000000000
000000001100000011100111110000000000000000000000000000
011011100001011011000111111011101010000100000000000000
000001100000101111000110100101101110000000000000000000
110110101001000011100110011001111101010010100000000000
010100000000100000100011110001111010110011110000000000
000000000001100011000111001101100000000000100000000000
000000000011011011000110011101101101000000000000000000
000000000000001001100110100011101100100000000000100000
000001000100001011010011100001001011000000000000000000
000000001110100011000111010001101101010010100000000000
000000000001000000000010101001101000110011110000000000
000000001010001111100000010001000001000011010100000001
000100000000001111000010001001001110000011000000100000
010000000000000001100000000111000000000011010100000010
000000000000000000000000001101001111000011000000000000
.logic_tile 17 5
000000000110000111000010000001011000000010000000000000
000000000100000000000010100101101001000000000000000001
011001000000001001100000001111000000000000010000000010
000000100000000001000000001011101100000000110000000000
110000001110000101000000000000000000000000000000000000
000000001100001101000010110000000000000000000000000000
001110000000100000000000001001101101000010000000000000
000000000001010001000000000101011000000000000000000000
000000000000001111000000011111011111010000000100000000
000000000000000111000011010111001101000000000000000000
001000000001011001000110001011001110000100000100000000
000000001010001011000011100011001000000000000000000000
000000000000001111000011001011101010000000000100000000
000000100000000111100000000011011100100000000000000000
000000100000001001000000000000000000000000000100000000
000001000000001011000000000101000000000010000000000100
.logic_tile 18 5
000000000000000001100111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000001001111100000011011100000000000000000000000
000000000100100001100010001011000000000011000000100000
000010000100000111100000010001100000000000000000000000
000000000000000000100010000011000000000011000000000010
000000000000010000000111110101011001001100000000000010
000000001000000001000111011101011010001000000000000000
000000000000001000000010000001011110101011010000000000
000000000000001111000011101011101110001011010000000000
001000000000001001000010000101011000001100000000000001
000000000000101011000100000001001101001000000000000000
000000000001010001000000000001011000101011010000000000
000100000000000000100000001011101100001011010000000000
001000000000001000000000001101100001000010100000000000
000000000000001011000000001101101100000001100000000001
.logic_tile 19 5
000010100000101000000000011000000000000010000001000000
000000000001011111000010000001000000000000000000000000
011010000000001000000010001000000000000010000001000000
000000000101111111000111100111000000000000000000000000
000000000000000000010110001111111011101100010000000000
000000000011000000000010100101111101101100100000000000
001000000001001111100000001001011000101100010000000000
000000000010000111100011100011011110101100100000000000
000000000110000000000011111000000000000010000000100000
000000000000000000000011011111000000000000000000000000
000000000000000111000000000001101010111001000100000010
000000001100000000000010011011011110111010000000000000
000000000000000000000000000001101011111001000100000010
000010001110001001000000001011111101111010000000000000
000000100000000000000010011111101000111001000100000010
000001000000000001000011110101111110111010000000000000
.logic_tile 20 5
000000000111000011000011101011011100101100010000000010
000000000000000000100000001001111010101100100000000000
011000000000011111110011111011011110101100010000000010
000000101110100111100111100001111000101100100000000000
000000001000001011000010101000000000000010000001000000
000000000000010111100000000001000000000000000000000000
000010100001000000010000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
000000000000000101100110111000000000000010000000100000
000010100000001111000010100111000000000000000000000000
000000000000001000000010000000000000000010000000100000
000000001110001011000000001001000000000000000000000000
000000000100000000000000000011011100101100010000000000
000000000000000000000000000011011010101100100000000100
000000000001000101100010000011101010111001000101000000
000000000001110000100000000101011000111010000000000000
.logic_tile 21 5
000000000000000001000000000000001000001100111000000010
000010000000001001000000000000001100110011000000010000
000000000001010000000000000000001000001100111000000000
000000001000000011000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001110110011000000000000
000000100000010000000000000000001000001100111000000000
000001000000101011000000000000001101110011000000000000
000000000000000000000111000000001001001100111000000000
000000000000000011000000000000001000110011000001000000
000001000000010000000000000000001000001100111000000001
000000100000100000000000000000001111110011000000000000
000000000000000111000000000000001000001100111010000000
000100000000000000000011000000001000110011000000000000
000000000000010000000000000000001001001100111000000000
000101000000000000000000000000001010110011000010000000
.logic_tile 22 5
000010100000000000000000000000001000001100111000000001
000001000000001011000000000000001110110011000000010000
000000000111000000000000000000001000001100111000000000
000010000000100000000011010000001100110011000000100000
000100001000000000000111100000001000001100111000000100
000000000110100000000111010000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000100000000001011000010010000001011110011000000000100
000000000000000001000000000000001000001100111010000000
000000000000000000100000000000001000110011000000000000
000000000001010000010000000000001001001100111010000000
000001000000010000000000000000001010110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000110000000000001001110011000000000010
000001000000000000000000000000001000001100111000000000
000000100000000000000000000000001011110011000000000010
.logic_tile 23 5
000011000000110000000111000001101000001100111000000010
000000101011100000000111100000001100110011000000010000
000000001000001111100000010001001001001100111000000000
000000000000001011100011100000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000001000000000111000000000000101010110011000000000000
000010100000000101100000010011101000001100111000000000
000011001000100000100011010000101110110011000000000000
000000000000000000000000000101001000001100111000000000
000000001100001111000000000000001111110011000000000000
000001100000101011100111000001101001001100111000000000
000011001000000111100010010000101101110011000000000100
000010000001111000000010000011101001001100111000000010
000001000001101111000000000000001100110011000000000000
000000000000100000000000000001101001001100110000000000
000000000001000001000000000000001110110011000000000000
.logic_tile 24 5
000000000000000111000011100101001000001100111000100000
000000000101011101000011100000001001110011000000010000
000000000001000011000111000011101000001100111000000000
000000000000001111100100000000001000110011000000000000
000000000010000111100010000101101000001100111010000000
000000000000000001100111110000101000110011000000000000
000000100000000111000000010001101001001100111000000000
000001000000000000000010110000001001110011000000100000
000000000110010000000000000001001000001100111000000100
000000000000001001000000000000101011110011000000000000
000100001010100011000000000011001001001100111000000000
000000000110010001000000000000001000110011000000000100
000000000000000000000000000101001000001100111000000001
000000001100000000000000000000101010110011000000000000
000000000000000000000000000101101001001100110000000000
000000101010000000010000000000001100110011000000000000
.ramb_tile 25 5
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
.logic_tile 26 5
000000000000000111000111100000001001001100111000100000
000000000000000000000100000000001010110011000000010000
000010000000000000000000010000001001001100111000000000
010000000000001101000011110000001011110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000100
000001000000000101000111000000001000001100111000000010
000010001001000000100110110000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000100000000000000100000000000001001110011000000000100
000000100000100000000000000000001000001100111000000100
000001000001000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000100
000000000000000000000000000000001000110011000000000000
000000001010000000000000000000001000001100110000000100
000000000000000000000000000000001001110011000000000000
.logic_tile 27 5
000000000000000001100000001000000000000010000010000000
000000000000001011100000001011000000000000000000000000
011010000110000000000010101101000000000001000100000000
000000000100000000000000001011000000000011000000000100
110010100000000001100010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100001001100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100001010000000000000101100000000001000100000000
000001000000100000000000001101000000000011000001000010
000100000000010000000010010101100000000001000110000000
000000000000000000000110100001000000000011000010000000
000000000000000000000000000101100000000001000100000000
000000000000000000000000000001100000000011000001000000
110000000000000000000000001101100000000001000100000000
100000000000100000000000001001100000000011000001000000
.logic_tile 28 5
000000000000000101000000011001100000000000100000000000
000000000000000001000010001001101001000000000000000000
011000000000000101000010100101000000000010000000000000
000000000100000101000010100001000000000000000000000000
110000000000100111000000000001101111000010000000000000
100000000001000000000000000001011000000000000000000000
000000000000001001100110010000000000000000000000000000
000100000000000001000010000000000000000000000000000000
000000000000000000000000001101100000000001000100000001
000000000000000000000000000111000000000011000001000000
000000000000000000000010001101100000000001000100000100
000000001000000000000100001011000000000011000000000000
000000000000000000000000011101100000000001000100000001
000000000000000000000010111111100000000011000000000000
110000000000000101100110101101100000000001000100000000
100100000000000000000000000001100000000011000000000010
.logic_tile 29 5
000000000000001001000010000111001100010000000000000000
000000000000000101100110101011001010000000000000000000
011010001100001001100110001001111010000010000000000000
000000000000000001000000001001001101000000000000000000
010000000000001101100110000101001000100000000000000000
000000000000000001000000000001011001000000000000000000
000000000000001001100110001000000000000000000100000000
000000000110000001000000000001000000000010000000100000
000000000000000001100110000000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001011000000000001000000000000000000100100000
000000000000001001000000001101000000000010000000000000
110000000000000000000000001000000000000000000100000000
100100000000000000000000000101000000000010000000000000
.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000001000000000001101000000000001000100000010
000000000000000101000000000101100000000011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000001000111110000000000000000001000000000
000000000000001001100111110000001010000000000000010000
000000000000000000010000000000000000000000001000000000
000001000000000000000011100000001011000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000001011100010000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 2 6
000000000001001111100010000000000000000000001000000000
000010000000101101100010000000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000010011100000000001000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000011000010100000000000000000001000000000
000000000000000000100011110000001001000000000000000000
.logic_tile 3 6
000100000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000010000000000000
000010100000000000000000001001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000110
000000000000001000000000001000000000000010000010100000
000000000000001101000000000111000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 4 6
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 5 6
000010101010100001100000000001111101000110100000000000
000000000101000000000011101001001010001111110000000000
011000000000000111000111101101100000000010000000000010
000000000000000000000010111001101110000000000000000000
110000000000101001100010000000000000000010000000000000
000000000000000001000010010011000000000000000000000100
000000000000101111100111110101000001000011000000000000
000000100001010001100111111011001010000001000000000000
000001001100001000000111000101100000000000010000000000
000010000000000111000110011011101011000000110000000000
000000000000000111100000011001111110000110100000000000
000000000000000000100010110111101011001111110010000000
000000100000000011100000000101100001000000010000000001
000000000000001001100000001011101101000000110010000000
000000000000000111100000000111000000000011000110000000
000000000000001001100000000001001010000011010000000000
.logic_tile 6 6
000000001000000011100111000011011000101100000000000000
000000000110000000100110110111101001111100000000000000
011000000011001011100000011111011000000011100000000100
000001000000000111100010101111111111000011000000000000
110010100001100101100110111111101000010010100000000000
000000001001111101000010000011011010110011110000000000
000001000000000101000000000011101100111011110101000001
000011100000001101000000000011011010110011110000000100
000000001001000011100111011011100000000011010100000011
000000000000001111100110110011101011000011000000000000
000001000010000011100111001111100000000001110101000011
000000000000000111100000000011001110000000110000000000
000000000001011001000111001001001011100011110100000001
000000000000110001100110001111011000110011110000000000
010000000000000101000011101011000001000011010100000001
110000000000001001100110010011001010000011000000000010
.logic_tile 7 6
000000000110011001000111100011111001010010100001000000
000000000000101011000010001001101001110011110000000000
011100000110001111000011110001000000000010100001000000
000000000000001011000111011101001100000001100000000000
110100000010101001000000010111100000000010100000000001
110100000001000011000011010101101110000001100000000000
000000000110001001110111111111111101000011100001000000
000000001000000111000011110111001011000011000000000000
000000000000000011000000001001100001000011000010000010
000000000000010000000011111011101011000001000000000001
000000000000001000000011100011000000000000010000000000
000000000000000111000111110111101001000000110000000000
000100000100001011000010001101000000000010100001000000
000110100000001011000000001111001110000001100000000000
000010100111000001000110011001111010111100110101000000
000001000000001001100010110101001000111110110010000000
.ramt_tile 8 6
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000111000000000000000000000000000000
000000001110100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001101010000000000000000000000000000000
000010100000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000010000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000001111000000000000000000000000000000
.logic_tile 9 6
000001001110101111000111101101001000000011100000000000
000010100001000111000110000101111000000011000000100000
011000000000001011100111011001001010000011100000000000
000000001010000011000111110011111110000011000000000010
110001100010100011100111101101001001000011100000000000
000001101111000000100110010101111100000011000000000000
000010101101000001000011110101100001000010000000000100
000011100000000011000111110011101101000000000000000100
000000000000100111000000011101001001000011100000000000
000000000000010000110010000101111111000011000000000010
000000000000000001000111101111011001110011110110000000
000000000000000001100000001101001000010011110000000100
000000100000001011100010011111011010100011110100100000
000001000001001111000111111001101010110011110010000000
110000000001110001010111000111001101111011110101000001
110000000000110000000000000001111001110011110000000000
.logic_tile 10 6
000000000001000111000111001111011111000011100000000000
000000000000011111000010010011101011000011000000000000
011000000000100011000000010111011000111011110100000000
000000000000111001100011111101101100110011110000000011
110000001110101011100011100011011000111011110110000000
000000000110010001100010000001101001110011110000000000
000000000110000111000111100111111000101101010100000100
000000000000000000000000001011111000001100000001000000
000101000000000001000011110011001010111011110100000000
000110100000000101100011100011101001110011110000100011
000000000000000000000010100111001010101101010100000000
000000001100001001000000001011011000001100000010000011
000000000000000011100011110011001000111011110100000100
000000000000100000100011001011111001110011110000000010
010000000001000000000111101111001010111011110100000000
110000001100101111000100001011101100110011110000000001
.logic_tile 11 6
000001001011000101100011100001001000001100111000000000
000100100000100000100000000000001011110011000000010000
000000000000000000000000000011101001001100111010000000
000000000010000000000011000000101010110011000000000000
000000000000000000000011100001001001001100111010000000
000000001101010000000111000000101110110011000000000000
000010000000001011000000000011001001001100111000000000
000000000000000111000010000000101011110011000000000000
000000000000010000000010000101001001001100111000000000
000000000000100000000010000000101001110011000010000000
000010100111000001000010100111001001001100111001000000
000000100010000000000010100000101100110011000000000000
000001000000100000000110100011101001001100111000000000
000110000110000000000100000000101111110011000000000000
000000100000100001100110000101101000001100110000000010
000000001010010000100100000000001101110011000000000000
.logic_tile 12 6
000001000000001111100000000000000000000010000000000000
000010000000000101000010010011000000000000000000000100
011001000000001000000111111011100000000000000000000000
000000100000101111000110000101100000000001000000000010
010000000000000011100011110101001100111111000000100000
110000000001000001000011110111111010010111000000000000
000000000000000001000111001111011111111111000000000100
000000000001011101000100000011101111010111000000000000
000000000000001101100111100001001101001111110000100000
000000000011000011000011111011001111000110100000000000
000000100000000011100110000101111000001111110000100000
000000000000010000110011111111101110000110100000000000
000100000111010111000011100101000000000000010000000000
000000001010000111000111111001001000000000110000000000
000000000111000111000011111101111001111100110101100100
000000000000000000100011101011011001111110110010000000
.logic_tile 13 6
000000000001101111000111100111001000001100111000000000
000001001100001111100110010000001001110011000000010000
000000000000000000000110110001001001001100111000000000
000000000000000111000111100000001100110011000000000000
000001001000000000000011100001001000001100111000000000
000010000100000000000000000000001011110011000000000000
000010000000000000000011100001101000001100111010000000
000001000000000000000000000000001100110011000000000000
000000000000000111000111100001101000001100111000000000
000000000000000000000000000000101110110011000000000010
000010001011000111000000000001101001001100111000000000
000001001110100000100000000000101111110011000000000000
000010101010001001000000000001001001001100111001000000
000000000000000101000000000000101011110011000000000000
000000000000000011100000000111101000001100111010000000
000000000000000000100010000000001101110011000000000000
.logic_tile 14 6
000100001100001000000000000011100000000001110000000000
000010100000001111000000000111001100000000110000000010
011000001100001101100110101011101110010010100000000000
000010000000101101000100000111011010110011110000000000
111000100000101001100000011001100001000011010101000010
010001000000011011000010100111101000000011000000000000
000001000000000111100000000000000000000000000100000100
000000000000101011100011010111000000000010000000000010
000000000001111000000000001101000000000011010100000100
000000000001101101010011110111101000000011000000000010
000000000000001011100000011101100001000011010100000100
000000000000000101000010100111001010000011000000000010
000000000000000111000011101001100000000011010100000000
000100000000000011100100000111001010000011000000000010
010000100000000001000000001011100001000011010100000110
000001000000010001100000000111101011000011000000000000
.logic_tile 15 6
000010000000000000000000000111001000001100111000000000
000000000000000000000010000000100000110011000001010000
000000000000000000000000010001001000001100111000000000
000000000000000000000010110000100000110011000000000001
000001000000000000010000000111101000001100111000000000
000010000000000000000000000000000000110011000000000010
000000001001000000000000000011001000001100111000000000
000000000000100000000000000000100000110011000000000010
000000100000000000000000010111101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000100000011100000000111001000001100111000000000
000000000000000000100000000000100000110011000010000000
000000000000100000000111100011101000001100111000000000
000010100001010000000111000000000000110011000000000000
001010001110010000000000010001101000001100111000000000
000000000000001001000011100000100000110011000000100000
.logic_tile 16 6
000000000000000111000010000001111000010010100001000000
000000000000000111000010000001101100110011110000000000
011000001100001111000111110001100000000001000000000000
000000000000010011100111000001100000000000000000000010
110001001010000000000000001101100000000001110001000000
000000101010010111000000000001001001000000110000000101
000001000000001011100000000101101111010010100000000100
000010101010001011000000000101001100110011110000000000
000010100000001111000111010011001110010010100000000000
000011100000000111100111010001101100110011110001000000
000001101100000111000111100001100000000001000000000000
000011100000001001100100001001100000000000000000000010
000000000000000001000000001011000000000001110000000000
000100000000000011000011100001001101000000110011000000
000001000000000001000000001111111100111100110100000000
000010101110100000100000001011001111111100100001000000
.logic_tile 17 6
000000000000000001100111110001000000000001000000000000
000000000001000001000110001111000000000000000000000000
011001001100000000000000000011111100000000000000000000
000000100000000000000000000111011111100000000000000000
110000000001001011100111110011100000000001000000000000
000100001110000001000110000001100000000000000000000000
000010100000001001100000001101100000000010000000100000
000000001000000001000000000101000000000000000000000000
000000000000001001000000000001000000000001000100000000
000000001100000111000011100101100000000000000000000000
000000000000001000000010000011001010000100000100000000
000010000000001111000110010011111110000000000000000000
001000000000001000010111000111001010111100000110000000
000000000000000111000011100011101001111100010000100000
000000000000000000000000000101000000000001000100000100
000000000000000000000000001101000000000000000001000000
.logic_tile 18 6
000000001100000111100010111011101010100000000000000001
000000100010000111100110000001011010000000000000000000
000000000000001111100011101011011011000010000001000000
000000000000000001000000000101011011000000000000000000
000010001100000111100110001011001110110011000000000000
000000000000000111000011001011111111000000000000000000
000000000000000111100111010001001000000100000000000000
000010000000001101100010001001011000100000000000000000
000000000000001101100011100111001100100000000000000000
000010100000010101000110101011001011000000000000000000
000000100000001011000111110011100001000010100001000000
000000001010001111000011110101001000000001100000000000
000000000000000111000111010111100000000000000001000000
000000000001010011100011010111000000000011000000000000
001001000000000000000011101111111011000010110000000010
000000000000101111000100001011101001000000110000000000
.logic_tile 19 6
000010001010101011100111110101100000000000000000000000
000000000000010001100110001111100000000011000000000000
000000000000001111100110001011001000000100000000000000
000000000101000111100011110101111001100000000000000000
001100101101100111100110011111111111110011000000000000
000001000001110000100011110101011110000000000000000000
000000000000101111000111110101011000101011010000000000
000000001110000001000111100001001110001011010000000000
000000000000100000000111000001100000000000000000000000
000000000000000011000111110011000000000011000000000000
000000000001100000000010001011101010001100000000000000
000000000000000000000010000101111011001000000000000001
000000000000100000000111000011111001001100000000000000
000000000001000011000100000001111001001000000000000001
000000000000001111100000000101011010101011010000000000
000000000000101101100010000001011101001011010000000000
.logic_tile 20 6
000000000000100101100011111111101011101100010000000000
000000100000010011100111110101101110101100100000100000
011000100010001001100000011011011000101100010000000000
000001000000000011000011110101011101101100100000000100
110000000000001011100000001001001011101100010000000000
100000001100001111000000001111001110101100100000000000
000000000000001111100110000011111000101100010000000100
000000000000001111000011110111011101101100100000000000
000000000000001000000111000011111000001100000000000000
000000000000000101000100000001001010001000000000000100
000010101010001001000111001111011000101011010000000000
000001000110010101000000001011101111001011010000000000
000010101110000000000010000001001011101100010000000000
000000000001010111000110001001101110101100100000000100
110000000001010011100111011101100000000001000100000000
100000000000100000000110101101100000000011000011000000
.logic_tile 21 6
000000000110001000000011100000001000001100111000000000
000000001010000111000010010000001010110011000000010000
000001000000010000000000000000001001001100111000000010
000010000000000000000000000000001100110011000000000000
000001000000100001000000000000001000001100111000000000
000010100010010000100000000000001000110011000000000000
000010000010100000000000000000001000001100111000000000
000000000011000000000000000000001001110011000000000000
000100000000000011100000000000001000001100111000000000
000100000000000000000010110000001001110011000000000000
000000000001110001000000000000001000001100111001000000
000000001010100000100000000000001110110011000000000000
000000000001010000000000000000001000001100111000000000
000000000110101101000000000000001101110011000000000000
000000100001010000000000000000001000001100111000000000
000101000000100000000000000000001100110011000010000000
.logic_tile 22 6
000001000000000111100000000000001000001100111000000000
000000000000001011100010010000001010110011000000010100
000010100001010101000000000000001001001100111000000000
000000000000000000100000000000001000110011000000000100
000000000000001001000111100000001000001100111000000000
000000000000001101100100000000001000110011000000000000
000000000001000000000000010000001001001100111000000010
000011000000000000000010110000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000100
000000100001010000000000000000001000001100111000000000
000001000000100000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001000000000000000000001011110011000000000100
000001000100000000000000000000001000001100110000000000
000000101010000000000000000000001000110011000000000000
.logic_tile 23 6
000000000000001001100111001011001000101100010010000000
000010001100001011100110000101011111101100100000000000
000001000001010001000010111101111000101000000000000000
000000000010000101100011111001111010100100000010000000
000000100111011101000010101001111010101000000000000100
000001000000001011000010100001011000100100000000000000
000000000000001111100110011011111000101000000000000000
000001000010101011000111110101011010100100000000100000
000000000110000111000010000011011010101000000000000000
000000001000000000000000001101111000100100000001000000
000010100010010000000000010001011000101000000000000000
000010100000000001000011010111111010100100000010000000
000011100001010000000010000001011010101000000000100000
000010100000100011000000000101011000100100000000000000
000000001010000000000000000011111000101000000000000100
000010000000000000000000001101111010100100000000000000
.logic_tile 24 6
000010100100001111100000001000000000000010000000000000
000000000010001111100011010011000000000000000001000000
011000100000000001000000000000000000000010000000100000
000000000000100000100000001011000000000000000001000000
110000000000000000000000000000000000000010000000000000
100000001000000000000000000001000000000000000000000001
000000100000000000000110001000000000000010000010000000
000000000010000000000000000011000000000000000000000010
000010100000100000000111000000000000000010000000000001
000001000010000000000000000111000000000000000000000010
000011001000000111000000000000000000000010000000000010
000010000000000111000000000001000000000000000000000001
000010100000000011100000000000000000000010000000100000
000000001100000000000000001001000000000000000000000000
110000000000010000000000001101100000000001000111000000
100000000000100000000000000001100000000011000000000000
.ramt_tile 25 6
000000001001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010101101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001001000000000000000000000000000000000000
000010101111010000010000000000000000000000
.logic_tile 26 6
000010100001011000000000000000000000000010000001000000
000001000000101111000000000001000000000000000000000000
011000000000001001000000010000000000000010000000000100
000000001100010111000011110011000000000000000000000001
110000000000001000000000001000000000000010000010000000
100000001110000111000000000101000000000000000000000010
000010100000000111000000000000000000000010000001000000
000000000000000000000000000101000000000000000000000000
110000000000000111000111011000000000000010000000000000
010000000000000000000011111001000000000000000000000001
000000000000010111010000001000000000000010000010000000
000000000000100000000000000011000000000000000000000000
000000000000000000000000000000000000000010000010000000
000001000000000000000000001011000000000000000000000000
000000000000000000000000000001100001000001100100000100
000000000010000000000000001011001000000010100010000000
.logic_tile 27 6
100001000000001000000000000000000000000000000100000000
000010000000001101000000000011000000000010000000000010
011000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001000011100000001000000000000000000100000100
000000001001010000100000000111000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000000001011000011011011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
.logic_tile 28 6
000000001001010011000000001101000000000001000100000000
000000000000100000000000000011000000000011000001000000
011000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000001000000000010101000000000001000110000000
100000000000000001000010001111100000000011000000100000
000000100000011001100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101100000000001000100000000
000000001100000000000000000111000000000011000011000000
000000000000001000000110101101100000000001000101000000
000000000000000101000000001011000000000011000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100101100000000101100000000001000100000000
100000000000010000000000000001100000000011000000000010
.logic_tile 29 6
000000000000000011100000000011011000100000000000000000
000000000000000000100010101001011010000000000001000000
011010000000101000000010011001111010000010000000000000
000000000000000001000111101011001011000000000000000000
010000000000000001100000011000000000000000000101000000
000000000000000000000010000101000000000010000000000000
000000000010001001100000010000000000000000000100000001
000100000000000001000010000001000000000010000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000001000000000110001000000000000000000100000000
000000000001010000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110010000000000000000000001000000000000000000100000000
100100000000000000000000000101000000000010000000000100
.logic_tile 30 6
000000000000001000000000000001100001000011010000000000
000000000000000101000010010001101000000011110000000001
011010101000000001100010001111000001000000100000000000
000000000000000001000000001101101000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110010000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000111100011100000000000000000001000000000
000000000000000000100011110000001001000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000111000011000000001011000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 2 7
000000000000000000000000000000000001000000001000000000
000000000000000011000000000000001011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000010000000111100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110100000000001000000001000000000
000010000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000001010000101000010000000001000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000001111000000000000001111000000000000000000
.logic_tile 3 7
000010001010000000000000001000000000000010000000000000
000000000001010000000000001101000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000010000001000000
000000000001010000000100000011000000000000000000000000
000001000100000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000010000010000000
000000000000000000000010111111000000000000000000000000
.logic_tile 4 7
000000000010000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000010000000000000000010000000000000
010000000000000000000100001101000000000000000000000100
000010001000000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000001000000000000011100000000000000000000000
000000100000000001010011101001000000000001000001000000
011000000000100000000000000000000000000010000000000000
000010000001010000000000001101000000000000000000000110
111100000000001000000000001000000000000000000100000001
010000000000000001000011100011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000100000000010010000000000000000000100000000
000010000000011011000111000000000000000010000000100000
000000000000000001000000001000000000000000000101000000
000000001100000101000000000111000000000010000000000000
000000000000000000000000000101000000000001000100000000
000000000001000000000000000011000000000011000000000100
001010000000100000000000000001000000000001000100100000
000000000001010101000000001011000000000011000000000000
.logic_tile 6 7
000011100010000000000111100101000000000000000011000001
000001000000000000000100000111000000000001000000000000
011000000000000000000011101001111101000011100000000000
000000000000000000000011100101111111000011000000000000
000000000000101101000000000001100000000000100001000000
000010000000000011100000001011101110000000000010000010
000000000000000000000111001001111100000011100000000000
000000000000001001000000000101111101000011000000000000
000000000000101001100111111011000000000011000000000000
000010100101011011100111111101001010000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010011001000000000010000000000110
000000000000100001100000000000000000000000000100000100
000100000001011101100000000011000000000010000000000000
000000001100000000010000010000000000000000000100000000
000000000000000000000011000111000000000010000000000010
.logic_tile 7 7
000000001000001001000110111001011101000011100000000000
000000000000000101000010100011001101000011000000000000
011000000000001101100011100011011111000011100010000000
000000000000000011100000000011111110000011000000000000
110100001110101101100111111001011101000011100010000000
000010001100000101000010100011001000000011000000000000
000000000000000111100010001111001100111011110100000000
000010101010000111100000001001001010110011110000000100
000001000001011001000010000101101100101101010100000000
000000100001100001100110010111011001001100000001000010
000000000000001001000010001101011110101101010100000001
000000000110000011100011001011101011001100000010000000
000010100000000001000000001011101000111011110100000010
000001000000000000000000001101111000110011110000000000
010000000000001111110010001111001010111011110100000000
110000000000001101000100000001001010110011110000000100
.ramb_tile 8 7
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000101000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000100000000000000000000000000000
000010100010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 7
000000000001011000000011000101011100010010100000100000
000000000000100111000110000101111100110011110000000000
011000000000000011100011000111011110000011100000000000
000000000000101001000011110101011101000011000000000000
110100000000000101100111110101101111111011110110000000
000100001110001001100111011101111011110011110000000000
000000100000000011100011001001111010101101010100100000
000001000000000000100010011101001001001100000000100000
000000001010000001100011100101101101111011110110000000
000000000001010111000100001001101011110011110000000100
000000000110001111100110011001011101111011110110000100
000000000000001111000011110011001001110011110000000000
000000000000000111000111111101111001111011110100100010
000100000000000000100111111011101011110011110000000000
110000001010000111100010001111011000101101010100000010
110000000000000000100000001101111001001100000000100000
.logic_tile 10 7
000010001000000001000011110001111011000011100000000001
000000100001001001000011000101101010000011000000000000
011100000000001000000111001101000000000000000000000000
000000000000001111000111101111100000000001000000000010
010100001010011001000011111001000000000000000000000100
010100001100100011100011111101100000000001000000000000
000000000000011011100010000101000000000000000000000000
000000000000001011000100000011100000000001000000000010
000001000000110011000010000001000000000000000000000010
000000000110101011000100000011100000000001000000000000
000100000001000111000000000001111110111111000000000000
000100000000000000000000000001011010010111000001000000
000100100000000000000000000011101011000000000100000000
000010000000100000000000000001011001100000000010000000
010000000000000111000111010111111000000000000100000000
000000000000000000000110111101011101100000000010000010
.logic_tile 11 7
000000000000000001000000000111000000000001100110000000
000100000000000111000000000101101000000010100000000000
011000000000000011100011100011000000000001100100000001
000001000010000000000000000001001010000010100001000000
010000000000010001000111110001100000000001100100000100
110000000000100111100110110111001000000010100000000001
000000000000000000000000000000000000000000000110000000
000000001110000000010000000001000000000010000000000000
000010001111010000000011010111100000000010100110000000
000001000000101011000111001111001000000001100010000000
000000000001011000000000001000000000000000000110000000
000000001110000111000000001001000000000010000000000000
000000100000000111000011010101001101101011010110000000
000000001100000000000111111011111100000011000000000000
001000100001100000000000001000000000000000000100000000
000000000000011011000000001001000000000010000010000000
.logic_tile 12 7
000000000001011111100000011001101111000110100000000000
000000000000011111000010001001101110001111110000000001
011001000001100111100111111111011100000011100000000000
000011000000011011000011100111111011000011000000000000
110010101110000001000110000011011100000011100000000000
000001000000000011000010000011111101000011000000000000
000001101011000000000000001111011100000011100000000000
000000000000001011000011100111111000000011000000000000
000000000000001001100111010111111010111111000000000000
000000000000000011000011000011111110010111000000000000
000010001100000111100011100101001001111011110100100110
000101000000101111100011100101011010110011110000000000
000000001110001001000111000011101101111011110100000100
000000000000000101000000000001001000110011110010000000
110000000000011011100000001101001011111011110100000010
010000000000000011000010010001011010110011110000000001
.logic_tile 13 7
000000000001010011000000000001101001001100111000000000
000000000000000000100010000000101001110011000000010000
000000000000000000000111100011101001001100111001000000
000000001110100000000011000000101010110011000000000000
000010000110000101100010000011001001001100111000000000
000001000000000000100000000000101100110011000000000000
000010100000000011000000000101001001001100111000000000
000000000000001001000010010000001100110011000000000000
001010100000000000000111000111001000001100111000000000
000001000000000000000010000000101101110011000000000000
000001000000001111100000000101001001001100111001000000
000000100000000111010010010000101111110011000000000000
000100000000000000010000010101101001001100111000000000
000001001100010000000011110000101010110011000000000000
000001000001000000000000010001001000001100111000000000
000010100000100000000011100000101000110011000000000000
.logic_tile 14 7
000001000110000000000010011011011010001111110000000000
000010000000000000000110101111101100000110100000000000
011000000000000011010111111011101000000110100000000000
000000000000100000000111101001011001001111110000000000
011100100000001001100111111011011000001111110000000000
110100000000000111000110001111001100000110100000000000
000000000000001111100110111101100000000011010100000100
000000000000000101100010100111001011000011000000000000
000000000000010011000011100101100001000011010100000010
000000000000101001000000000011101001000011000000000000
000000001010001000000000001111000000000011010100000100
000000000100001111000000000111101110000011000000000000
000000000011111000000110111111000000000011000100000010
000000000000100001000011101111101010000011011000100000
010000000000001000000111000101100000000011010100000100
000000000000001111000100001001101010000011000001000000
.logic_tile 15 7
000001000000000001000000000111101000001100111000000000
000010100000001001100000000000100000110011000001010000
000011000000000101110111100001001000001100111000000000
000010000000010000100100000000000000110011000001000000
000000000000000000000000000001101000001100111000000000
000000000001010000000000000000000000110011000000000100
000001001011110000000000000011001000001100111000000000
000000000011100000000000000000100000110011000000000000
000000001000000000000000000001101000001100111000000000
000000000000000000000011100000100000110011000001000000
000001000000000000000000000111101000001100111000000000
000010100000000000000000000000100000110011000000000010
000010000000000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000011000001000111010111101000001100111000000000
000010001010000000100011010000000000110011000000000000
.logic_tile 16 7
000010000000001000000000000101101110010010100000000000
000011101110001111000010010001111100110011110001000000
011000001100000000010000000101011010010010100000000000
000000000000000000000000000101101110110011110000000010
010001001110011000000111001000000000000000000110000000
010000100000001111000100000111000000000010000000100000
000100100000000001000000011000000000000000000100100001
000101001100000000110010100111000000000010000000000000
000000000110011000000000001000000000000000000100100000
000000001110000011000000000111000000000010000000000000
000001000110100000010000001000000000000000000100100100
000010100001010000000000000111000000000010000000000000
001011100000001000000000011000000000000000000100100000
000010100000000011000011010111000000000010000000000010
000000000000000001000000001000000000000000000100100000
000001000010010001000000000111000000000010000000000000
.logic_tile 17 7
000000000000000001100010111011100000000000000000100000
000000000000000000000110000011100000000001000001100010
011000000000011001100010010011000001000000110000000000
000000000000000001000010000101001011000000100000000000
000000000000001000000010100011001111011100000000000000
000010000110000001000011101101111100111100000000000000
000001000000010000000010011111100000000001000000000000
000000000010000101000110111001100000000000000000000000
000000000000100001000110001101101101101000000000000000
000000001001011011000010011001011100100100000000000000
000001000000000000000011110011100000000000010000000000
000010000000001001000011101101101001000000110000000000
110000000000000000000000011001100001000001110101000000
100000001110000000000011001101001000000011110000000100
000000000001000000000011100011001000111011110101000000
000010000000000000000000000011111000110011110000000100
.logic_tile 18 7
000000001000101111000111111101100000000000000000000000
000000100001010001000011010011100000000011000000000000
000010100000001111100110001011000001000010100000000000
000000001010000001100010010101101100000001100001000000
001000001111010001000111101001111001001100000000000010
000000000000000000100011100001011011001000000000000000
000001100000001000000111100011000000000000000000000000
000001000000001011000110010001000000000011000000000000
001001000000000111000000010001000000000000000000000000
000000100000001111000011110111100000000011000000000000
000000000000001001000000000001011001101011010010000000
000000001010000011100000001101111110001011010000000000
000000000000000111000000000001101110001100000000000010
000000000000000000000011110001011010001000000000000000
000000000000001000000000000001001010101011010000000000
000000000000000011000000001101111100001011010000000000
.logic_tile 19 7
000000000000000111100010001011000000000000000000000000
000000000000000001100000000011000000000011000000000000
000000000000001011100000011011011000001100000000000001
000000000000000001000011011101001001001000000000000000
000000000000001111100110001101001110000010000000000000
000100000000000101100000001011001011000000000000000000
000001000001000111100110011001000000000000000000000000
000000000000000011100010001011000000000011000000000000
000010100000001111100000001001011001101011010000000000
000000000010000111010000001001001010001011010000000000
000010000001000001000010010011011011001100000000000100
000000000000001001100010000111011010001000000000000000
000000001000001111100000001001100000000000000000000000
000000000000000001000010000101000000000011000000000000
000010100011000000000000000101001111101011010000000000
000001000000100000000000001111001100001011010000000000
.logic_tile 20 7
000001000001010000000010000000000000000010000000000000
000010000000100000000010101011000000000000000000000000
011010000000000111000000000000000000000010000000000000
000001001100001111000011101101000000000000000000000010
000011001110000000000111100000000000000010000000000000
000011000000000000000011110111000000000000000000000000
000100100000001011100000000111011011111001000100000010
000101001010000011000011101011001011111010000000000000
000000000000000101100011001111001001111001000101000000
000010101000000000100010010111111001111010000000000000
000000000001100000000000000101011101111001000100000000
000000001001000011000000000111101011111010000000000001
001001000000000111000000001001111011111001000100000100
000000100000000001000010010001001001111010000000000000
000000100001010001000000000011001001111001000100000000
000001000000100000100000000011111011111010000010000000
.logic_tile 21 7
000000000000010101100111100000001000001100111000000000
000000000000000000100000000000001111110011000000010000
000010000001000011000011110000001001001100111000000000
000000000010000000100011010000001001110011000000000000
000000001110000011000000000000001000001100111000000000
000100000000000000000000000000001010110011000000000000
000000000000010001000000000000001000001100111000000000
000000000000100000100000000000001000110011000000000000
000000100000100000000000000000001001001100111000000000
000000000001010000000000000000001010110011000000000000
000010000000000000000000000000001001001100111001000000
000001000000000000000000000000001000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000001011000000000000000000001000001100110000000000
000000000000100000000000000000001001110011000000000000
.logic_tile 22 7
000000001110000000000111010111001111101100010001000000
000000000010000000000010100011101101101100100000000000
000010100000001000000010111101001111101100010000000000
000000001000101111000011010011101111101100100010000000
000001000000000000000110101001001111101100010000100000
000010000000000000000010100111101101101100100000000000
000100000001000000000110101101101111101100010001000000
000100000000000000000000001001101111101100100000000000
000000000000001000000110001000000000000010000000000000
000000000000001101000100000001000000000000000000000010
000000000000100011000010011000000000000010000000000000
000001000000010000100011001011000000000000000000000000
000000000000000001000000011011001111101100010000000000
000000000000101001100010011001101101101100100000000000
000010000000100101100000010001001111101100010001000000
000000000001000000100011001101101111101100100000000000
.logic_tile 23 7
000000000000000001000010011001011010101000000000000000
000000000000000000100011000011101111100100000000100000
000010100000101111100010011000000000000010000000000000
000001001111110111000110110001000000000000000000000100
000000000000000000000000000001111010101000000000000000
000000001110000000000010000111101111100100000001000000
000010100000011000000000001000000000000010000000100000
000000000110000111000011111101000000000000000000000000
000000000000000000000011111001011010101000000000000000
000000000110000111000011100111001111100100000001000000
000110100000000001100000000011011000101000000010000000
000000000110000011100000000111101101100100000000000000
000000000000000101100011100101011010101000000000100000
000000000000000011100000001001101111100100000000000000
000000000000000011000000001001101101101100010000000000
000000001110100000000010000011101111101100100000000000
.logic_tile 24 7
000011000000001111100011100000000000000010000000000000
000010100001011101000011001101000000000000000000000010
011100000001100111010000000000000000000010000000000000
000000001110010011000000000111000000000000000000000011
000010101100000000000010000000000000000010000000000000
000000000000000000000111010001000000000000000000000001
000000000000000111000010001000000000000010000000000000
000000000000000000000000000001000000000000000000000001
000000100000000000000000011000000000000010000000000000
000001000110000000000011111101000000000000000000000001
000010001110000011000000000011001001111001000100000100
000001000110000000110000001111111100111010000000000000
000010100000000000000000001001001011111001000101000000
000001000000001001000010011101111110111010000000000000
000000000000000011000000000101111001111001000100000010
000000000001000000100000000001001100111010000000000000
.ramb_tile 25 7
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000011000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000
000010100001000000000000000000000000000000
.logic_tile 26 7
000000000000010111100000011000000000000010000000000000
000000000000101001100011000011000000000000000010000000
011010000000000011000111100000000000000010000001000000
000010100000000000100000001111000000000000000000000000
000000000000000000000000000101100000000010100000000000
000100000000000000000000000001001111000001100000000001
000000000000101011000111101000000000000010000010000000
000000000001001011100100001001000000000000000000000000
000000000001000000000000001000000000000010000000000000
000000000110101111000011100101000000000000000010000000
000000000001000111000011100000000000000010000000100000
000000000001010101000000000001000000000000000000000000
000000001100000000000011001001111100111001000100100000
000000000000001111000111101101011100111010000000000000
000000000000100000000000001011001000111001000110000000
000100000000010000000000000011111110111010000000000000
.logic_tile 27 7
000010000000000001100010000001000001000001100000000000
000000000000001011000000001011001011000010100000000010
000000000000000111000111110111101010001111110000000000
000000000000000101000110000101111011001110100000000000
000000000000000000000010000011101001001111110000000000
000000000110001011000110100001111100001110100000000000
000000000110000001100111000001100001000001100000000000
000100000000000000000100001011101000000010100000000010
000000000000000011000011101111000001000001100000000000
000000000000000000100011011011101011000010100000100000
000011001010000101100011010111001011001111110000000000
000010000000001001100011010101111100001110100000000000
000100000000000000000110110011001001001111110000000000
000000000000000000000110000001011000001110100000000000
000000000000000000000011001101100001000001100000000000
000000000000000000000100001001001000000010100010000000
.logic_tile 28 7
000001000000000000000000001101000000000001000101000001
000000000000000000000000001001000000000011000000000000
011000000000000000010000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000001000000110000000000000000000000000000000
100000000000010001000000000000000000000000000000000000
000000000000000000000110011101000000000001000110000000
000000001000000000000010000011100000000011000001000000
000000000000100000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000100001000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000101100000000001000110000000
000100000000000000000000001011100000000011000010000000
110001000001010000000000001101100000000001000100000000
100000000011001001000000000111100000000011000010000000
.logic_tile 29 7
000000000000000001100000000001000000001111000000000000
000000000000000000000000000000001010110000110000000000
011001000100100001000010000011100001000001100110000000
000000000001000000000100000101101000000010100000000000
110000000000001111100000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
000000001100100000000110101101100001000001100110000101
000000000001000000000100001001101000000010100000000100
110000000100000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000010100011010000000000000000000000000000000000000000
000001000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 7
000000000000001001100110101001011011110011000000000000
000000000000000001000000000001111001010010000000000000
011000000000001101100110000011101111110011000000000000
000000000000000001100010011101111000000000000000000000
010010000000000111000110010001001110100000000000000000
000001000000000000000011110001001011000000000000000000
000100000000001001100000001101011101110011110000000000
000000000000001011000011001001001010010010100000000000
000000000000000011000011001000000000000000000100000000
000000000000000000100100001011000000000010000000000100
000000000000000000000000010000000000000000000100000000
000000000000000001000010001011000000000010000000000100
000000000000001000000011001000000000000000000100000000
000000000000000101000100000101000000000010000000000100
110000000000000000000000000000000000000000000110000000
100000000000000000000000000011000000000010000000000000
.logic_tile 31 7
000000000000000011000000000111101111110011000000000000
000000000000000000100000000101101110000000000000000000
011000000000000000000110101000000000000010000000000001
000000000000000000000000001001000000000000000000000100
010000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111100110011111001101110011110000000000
000100000000000000100010000011101011010010100000000001
000000000000001000000000001000000000000010000010000010
000000000000001111000000000101000000000000000000000000
000000000000000111100000000000000000000010000010000010
000000000000000000100000000001000000000000000000000000
000000000000001000000111101000000000000000000100000000
000000000000000101000100001101000000000010000000100000
110000000000000101100000011000000000000000000100000000
100000000000000000100010101001000000000010000000000011
.logic_tile 32 7
000000000000001000000000000000000000000000000100000000
000000000000000001000000000101000000000010000001000000
011000000000000001100000001000000000000000000100000000
000001000000000000000000000001000000000010000000100000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001111000000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000001000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 8
000010000000001011000111100000000001000000001000000000
000010100101010011100000000000001110000000000000010000
000000000000000000000000000001100001000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000001110010000010000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000011100000001000000000000000000000000000001000000000
000011100000000011000000000000001011000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000001000000000000000000000000000000000000001000000000
000000000000010000000000000000001000000000000000000000
000000000000000101000000010000000000000000001000000000
000000000000000000000011000000001000000000000000000000
.logic_tile 2 8
000000000100000000000000000000000001000000001000000000
000010000000101111000000000000001010000000000000010000
000000000000000000000010000000000001000000001000000000
010000000000000000000110010000001001000000000000000000
000010100000000000000111100000000001000000001000000000
000000000000000000000111010000001001000000000000000000
000000000001000101000000010000000001000000001000000000
000000000000100000100011110000001111000000000000000000
000001000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000000000000000000000000001000000000
000000001000000000000000000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001011000000000000000000
.logic_tile 3 8
000011000000000011100110000001000001000000000000000000
000000101010000111000011100111101110000000010001000100
011000000001011001100000011111000000000010000000000001
000010000001010001000011110101100000000000000000000100
010000000000001001110000011101000000000000000000000000
010001000000000011000010000101001111000000010000000001
000000000000011111000000010001100000000010000000000000
000000000000101011000011110001100000000000000000000000
000001000000001001000000000001000000000001000000000000
000010100000000101100000000001000000000000000000000000
000000000000001000000000001001100000000000000000000000
000010000010000101010000001101000000000001000000000100
000100000100000001000111000101001101010010100000000000
000000010000000000000100000011101100110011110000000000
000000000000000101110000001101000000000000010100000100
000000000000000000000000000001001010000000000010000010
.logic_tile 4 8
000000000000000111000110110001000000000001000010100000
000000000000000001000010111001100000000000000000000000
011000000000000001100000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
110010100010000000000111101001100001000000000000000000
110000000110000000000111001101001000000000010000000001
000000100000000001100111100101100000000010000000000100
000001000000000001010100001001001000000011000000000000
000001000000100001000000001001000000000001000000000000
000000100000000000100000000101100000000000000001000101
000000000000000000000000000101000001000010000000000000
000000000000000000000000001101101010000000000000000000
000000000000100000000010000000000000000010000000000000
000000010001000000000000000001000000000000000000000001
000000000000000000000000000001100000000011000100000000
000000000000000000000000000011100000000010000000000100
.logic_tile 5 8
000110000001010001100010010001011001111100110000000000
000101000000000001000111001011011011010100110000100010
011000000000000101100111000101100000000000110000000000
000000000000000000100100001001001101000000100000000000
010010000010000011100011100101000000000001000100000000
110001001000000101000000000101000000000011000000000001
000111000000000101100110001011100001000001100101000000
000011000000001001100100001111101000000010100000000010
000000100000010000000010101000000000000000000100000000
000010100010010000010110010011000000000010000000000010
000100010001011000000000010001011111101011010100000000
000000000010100101000010110111001010000011000000000100
000010010000000001010000010101000000000001000110000000
000001011110101111000011101001000000000011000000000001
000000001010000101100000010111000001000001100100000000
000000000000000000100011111111001000000010100000000001
.logic_tile 6 8
000010101001010000000111001101001100000010000000000000
000011000000100001000011101111111001000000000000000000
011000000000000111000010001011100001000000010000000000
000000000100001001100110000001001111000000110000000000
110010100000100111000111100101111110010010100000000000
010000000000001001100110000111001000110011110000000000
000000000000000001000010000001111010010010100000000000
000000000010001001000010011101011010110011110000000000
000110000000100000000111110011100000000001100001000000
000100000001000000000011110101101011000010100000000000
110000010001100000000011001001111010010010100000000000
100000000000011111010100001001001010110011110000000000
000001010001000011100000001001000000000001000001000000
000000110010100000100000001001100000000000000001100000
000000001010001001110110101111100000000011000100100000
000000000001011101010110011101000000000010000000000000
.logic_tile 7 8
000000000000000001100110110001100000000000000000000000
000000000000001101000011111001000000000001000000000010
011000000001000111100010000011111001010010100000000000
000000000000000101000110010011011110110011110000000000
110000000100100001000000010001000000000011000100000010
110000000001000000100010100101000000000010000000000000
000000000000000000000000001001100001000000110101000000
000000100000000000000000000111001100000001110000000000
000100000010101011100011100101000000000011000111000010
000100000001001011000000000001100000000010000000000000
000000001000001111000000001111100000000000110100000010
000000000000000011000000000111101101000001110000000000
000001110001000011100011100001000000000011000101000010
000111111110000000100100000011100000000010000000000000
000000000001001000000011101111000001000000110100100000
000000000000101101000100000111001001000001110000100000
.ramt_tile 8 8
000001000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000111101100000000000000000000000000000000
000100100011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 9 8
000000000000000001000000001011100001000000110110000100
000000000000001001000010110111101101000001110000100000
011000000011010111110111101011000000000000110100000000
000000000000100101000100000011101100000001110000100000
010001000000000000000011011101000000000000110100000100
110010100001010000000011000111101001000001110000000000
000100000000010000000000001111100000000000110110000000
000000000000100000000000000011101000000001110000000001
000000000000000111000111101111100001000000110110000000
000000000111000000000010010111001100000001110000100001
000000001010000011100111001001100001000000110101000010
000100000000000011000011010011001001000001110000100000
000001010000100000000011101011000000000000110100100000
000010110001000000000000000111101111000001110000100000
000001000000100011100111001001000001000000110101000000
000010100001000001000100000011001000000001110001000000
.logic_tile 10 8
000000000110000111100111100101100000000000000000000100
000000000000001101100110000001100000000001000000000000
011000000000000011100011101011101100111111000000000000
000000001001010000100011100001111010010111000000000010
010010001010001101100000011101100000000000000000100000
010000000001011011100011110101100000000001000000000000
000001000000000001000000010000000000000010000000000000
000010100000000000100011001101000000000000000011000000
000010101010010000000000011001000001000000010000000000
000101010000000000000011000111101100000000110010000000
000000001100001000000000011101000000000011010100100000
000000000000000111000010001001001110000011000000000000
000000010001011000000000001000000000000000000110000000
000011010000100111000000001001000000000010000000000000
010000001000000111110000000000000000000000000100000000
000000001010000000100000000001000000000010000000000001
.logic_tile 11 8
000000001010001111000000000011000001000000001000000000
000100000000000011100000000000001011000000000000000000
000010001111011011000000010001101000001100111000000010
000001000000100111000011000000101010110011000000000000
000001001001000000000111100001001000001100111000000010
000010000001111111000011010000001101110011000000000000
000000000000010000000110100001001001001100111000000000
000000000110100000000010010000001000110011000001000000
000000000000000011100111110101101000001100111000000001
000000000000100000100011110000101011110011000000000000
000101000000000000000000000111001000001100111000000000
000010000100000000000000000000001111110011000010000000
000000000000000111100000010011001001001100111000100000
000000011100000000000011100000101000110011000000000000
000000000110100001000000000111101000001100111000000000
000000000000000000100000000000001011110011000010000000
.logic_tile 12 8
000000000001001000000000000001100000000000001000000000
000000000001110011000000000000001000000000000000000000
000000000001000111100000010101001000001100111000000010
000000001010110000000011110000001010110011000000000000
001100000000011011100011010101101000001100111000000000
000100000100001011100111100000100000110011000000000100
000000000000000000000000000001101000001100111000000100
000000000000000000010011000000100000110011000000000000
000001001010100000000000010011101000001100111000000010
000010010000010000000011100000000000110011000000000000
001000100000000101000000000011001000001100111010000000
000001000110000000000000000000100000110011000000000000
000100010000000000000000000101001000001100111000000000
000100011110000000000000000000100000110011000000000001
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000010
.logic_tile 13 8
000000000000011111000010010001001000001100111001000000
000000000000011111100111100000001100110011000000010000
000000000000001111100000010001001000001100111000000000
010000000000000111000011100000001010110011000000100000
000000000000100000000011100001001000001100111000000000
000000001010011111000100000000101011110011000000000000
000000001110000000000000000001001001001100111010000000
000100000000000000000000000000101110110011000000000000
000001000000001111100000000111001001001100111000000000
000010000000001111100000000000101111110011000000000000
000001000010000000000010000001101000001100111010000000
000000000000000000000100000000001100110011000000000000
000100000000000011100000000001101001001100111000000000
000000011010000000100011000000001001110011000000000010
001000000100001000000111000111001001001100110001000000
000100000000001011000100000000001101110011000000000000
.logic_tile 14 8
000000001110001001000000001001111101111111000000000100
000000000000000111000010000101001001010111000000000000
011000000000001001100111100001011001001111110000000000
000000000010100101000010011111001101000110100000000000
010000000000000001100000011001011000010010100000000000
010000000000001001000010001011011101110011110000000000
000000000000000111000000011011101110111111000000000001
000000000010000000000011011101001100010111000000000000
001000000001000111100110111000000000000000000100000000
000000010000110000100011000111000000000010000000000010
000000010001001011100010000000000000000000000100100000
000100000000000001000010000101000000000010000000000000
000010010110000011100110011011000000000011010100000000
000001010000000000100111001011101010000011000001000000
010010100100100011000000001111000000000011010100000010
000000000001000000000000001011101011000011000000000000
.logic_tile 15 8
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000010100
000001000000000000000000010011001000001100111000000000
000110101010100000000010000000100000110011000000000000
000001000000000000000000000111001000001100111000000000
000010100000000000010000000000100000110011000000000000
001110100000000111100000000101101000001100111000000000
000101000000000111100000000000000000110011000000000000
001000001100000000010000000111101000001100111000000000
000000010000000000000011100000000000110011000000100000
000000000000001111000110100011101000001100111000000000
000000000000001111000100000000000000110011000000000001
001000000000000000000000000011101000001100110000000000
000000011101010001000010010000000000110011000000000000
000000000001000111000000001001111110010010100000100000
000001000111110111000000001011101110110011110000000000
.logic_tile 16 8
000000001100001111000110010000000000000000000000000000
000000001111000011000010100000000000000000000000000000
011001001111010011100000001001111101010000000000000000
000010100000001001100000000111001010000000000000000010
110010001000000111000111110011101101010010100000000000
010000000000000000000010000011101010110011110000000000
000001000000101011100011000001001111010010100000000000
000010100001000001100010000111111000110011110000000000
000011100000010001000111001101111100000010000000000000
000000010000100111100111000111101110000000000000000000
000000000000000111100110000101000000000011010100000000
000000000000000111100100000001101001000011000010000001
000000010000000001000011000011000000000011010100000010
000000010001000111100100000101101000000011000000000000
010011000001000011100000000101100000000011010100000001
000010000000001001000000000001101011000011000001100000
.logic_tile 17 8
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
110000000000000000000000000001100000000001000000000001
100110000000100000000000001111000000000000000000000000
000010100000000000000000000111100000000001000000000000
000000110000000000000000000101100000000000000000000110
001000010000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000001010000100000000011000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
.logic_tile 18 8
000001000110101000000111110011100000000000000000000000
000010000001010001000111110011000000000011000000000000
000000000000000001100111010001100000000000000000000000
000000000000000111000011111001000000000011000000000000
000001000000001001100000000111101010000010000000000100
000000100010000001000000001111101010000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100001000000000000111011000001100000000000100
000000100000001011000000000001101001001000000000000000
000000100000011001000110001011101110101011010000000000
000000000100001011000000001001001110001011010000000000
000001000000101001000110110111011101001100000000000010
000010010100001011000011110101111001001000000000000000
000110100000000000010000011011111000101011010000000000
000000001000100000000010101001001001001011010000000000
.logic_tile 19 8
000000000000100011100111110011111110001100000000000001
000100000001001001100111111101001000001000000000000000
000000100000001000000010000111101101001100000000000010
000000000000001101000100001011011001001000000000000000
000100000000000000000010110111001111101011010000000000
000100000000000000000011111001011000001011010000000000
000100100110000001100111010101100000000000000000000000
000001001000000000000110000011100000000011000000000000
000000000000000111100110010111001001101011010000000000
000000000000000111100110001001011100001011010000000000
000000100000001001000111100011011101101011010000000000
000001000000000111100011001101011101001011010000000000
000000001100010000000000001001000000000000000000000000
000000010000100111000010011111000000000011000000000000
000001000001011001000111111111111011001100000000000000
000110000000100001100010111101001111001000000000000001
.logic_tile 20 8
000100000001010011100011001000000000000010000000000000
000100001000001001100111011001000000000000000000000010
011000000001011111000010101001000001000001000000000000
000000000010001011100111111111001100000011000000000000
000000000000100001100110010001000000000000100000000000
000000000001110000000011010101101011000000000001000000
001000100000001111000000001011111100101011010000000000
000001000000000011100011111011011101011011010000000000
000000000110000000000010011101111011111001000100000100
000000000000100000000110110001101010111010000000000000
000000100001010001000011110111001101111001000100000010
000000000100101001000111000111111000111010000000000000
000000000000000000000011101001101011111001000100000000
000010110000100001000000001111111010111010000010000000
000000010000000011000111110001011111111001000100000010
000000011000000000000011000001101000111010000000000000
.logic_tile 21 8
000000000000000001000111001000000000000010000000000000
000000000000001001100100001111000000000000000000000010
011000000000000111000000000011101101101100010000000000
000000000000000101000000000001111011101100100000000000
000000100000000001100000001000000000000010000000100000
000000000000000001000000000101000000000000000000000000
000000001010000011010000010001101101101100010000000000
000000000000000000100011110101011011101100100000000000
000000010000101000000000010000000000000010000000000000
000000000001000011000011000001000000000000000000000010
000000100010000000000000000111001101101100010000000000
000000000000000000000011001001111011101100100000000000
000000000000000000000011000000000000000010000000000000
000000010010000000010000000011000000000000000000000010
000100100001000000000010101011001011111001000100000000
000000010000010000000100000001001011111010000000000001
.logic_tile 22 8
001000000000001000000000011000000000000010000000000000
000000000000001011000010000001000000000000000000000010
011000000000000001000011110111011010101100010000000000
000000001000100011100110111101001101101100100000000000
000000000110000000000010010111011000101100010000000000
000000000000011111000111010001001111101100100000000000
000000000001001001000000011000000000000010000000000000
000000000000000011100010111101000000000000000000000000
000010100000000001100111100000000000000010000000000000
000001000000000001000000001101000000000000000000000010
000010000001000000000000011011111010101100010000000000
000000001000000000000010010101101101101100100000000000
000000000000001001100111100001101100111001000100000010
000000110000001001100000000011101111111010000000000000
000100110000000000000000000001101000111001000100000010
000101011100000000000000000101111101111010000000000000
.logic_tile 23 8
000000000110000000000000001011011011011001010000000000
000000000000001001000011000011111110111001000000000000
011000000000000000000010100000000000000010000000000000
000100000000000000000000001101000000000000000001000000
000010100000101011000000000000000000000010000000100000
000000000000010001100011000101000000000000000000000000
000000000000100101100000000000000000000010000000000010
000000000000000000000011000011000000000000000000000000
000000100000001111100010000101011101100101010100100000
000001000000001111100000001111011110101100010000000000
000100000000000011100011110001011010111001000101000000
000100000000001001100010010111101101111010000000000000
000000000000010101000011100011011000111001000100100000
000000010000001111000000000001011100111010000000000000
001000010000000011100000001111011100111001000100000010
000000010000000000000000000011011101111010000000000000
.logic_tile 24 8
000001100000000001000010000000000000000000000000000000
000001001110000000100000000000000000000000000000000000
011000000000100000000000000111000000000010100000000000
000000001010010000000000001111001001000001100010000000
110010100000000011100000000000000000000000000000000000
100001001000000000100000000000000000000000000000000000
000000000110001001110000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000100001000000000000000101100000000001000110100000
000001000000000000000000000101000000000011000000000000
000000000000100000000000000101100000000001000100100000
000010101100010000000000000001000000000011000000000000
000001000000000001000000000000000000000000000000000000
000010110000000000100011100000000000000000000000000000
110000010000110000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000
.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000010000000000000000000000
000000100001010000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
000000000000001111100011100001000000000010100000000000
000010100000001101100000000101101100000001100000000000
000000100000000011100000000011100001000010010000000000
000001000000000000100000000001001101000011000000000000
000000000000010111000000001001100000000010100000000000
000001000000101111000000000101001100000001100000000000
000010100000000111000111000111100000000010100000000000
000001000000000000000000001111001110000001100000000010
000000100000000011100000000000000000000010000000100000
000000000000001011100000000001000000000000000000000000
000000000110000000000010000101100000000010100000000000
000000000000000111000100000011101110000001100001000000
000000000000000101100000011000000000000010000010000000
000000011110001011100011001111000000000000000000000000
000000010000010011000110100111000000000010100010000000
000001010100000000000000000101001110000001100000000000
.logic_tile 27 8
000100100001000011100010000000000000000000000000000000
000001000000100000000010010000000000000000000000000000
011000100000100001000010001101100000000010100000000000
000000000000000001000111000011001010000001100000000000
111000000110011101100010011001000001000001100101000000
100000001010100011000011101001001000000010100000000001
110000000000000011100011111111100001000001100110000010
010000000000000000100011001001101000000010100011000000
110000010001010111000000001001000001000001100101000000
010000000000100000100000001101101000000010100011000000
001000000001000111000000000001000001000001100100100000
000000000100100000000000000011101000000010100000000000
000000000000000000000000000101100001000001100100000000
000010010110000000000000001101101000000010100010000001
001000010000000000000111100101000001000001100100100000
000000010000000000000000001101001000000010100000000010
.logic_tile 28 8
000000000000000111100000000000000000000000000000000000
000000000100000001100011100000000000000000000000000000
011000001110000001000000000011100001000001100101000001
000001000000000001000011011111001000000010100010000000
110000000000000000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000
110000000000000000000000001001000001000001100110000010
010000000000000000000000001111001000000010100000000000
110000110000000111010000001011000001000001100100100001
010000000000000000000000001111001000000010100000000000
000000000000000001000000001001000001000001100110100000
000000000000001001100000000011101000000010100001000000
000000000000000000000000001001000001000001100111000001
000010110000010000000010101001001000000010100000000000
000000011111000000000010100000000000000000000000000000
000000010000010000010010100000000000000000000000000000
.logic_tile 29 8
000000000000000101000111110001000001000000001000000000
000000000000001011000111110000001101000000000000001000
000010001100000111000111110111101001001100111000000000
000000000000000000000110110000101000110011000001000000
000000000000000111100000000101001000001100111000000100
000100000000001001100010000000001001110011000000000000
000000000000010000000000000011001001001100111000000000
000000000000100000000000000000001001110011000001000000
000000010000001101100000000101001001001100111000000010
000000000000001011000000000000101001110011000000000000
000100000000001000000000000001001000001100111000100000
000000001000000111000010000000001100110011000000000000
000001000000000000000000000111101000001100111000000000
000000110000000000010000000000101010110011000000100000
000000010000000000000111100011101000001100111000000000
000010010000000000000111000000001001110011000010000000
.logic_tile 30 8
001000000000001000000000010000000000000010000000000000
000000001110000111000011010101000000000000000000000001
011000000000001001100110101000000000000010000000000000
000000000000000001000111000111000000000000000000000000
010000000000000111000000001001100001000000110000000010
000000000000000000000010101001001000000000000000000000
000000000000000001100000011011101110110000000000000000
000000000011000101000011111001111011000000000000000100
000000010000100000000000000101111010110011110000000000
000000010001010000000000001001011000010010100000000000
000000010000000000000000011000000000000000000100000000
000000000010100000000010000101000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000010000000000000000000101000000000010000000000000
110010010000001000000000011000000000000000000100000010
100111110010000111000010001111000000000010000000000000
.logic_tile 31 8
001000000000000001000010000111111101110011000000000000
000000000000001001100110010001101101000000000000000000
000000100101000111100110001000000000000010000001000000
000001000010000000100010011011000000000000000000000000
000000000000000001100000000000000000000010000010000000
000000000000001001100010000101000000000000000000000100
000000000000000000000000000001001101110000000000000000
000000000000000000000000000101101001000000000000000000
000000010000001011100000001000000000000010000000000101
000000000000000001000000000011000000000000000000000000
000000000001001111100110110000000000000010000000000000
000001000000000101000011110001000000000000000000000010
000000000000000111100000001001101010110011000000000000
000000010000000000000000001111011110010010000000000000
000000000000000000000110110011111000110011000000000000
000000010000100000000010101001011100000000000000000000
.logic_tile 32 8
000000001010000000000000000001101010110011000000000000
000000000000000000000011100011011001000000000000000000
011000000001000001100000000000000000000010000000000000
000010000000000000000000001101000000000000000010000000
010000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000000000000111000011011011000000000010000000000000
000001001110000000000000010000000000000000000100000000
000000000010000000000011001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000000000100
110000001010000000000000011000000000000000000100000000
100000010000000000000010011111000000000010000001000000
.io_tile 33 8
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000101000000000000000000000000001000111100000000000010
000110100000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000001101000000000000010000001000111100000000000010
000000000000100000000011000000000000111100000000010000
000000000000000111100000000001000000000001000000000000
000000000000000000100000000111100000000000000000100010
000000100000000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000001000000000000010000000100000
000000000001010111000000000001000000000000000000100000
001100000000000111000000000000000000000000000000000000
000100001000000000100000000000000000000000000000000000
000000001110000001000000001000000000000010000000000000
000000000100000000000000000011000000000000000000000000
000000000000100000000000001111111010000110100000000100
000000010000000101000000001111001010001111110000000000
000010100000000000000111000000000000000010000000000110
000001000000000001000000000011000000000000000000000000
.logic_tile 3 9
000010100000000001000010000001000000000001000000000000
000000000100010001100010000011100000000000000000000010
011000001111010111000111011011101010100111110000100000
000000000001011101000111111111101000101011110000000000
011000000001111001000011011101000000000000000000000000
110000000000000001000011001011000000000001000000000010
000010000000000111000000001111100000000000010001000000
000000000000000101100011001001101100000000000000000000
001010100001010011000010001101011101110011110100100000
000010001000111111100100001001101100010011110000000000
000000100000000101100011011001011011101101010101000000
000000001100001001100111111001001000001100000010000010
000000000000000011000000000101111100111100010101000000
000000010000010000100000001001011110111100000000000001
001000000000000000000111110001100001000001110110000000
000000000000000000010111011011001011000000110000000010
.logic_tile 4 9
000000000010100000000010111001100000000000000000000000
000000100001000001000110101011100000000001000000000000
000000101111010111000111101001011101110000000000000001
000000000000000000000000000101101101111000000000000000
001000000000101000000000000111000000001100110000000000
000000000110000001000000000000100000110011000011000000
000100000000100001100000001011000001000010000000000000
000100000001010101000000000011001000000011000000000010
000000000000000111000000010001100000000000010000100000
000000010000001101100011000001101101000000000000000000
000100000000001001000110001001000001000000010000000000
000100000000000011100010001011101110000000110000000000
000010100000000000000000001001001010000011000010000000
000000110000000000000010010101101101000011010000000000
000000000010101111100000000111100000000000000000000000
000000000011000011000000000011000000000001000000000000
.logic_tile 5 9
000000000001000101100010010011101011111000000000000000
000001000001011001000010001101011010110000000000000000
011100000000010001100111010001011010111100110001000000
000000000000001111010010000101111101010100110000000100
110010101110101111100010000001100001000011000000000000
110000000001000001100110010101101001000001000000000000
000010100000001101100011000111111100111000000000000001
000001000000000101000000001001111000110000000000000000
000100100001010000000111000011111111111000000000000000
000001010000000000000000001101011010110000000000000000
000000011110000001000000001111100000000001000000000000
000000000000000000100011100101000000000000000000000000
000000000111000000000111100111000000000000000000000010
000000010000000000000011110001100000000001000000000000
010000000000000111100010001000000000000000000100000000
010000000000000000100111110001000000000010000000000100
.logic_tile 6 9
000100000000000000000000011101111000101100000001000000
000000000000000101000011011001101000111100000010000001
011000000000000111100111101001000000000001100010000000
000100000001000000100111101101101010000010100010000000
110000000000110000000000000011000001000001100100000000
010000001010101011000010110011001110000010100010000000
000000000000000101100000011011100001000010100100000001
000000000000001011010011011001001101000001100000000000
001100101111011111100111111111000001000001100100000000
000101001010101101000111111011001110000010100000000010
000000010000100000000111100111100001000001100101000000
000000000011000011000010011011101101000010100000000001
000011100000000111100000001101011010000000000101000000
000011111110000001000000001111101110100000000000000000
000000000000000111100011000101100000000000000100000010
000000000110000000000100000011000000000001000010000000
.logic_tile 7 9
000101100110000011110011111101001011101000000000000000
000011101010000001000111111011101010100100000000000000
011001000000001000000000010001100000000000110100100000
000010100000001111000011011011101000000001110000000000
010000000001101101000000000101100000000000110100000100
010100001110100101100011011111001000000001110000000000
000000100000000011110011110011000000000000110100000000
000000000010001001000111001011101100000001110011000000
000000000000001011000110110001000000000000110110000000
000000010001000011100111001111101010000001110000100000
000000010001010011000000000001100001000000110101000000
000000001000100000100010101011001100000001110000000000
000001011101110000000110100101100000000000110100100000
000010110001011011000100001111101100000001110000000000
000001000000000000000000000101100000000000110101000000
000011000000000000000000001011101110000001110000000001
.ramb_tile 8 9
000010001000000011000010000001011010100000
000010010000001001100100000000110000000000
011000000000000111000000010111011000000000
000000000000000000010011000000110000000000
000000000000000000000000000101011010001000
000000000000001001000000000000010000000000
000100000001000000000000011001011000000000
000100000000000000000011000011010000000100
000000100001111000000000010011111010000000
000001000100111111000011110011110000000000
000000000000000111000111001011111000000000
000000000000000001100011110001110000000000
000001000001010000000011100111111010000000
000010110001110000000000001011010000000000
110000000000000001000000000011111000000010
110000000000000001000000000001010000000000
.logic_tile 9 9
000001000000000000000110000101111101111111000000000100
000010100000000000000000001101011111010111000000000000
011000000000001101100011011001111010101000000000000100
000000000000000101000010000001111101100100000000000000
000000000000100000000111111001011000101000000000000000
000110000001000000000111100001111111100100000000000000
001000000000001000000011000000000000000000000100000100
000001000000100011000000001101000000000010000000000000
000000000101000111000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000110000100
000010000010010000000000000111000000000010000000000000
000000000000000000000111100000000000000000000100000100
000000010000000000000000000011000000000010000000000000
000100000000001000000011100000000000000000000100100010
000000000000001011000000000011000000000010000000000000
.logic_tile 10 9
000000101001000011100011000111111000111111000000000000
000000001010100000000000000101111100010111000000000000
011100000110000011100111011101111000111111000000000100
000001000010001011100111010011111101010111000000000000
110000000011000011000000000101011001111111000000000000
110000001100100011100000000101011110010111000000000010
000000000001000001000110001001111000111111000000000000
000000000000000000100000000011011000010111000000000010
000000000001000000000011100001011001111111000000000000
000000011100000001010000000101111010010111000000000010
000001100000010111000000001000000000000000000100100000
000011000000100000100000000111000000000010001000000000
000000000001000011100010000000000000000000000101000000
000000010000000000000000000111000000000010000000000000
010000000000000011100000011000000000000000000101000000
000000000000001111100010000001000000000010000000000000
.logic_tile 11 9
000000000111011011000111000101101001001100111000000001
000000001100101111000011100000101100110011000000010000
000000000000001111000011110101101000001100111000000000
000000001010000011100011010000001000110011000010000000
000000000000000000000011000111101000001100111000000000
000010000000000000000000000000001000110011000000000100
000101000001000111000000010001001001001100111000000000
000100001010000011000011000000101000110011000000000100
000000000001000111100000000001001000001100111000000010
000000010000001111000000000000101100110011000000000000
001000001110001000000000000001101000001100111001000000
000000000000000011000000000000001100110011000000000000
000000010001010000000000000001101000001100111000000000
000000110000100000000000000000101011110011000000000001
000010100000011000000000000001101001001100111000000010
000000000000101111000000000000101010110011000000000000
.logic_tile 12 9
000010100001010000000000000101001000001100111000000000
000001001100100000000000000000100000110011000000010001
000100000000000000000000000011101000001100111000000000
000100000000000011000011010000100000110011000001000000
000000000000101000000010000101001000001100111000000000
000010000001011101000111000000000000110011000000000001
000000001110000000000000000101001000001100111000000000
000000000100010000000000000000100000110011000000000100
000001000000000000000110100011001000001100111000000000
000000100001010000000000000000100000110011000000100000
000010110000000000000000010001101000001100111010000000
000001000100000000000010100000000000110011000000000000
000001010000000000000000000111101000001100111000000001
000000110001000000000000000000000000110011000000000000
000000000001001000000000000001101000001100111000000001
000000000000100101000000000000100000110011000000000000
.logic_tile 13 9
000000001110000011100000001111000000000000000000000100
000001000000000001100011100101100000000001000000000000
011000000000000011100000010101000000001100110000000000
000000000000000000000011100000001101110011000000000000
111000100000000101000000000011000000000011010100000100
010001000001000111100000000011001000000011000000000000
000100000001000101000110100000000000000000000100000000
000100000000100000100100000101000000000010000010100000
000000001000001001100111011000000000000000000100100000
000000010000100111000111011101000000000010000000000000
000000000000000000000010001000000000000000000100000100
000000000110000000000000000001000000000010000000100000
000000010000010000000000000000000000000000000100000000
000000010000100000000010011001000000000010000001000010
010001001100000000000000001001100000000011000110000010
000010000001010000000000001011101000000011011000000000
.logic_tile 14 9
000000000000000011100000010111000000000000000000000001
000000000000001101000011010001100000000001000000000000
011000000000000000000000000001100000000001110000100000
000000000010100000010011100001101110000000110001000000
010111100000001001100000001011011010001111110000000000
010010101101011101000010011101001100000110100000000000
000011100000011000000111000011100000000001110010100000
000010100001000111000100000001001010000000110000000010
000001000000010001000110110000000000000000000110000001
000010110000100001000010010101000000000010000000000000
001001101110001111100000000000000000000000000100000000
000000001000001101100000001101000000000010000000000001
000000000000100111000000000000000000000000000101000000
000000010001001011100011100111000000000010000000000000
010100000000000000000000001011000000000011010100000010
000100000000000000000000000011101101000011000010000100
.logic_tile 15 9
000000100001011001100111111011001000001111110000000000
000000000100100001000110100101111100000110100000000000
011000000000000111000000000111101010001111110000000000
000000000000000000000000000101011110000110100000000000
110000000110000101000010011011011100001111110000000000
110000000000000001000110000101011100000110100000000000
000000000000000001000000001101011110010010100000000000
000000001011000000000010010111011010110011110000000000
001001000000000011100010001001100000000011010100000100
000000110000001011100110010011001001000011000010000000
000000000000101000000111001011100000000011010101000010
000000000010001101000111100111101011000011000000000000
000010000000000000000010101101100000000011010110000010
000000110000001011000000000011101000000011000000000000
010000000001101001000111001011000000000011010100000000
000000000000011101100000000111101000000011000000000101
.logic_tile 16 9
001001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
011000001100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000001010000001000010101011000000000001110001000100
110000000000000000100100000001101010000000110000000000
000010001111010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000001011110000000111100000000000000000000000000000
000000111100010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000010000000000001000000000000000000100100000
000100011100000000000000000101000000000010000000000000
010100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 17 9
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000011100000000000000000010001111000001111110000100000
000011000000000001000011000111101010000111110000000000
000000000001110000000111000000000000000000000000000000
000000000001110111000100000000000000000000000000000000
110010000000001000000000000011100001000000100000000000
100000000100000011000000000111001010000000110000000010
001000000110100000000000010000000000000000000000000000
000000010000010000000010110000000000000000000000000000
000000010000000000000110100011001011000010000000000000
000000001100000011000100001001111101000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 18 9
000000000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000001000000000000000000001011011010100000000000000011
000010000000000000000000000011101001000000000000000000
000010100000101000000000000000000000000000000000000000
000001000001001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000010001000010000011000001000001000010000010
000000000000000000100100000101001101000011000010000110
000000100000000000000000000000000000000000000000000000
000101010001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
.logic_tile 19 9
000000000000000111000010001001100000000010100001000000
000010100001011001000111110101001001000001100000000000
000000000000011011100111000011001011000011110000000010
000010000000000001000011001111001001000011100000000000
000001000000000001000010110111111011101011010000000000
000010100001011101100010001111101100001011010000000000
000000000001001111100111001101100001000001000001000000
000000000000001111000100001011101111000011000000000000
000000000000001000000000000001011101101011010000000000
000001000000000111000000001111111011011011010000000000
000000000000000000010010000001111000000100000000000000
000000000000001001000000000101101000000000000000000100
000000001110000000000011100001001010001100000000000000
000000010000000000000010011101111000001000000000000000
000000100000010000000000000000000000000000000000000000
000000001110000000000011110000000000000000000000000000
.logic_tile 20 9
000010101110001001000111000101011010101100000000000000
000011100001011111000100000101001100110100000000000000
011000000010000001000010010101000001000000110000000000
010000001100100000100011101101001110000000010000000000
110000000000000001000000010101101100101011010000000000
100010100001010111100011111011101000001011010001000000
000000000001001000000011100111001110001100000000000100
000000000100000001000010001111101001001000000000000000
000001000000000001000111100101101111101011010000000000
000010100000000111000011101011101011001011010000000000
000000100000000000000000010111111100101100000000000000
000000000010100000000010000001011101110100000000000100
110000000000000001100010110101101101101011010000000000
010000010010000111010011101011111110001011010000000000
000000110000101111000000001001100001000001100100000000
000001010001000111100000000001101001000010100000100000
.logic_tile 21 9
000010100000000111000000010000000000000010000000000100
000011000000010000000011110111000000000000000000000000
011000000000010011000000001000000000000010000000000100
000000000000000000100000000001000000000000000000000000
000000000000000000000010101000000000000010000000000000
000000000000001001000010000011000000000000000000000010
000000100000000101000000000111011011111001000100000100
000001000000000000000010001101001011111010000000000000
000001001110000001000000001011011110111001000100100000
000000110100000001100000001011001100111010000000000000
000001000000000000000000010011101011111001000100000010
000000000000000001000011000001011011111010000000000000
000000000000000111000000000001101010111001000100100000
000000010010000000100000001001001100111010000000000000
000010000000011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 22 9
000000000000000011000111100000000000000010000000000100
000000000000000111000111000101000000000000000000000000
000010100000001001100010000001000001000010100000000000
000000001100000001000100001101001101000001100010000000
000000000000000001000000011101111000000010000000000000
000000001110000000100011111101101001000000000000100000
000000000000000111100110011111011001001100000001000000
000000000010100000000010001101101001001000000000000000
000000000000000000000000000001011111101011010000000000
000000000000000000000011101011111110001011010000000000
000001000000000000000111100011100000000000000000000000
000010101010000001000000000111000000000011000001000000
000000000000001000000010001111100000000000000000000000
000001010000001111000100000111100000000011000000000000
000001000001000111100000010101100000000000000000000000
000110101000000000000011000001000000000011000000000000
.logic_tile 23 9
000010001010000000000110100000000000000000000000000000
000001000110000001000110000000000000000000000000000000
000000000000000111000111011101100001000010100000000000
000000000000000000000010001001101110000001100000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000010000001101001101000000000000000
000000000000000000000100001001111000100100000000100000
000001001100000101000111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000110000000000111100000000000000000000000000000000000
000110000000001001000000000000000000000000000000000000
000000000000000000000000000011100000001111000000000000
000000010000000000000000000000001000110000110000000000
000000000000000000000000000011100000000010100001000000
000000000000001001000000001011001100000001100000000000
.logic_tile 24 9
000000000000000001000000000001100000000010100000000000
000000000110000000000000001011101010000001100010000000
011010100000000001000111000111000001000001100101000000
000001000000000111000110001011001000000010100000000010
110100000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000010000000000000010001001000001000001100100000000
010000010000100000000110000001001001000010100001000000
110010010010010000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000011110000000000100000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
.ramb_tile 25 9
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001001010100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 9
000000000000000000000000000111000001001100110001000000
000000000000000000000000000000001101110011000000000000
000000000010001011000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000100000000100000000000000011000001000010100000000000
000100000000010000000000000011101111000001100000000000
000000000000000000000000001011000001000010100010000000
000000000000000000000000000111101101000001100000000000
000000010000001011000110111011000001000010100000000001
000000010000101011000110110011001111000001100000000000
001000000000010000000011011001100000000000000000100000
000000000000000111000011001111000000000011000000000000
000000000000100101100000000000000000000000000000000000
000000010001000001100000000000000000000000000000000000
000001000000000000000011001111000001000010100000000000
000010010000000001010010000001001101000001100000000000
.logic_tile 27 9
000000000000000101000110101001000001000010100000000001
000000000000001001000100001011101100000001100000000000
011000100000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001101100001000010100000000000
000000000000000000000000000111001100000001100000000000
110010100000001000000000001011000001000001100100000000
010000001010001011000010011101101000000010100000000100
110000010000001000000110010000000000000000000000000000
010000011110001001000010010000000000000000000000000000
001000000000010000000000010000000000000000000000000000
000000000100000111000011000000000000000000000000000000
000000000000000000000000000001000001000001100100000000
000000011000000000000000000001001000000010100010000100
000000000001000111000000000011000001000001100101000000
000000010010000000000000001011001000000010100000000001
.logic_tile 28 9
000000000000001101100010000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
011000000000000001000000000001000001000001100101000100
000001000000000001000000000001001000000010100000000000
110010100000100011000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
111000011110101000000000001011100001000001100100100000
010000000001011111010000000101001000000010100000000000
000000000000000111000000000101000001000001100110000100
000000000000000000100000001001001000000010100000000000
000000000100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000001000000000001011000001000001100110000001
000000010000100101000000000111001000000010100010000000
.logic_tile 29 9
000000000000001000000000000101101001001100111000000000
000000000000001001000000000000001110110011000001010000
000000000000000000000110110111101000001100111000000000
000000000000000000000011010000101100110011000001000000
000010000000000101100000000101101000001100111000000000
000001000000000000000000000000101111110011000000000000
000000100000001000000000010001101000001100111000000000
000001000010000101000011000000101110110011000000000010
000001000001000101100110010001101000001100111000000000
000000000000000000000110100000101000110011000000000000
000000100000001000000000000101001001001100111001000000
000000001010001001000000000000001111110011000000000000
000000000000001000000110100011001000001100111000000000
000000010000000101000010100000101101110011000000000000
000000010000000101100010010011101000001100111000000000
000001010000000000000110100000001111110011000000000000
.logic_tile 30 9
000000000000001000000000010000000000000010000000000000
000000000000000011000011000001000000000000000000000000
000000000000000101000010101000000000000010000000000000
000000001000101011000011001101000000000000000000000000
000000100000000000000000011000000000000010000000000000
000000000000000000000011001111000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010100001000000000000000000000000
000000011010000000000000001001101011110011000000000000
000000000000000000010000000001111001000000000000000000
000000000001010000000000001000000000000010000000000000
000000000000100000000000001001000000000000000000000000
000100000000000000000000000000000000000010000000000000
000000010000000000000000001001000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
.logic_tile 31 9
000000000000000001100010010001100000000000001000000000
000000000000000001100011110000101110000000000000001000
000010100001000001000010000111100000000000001000000000
000001000000000000100100000000001110000000000000000000
000000000000000101000000010001100000000000001000000000
000000000000000000010011010000001101000000000000000000
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001100111010001000000000000001000000000
000101000000001001100010100000101010000000000000000000
000000000001000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100000000011000001000000001000000000
000000000000000101000000000000101010000000000000000000
000100000000000111100000000011000000000000001000000000
000000000000000000100000000000001011000000000000000000
.logic_tile 32 9
000000000000000011000110001000000000000010000001000000
000000000000000101100000001001000000000000000000000000
011000000001000101100111011000000000000010000000000000
000000000110001101100110001011000000000000000001000100
010000000000001000000000001000000000000010000000000000
000000000000001011000000000101000000000000000000000100
000000100000000101000000010111111101000100000000000000
000000000000100000000010000001101101100000000000000000
000000010000010000000000000001111001100000000000000000
000000001000100000010000000001101000000000000000000000
000000000000001000000110010001111100110000000010000000
000000001000000001000010010101111001000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
110000000000000000000111001000000000000000000100000000
100000010000000000000000001101000000000010000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000001110000011001001100110000000000000000
000000000000000001000010000001011001111000000000000000
000000000000001111100011100111000000000000000001000011
000000000000000001000010011111101110000000010000000000
001000000000000000000010001101000000000000000000000000
000000000000000000000111011001100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111000110100011011001101011000000000000
000001000000000000100100000001001100111111000000000000
000000000000010000000110001011100000000001000000100010
000000000000100111000000001001000000000000000000000000
000000000000000000000011000011101100111000000000000000
000000000000000001000010001101111001110000000001000000
000000000000000000000000000011100000000001000000000000
000000001110000000000000000001000000000000000000000000
.logic_tile 2 10
000011000000000001100000011101111001000011000000000000
000010100000001101000011101001001000000001000000000010
011000000000000101000000011101101110000100000000000000
010000000010000111100011011111001010001100000000000000
111010100000001101100010010101100001000000110000000000
110000000100000101000110001001001001000000100000000000
000000000000001101000111001101100000000010000001000000
000000000000000001100011000001100000000000000000000000
000000000000000011000111100111000001000011000000000000
000001000000000000010100000101001100000001000000000000
000000000000100000000000000111100000000011000101000000
000000000001001011000000000011001000000011010000000000
000000000000000011100010010011011010001111110100000000
000000100000001111100111010001111011000111110010000000
000000000000000111000000010001100000000001000101000000
000000000000000000000010101101001111000011000000000000
.logic_tile 3 10
000001101010000011100111111001000000000010000001000000
000000000000000000000111100111100000000000000001000101
000000000010001101010110000101011101011100000000000100
000010001010000001100011001101101101111100000000000000
000000000000100000000010010001000000000000000001000001
000000000000000001000111010011000000000001000000000000
000000000000100000000111101111111101010010100000000000
000000000001000000000011011001011000110011110000000000
000110100010000000000111001111000000000001000000000000
000000001010001101000100001001000000000000000000000010
000000000000001001000111011111011000011000000000000000
000010000000001101100010001111001010010100000000000000
000000100001010011100000000011100000001100110000000000
000001000000100001000000000000000000110011000000000000
000010000001000011100000000001011011010100110000000000
000000000000100000100010011011111011000000110000000000
.logic_tile 4 10
000000001010000101000011000001001100000010000000000000
000000000000000001100010000001111010000011000010000000
011001000000000111100011101001100000000000000000000000
000000000000000111000010111111000000000001000001000000
000011100000001101000110101101011001111100100000000000
000000000000000111100011101001111010111100110000000000
000000000000101001000000001011000000000010000000000000
000000001101001011100010110001001000000011000000000000
000000001000000111100111111101011010000000000000000000
000000000000000001000110110111011001100000000000100010
000000000000010001100110000101011101111100110000000000
000000000000100000000010010011111101010100110000000100
000000000000000001100000000101011010001111110000000001
000000000100000000000000001011001110000111110000000000
000100000000000011000000001000000000000000000100000000
000100000000000000000011100011000000000010000000000000
.logic_tile 5 10
000010000000001000000110000011111010000000000000000000
000000001111000001000011101111001110100000000000000000
011000000000001011000000011001001100000000000000000000
010000000001010111000011101011001011100000000001000000
110000000001001011000000011011011111000100000000000000
010000000010100111000010000001001110000000000000000000
000000000000000001100110010011111010010010100000000000
000000000000001001000011100111001101110011110000000000
000100000100110011100010011111011001110000000101000010
000000000001110101100111011011101001111001010001000000
001001100000001111100011001101000000000011010100000001
000000000000000011000111001101001001000011000010000000
000100000000010001000010011111101011110000000111000010
000100000000001011000011111011101001111001010000000000
010000000000000111000000010101101001110000000111000100
000000000000001001100010001011111011111001011000000000
.logic_tile 6 10
000000001010000000000110001101101101010010100000000000
000000000000000001000010001101011111110011110000000000
011000000000001001000011001111000000000000000000000000
000000001101011011100110110001100000000001000000000000
010000000001001001100010001011100000000000010000000000
010000000010000001000110000001101000000000000000000000
000000000000000000000010110111001111111100110000000000
000000000000000001000111101101101111010100110000000000
000110000001000000000010010111101111101000110000000100
000100000000100000010010110101011001111100110000000000
000000001110000000000111000101001110001100110010000000
000000100000000001010100000111101001101100110000000000
000000000000010001000010001101000000000011000100100010
000000000000001111100110010011000000000010000000000000
000100000000001000000011111011000001000000110101000100
000000000000001001000111101001101011000001110000000100
.logic_tile 7 10
000000000010010111100000000111001111101000000000000000
000010001000000000100010001111101111100100000000000010
011000000000000000010111100101101101101000000000000000
000100000000000000000000001011101101100100000000000000
000000000111000000000000011011101010111111000000000000
000000000000110000000011111011011110010111000000000001
000000000000000000000010011011001101101000000000000000
000010100000000001000110011101101101100100000000000010
000100001100001111100010001001101111101000000000000000
000110001010001001000011110011101111100100000000100000
000000000000001111000111011111101101101000000000100000
000001000000000101100111010101001101100100000000000000
001000000000001001010110110001001111101000000000000010
000000000000001001100011011001001111100100000000000000
000000100000010111000111000000000000000000000110000000
000000000000000000000100000011000000000010000000000000
.ramt_tile 8 10
000001000001000001000011100001011110000000
000010000000100111000000000000110000000000
011000000000001111100011100001111100000000
000000001110001111100100000000010000000000
010100001111000000000111100001011110000000
110000000000100000000000000000010000001000
000000100000010011000000000001011100000000
000100000110100000000000000011010000000000
000000000001010111000111010011011110000000
000000000000101001100011111011110000000000
000000000000001000010111111011011100001000
000000000000000111000111011001010000000000
000000000110100000000000001001111110000000
000000000001010000000000000101010000000000
110011000110000001000000011111111100000000
010010000000000000100011011011010000000000
.logic_tile 9 10
001010101110000001000111010011011100101000000000000000
000010000000000000100011100111101100100100000000000000
011000000011001011100111111001000000000000110101000100
000000000100001011000011010001101100000001110000000000
111101000000001000000000001001000001000000110110100000
010100100000000001000000001101101100000001110000000000
000101000000100000000111101001100000000011000100000000
000000100000010000000111011101100000000010000010000001
000010000000010111000111111001000001000000110100000000
000000000000001111000011001101001101000001110010000000
000100000000000001000000001111000000000000110101000010
000100000000000011100011100001101010000001110000000000
000010000000000001100011101001100001000000110101000000
000001000000000000100100001101101000000001110000000000
000000000001100000000110101111100001000000110101000000
000000101000010000000111000001101111000001110000000000
.logic_tile 10 10
000000000000000001000000011101000001000000010001000000
000001000100001001100011001001001011000000110000000000
011000000000100111100011101011001001111111000000000100
010000000001001001000110010111011000010111000000000000
110010000100001111100000000101111001111111000000000000
110001000000001111100010010111011101010111000000000010
000000001110000101000111001101101000111111000000000100
000010100000000011000000000111011111010111000000000000
000000001001000011100111110111000001000010100100000010
000000000000101111000111001011001000000001100000000000
000001100010000000010000000001000000000001100100000000
000011100000000001000010010011001011000010100000000010
000000000000000001000010000001000001000010100100000000
000000000000001011100111100101001000000001100000000100
000000000000000000000000000011100000000001000100000100
000000000000001001000000001011000000000011000000000000
.logic_tile 11 10
000000000000000011100011100011101001001100111000000100
000010000000100000000000000000101110110011000000010000
000000100000000111000011000101101001001100111000000010
000001000000000000000000000000001001110011000000000000
000000000000000001000000000001001000001100111000000010
000000001100000000100000000000001101110011000000000000
000100000000000011100011100111001001001100111000000000
000010000000000000100100000000001100110011000000000001
000000000000000000000011100011001001001100111000000010
000010000000000111000111110000101011110011000000000000
000000000000101111100010000011101001001100111000000010
000000000001011011000000000000001111110011000000000000
000000000000000111010000000001101000001100111000000000
000000000000000000100000000000001010110011000000000001
000000000000100001100000010011001000001100111000100000
000000100011010000100010010000001001110011000000000000
.logic_tile 12 10
001100000000000111000000010101001000001100111000000010
000100000000000000000011110000000000110011000000010000
000010100000010000000000000101001000001100111000000000
000000001110010000000000000000100000110011000010000000
000000000000000000000111100101101000001100111000000000
000001000001011011000000000000100000110011000010000000
000000000000000000000011100001001000001100111000000000
000000001010000000000111110000100000110011000000000100
000000000000000000000011100001001000001100111000000000
000000000000010000010000000000000000110011000000000001
001000000001010000000000000111001000001100111000000000
000000101110100000000000000000000000110011000001000000
000100000000000011100000000011001000001100111000000001
000100001110000000000000000000100000110011000000000000
000000000000000000010000000101101000001100111000000000
000000001110000000000000000000100000110011000001000000
.logic_tile 13 10
000000100001011001000111011001000000000000000000000000
000000000011111011100010000101000000000001000000000000
011000000000000111100011011111000000000001000000000100
000000000001010000100010000001100000000000000000000100
010000000001001001000111101101101101111111000000000000
110000001010001011100000000011001101010111000000000000
000000000000001011100000000111000000000000010000000000
000000000001000111100010011001101110000000110000000100
000000000000001001000000010001000000000000000000000000
000000000000000001000011111001000000000001000000000000
000010000001010000000110000111101101111111000000000000
000000001000001001000011101111011011010111000000000000
000000000000000000000110101101011000111100110101000000
000001000000001011000110011001011100111110110001000000
000001000100001101100000001001001011111100110100000010
000010101110100001000000001011001110111110110010000000
.logic_tile 14 10
000100000000000000000010001011111001111111000000000000
000110100010001111010011000011101110010111000000000000
011000000000000011100000000111000001000001110000000100
000000000000000000000000000111001100000000110000000010
010000000000000001100000000001000001000001110010000001
010000000000000000000000000011101101000000110000000000
000000000000000000000111000101100000000001110000100000
000000100000000101000000000111101111000000110000100010
000000000001011000000110001101111000111111000000000010
000000000000000111000000000011001000010111000000000000
000000000001001011100011100000000000000000000100000000
000000001000001011100110011011000000000010000001000000
000000000000001101100000000000000000000000000100100000
000000100000000111100011010101000000000010000000000000
011000000000001111100000001000000000000000000110000000
000000001010000011000000000111000000000010000000000000
.logic_tile 15 10
000000001010010000000000011001100000000001110000100000
000000000000100001000010100111101000000000110001000000
011000000000000011100011101101000001000001110001000100
000000000000001001100000000011101101000000110000000010
110000000000000000000111001101100001000001110000000101
110000000000000000000100000111001000000000110000000001
000000000000000011100000001101100000000001110000000100
000000000000000001000000000011001110000000110000000000
000010000000001000000000001001100000000001110010000000
000001000001000011000000000111001100000000110000000010
000000000001000111100010001000000000000000000100000000
000000000110100000100100000111000000000010000001000000
000001000000000000000110100000000000000000000100000000
000000100000001011000000001001000000000010000001000000
011001000000001111100000001000000000000000000110000000
000000100000000101100010011111000000000010001001000000
.logic_tile 16 10
000011001010000000010000010101100001000001110000000100
000010100100000000000011000101001011000000110000000010
011000001010000000000000000011000000000001000000100000
000000000010000001000000000101100000000011000000000000
010000000001000011100010100111000000000001110000000001
010000000001110001000100000101001011000000110000000100
110000000000001000000010001001100000000011000001000101
100000000000001111000100001111000000000010000000000000
000000000000000000000010000011000000000001110000000001
000000000000010000000111000101101110000000110000100010
000000000001010101100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000111000000000011100001000001110001000000
000100000001010011000000000101001110000000110000100000
010010100000000011000000010000000000000000000100000000
000000000100000000100011100101000000000010000010000000
.logic_tile 17 10
000000000000000000000000011001100000000010000000000000
000000000001000000000010000011100000000000000000000010
011000000000001111100110100000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000001010000000110000001100000000001000000000000
010000000000000000000000001101000000000011000000000000
000101001010000000000000001001100001000000100000000100
000110100110010000000000000111001100000000000000000000
001010100000000000000000000000000000000000000101000100
000000000000010000000000001101000000000010000000100000
000000000100000011000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
.logic_tile 18 10
000000000000000111100111000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000001111001100000000001011100001001010000000100
000000000000011111000000001001101110001111110000000000
000010101100000000000000011101101100101011010000000000
000001001110000000000010001111011101001011010000000000
000001000001001101000000010001000000000000010001000000
000010100000001011000010001001101110000000110010100100
000000001101010111100111011011111011001100000000000000
000000000000101111100011010101011000001000000000000100
000000001110000111100111011001001100101011010000000000
000000001000011001000010111011001100011011010000000000
001000000000001000000111010111001010101100000000000000
000100000000001111000011010001111111110100000000000000
000000000001010000000111000011100001000000000000000000
000000001100000000000000000001101000000000010000000000
.logic_tile 19 10
000000001001010000000110111011011001110000000000000000
000101000000100001000011111111101001111000000000000000
011000000000000011100111000101100000000001000001000000
000010100000000011000011110011000000000000000000100000
000010100000011011000110101011001011110000000010000000
000001000000000111000011001111111001111000000000000000
000100000010000111000000000001011101001100000000000000
000001000111001111100010100111001000101100000000000000
000000000110000001100011001001011011111100000000000000
000000000000000111100000001111111000011100000000000000
000110000000001001000111101001001101101011010000000000
000100000000000001000100000011101101100011000000000000
001000001100100000010110000101111000001100000000000010
000000000001011011000000001101011010001000000000000000
001110100001010000000011100111000000000011000100000000
000000000000000000000100000101100000000010000000000001
.logic_tile 20 10
000000000001001001100000000011000001000000110000000000
000000001000101111000010010001101001000000100000000000
011010000001010000000111010011111011101100000000000000
000001001000110000000111111111111111111100000000000000
000000000111010000000010010011011000101100000000000000
000000000011010101000010000111011101111100000000000000
000000000000000011000011101111011101001100000000000000
000100000000000000000011111111101011001000000000000100
000000000000000111100011001011001010001100000000000000
000000000000000011100011100101111001001000000010000000
000000000000000001100000010011000001000000000000000000
000000000000000111000011100011101110000000010000000000
000001000000001111010110110011101010111011110100000000
000010101110000001100010100011001011111111110000000100
000000101000001101100000000111100000000011010100000100
000000000000100101000011110111001000000011110000000000
.logic_tile 21 10
000000000010000111000000011001111100010100000000000000
000001000000001101100011010111101001011000000001000000
000000001011010111000110000001100001000001010000000000
000000000000101101000000000011001101000010010000000000
000000001001111001100010110111011100101000110000000000
000000000000110111000110000001111011111100110001000000
000001000110101000000110001101100000000001100000000000
000000100010110001000000000101101000000001010000000000
000000000000000101100000000101000000000000000000100000
000010100000000000010000000001000000000001000000000000
000001000110000001000111000101011110010100000000000000
000000000000000000100000000111011000011000000000000000
000000000000001000000000010101000000000001010010000000
000010101110000101000011100101101001000010010000000000
000011000000000101110010001101000001000001010000000000
000001000000000000000100000001101101000010010000000000
.logic_tile 22 10
000000000000101111100000000111000001000001010000000000
000000001000010001100010001111001110000010010000000000
000000000001010000000000001011000000000001010000000000
000000000000000000000000000101101010000010010000000000
000001001000000001100000001011000001000010100000000000
000010000000001001000000001011101100000001100000000000
000000000001001001100000000001011110010100000001000000
000000000000100001000000001111011000011000000000000000
000000000000001011000011010011000001000010100000000000
000000000000001011000010000011001100000001100000000000
000000000000011000000010000101000001000001010000000000
000000001000000111000010010111001101000010010000000000
000000000001001101110110110101100000000001010000000000
000000000000000101000010100111001001000010010000000000
000000000001010001000011111101111110010100000010000000
000000001100000000000010101111011000011000000000000000
.logic_tile 23 10
000010000000000001100110001001000000000001010000000000
000000000000000111000010111101001111000010010000000000
000000000000010001100110001001000000000010100000000000
000000000100000000000000000101001010000001100000000000
000000000000000101000010101011000000000000110000000000
000010100000001001000100000101001001000000010000000000
000010100000100111000110001101000000000001010000000000
000100000001000001000000000001001110000010010000000000
000000000000000011000011100001100000000001010000000000
000000001110001001000000000101101111000010010000000000
000001000000000000000111001011000000000010100000000000
000000100110000000000000001011001010000001100000000000
000000000110001001000111000001000001000001010000000000
000101000000000011000100001101101010000010010000000000
001000000000000000000000000111000000000010100000000000
000000000000000000000000001011001010000001100000000000
.logic_tile 24 10
000000000000000011100111110000000000000000000000000000
000000000100000011000110000000000000000000000000000000
011110101111010001100010010011100000000000010001000000
000010000000000001000010000011101000000000110000000011
010100000000001011110000011001100000000001000000000000
010000000001011111000011110001100000000000000000000000
110000000000001000000010100000000000000000000000000000
100000001000100001000100000000000000000000000000000000
000000000001001111000000010101001011100000000000000000
000100000000101111000011010001101001000000000000000000
000000000001010000000010001101111101010000000000000000
000000000010000000000110010101111101110000000000000000
110000100000001000000000000001001110000010000000000000
010000000000000011000000001011101100000000000000000000
000100000111010000000000000101000001000001110100000010
000000000001000000000000000011001000000000110000100000
.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000001001000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000011000000000000000000000000000000
000000001000000000000000000000000000000000
.logic_tile 26 10
000000000000010001000111011001000001000010100000000000
000000000000100000000011001101101100000001100000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101010000010000001000000
000000000000000111000000001111101110000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001001111000010000000000000
000000000010000011000011101001001101000000000001000000
000000000000000011000111101111011110000010000000000000
000000100000000011010110011011101111000000000001000000
000010100000000011100010010011100001000010100000000001
000001000000000001100011011011001100000001100000000000
000000100000000001010011101011000001000010100000000000
000000000000000011110110011111001110000001100000100000
.logic_tile 27 10
000001000000001000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
011010100000000001000110000001000001000001100100000001
000000000110000001000000001101001000000010100000000100
010010000000001000000000011101000001000001100101000000
000000000000000011000010000011001000000010100000000000
110000000001001000000010101001000001000001100100000000
010000000000100001000000001001101000000010100010000001
110010100000000000000000001111000001000001100100100000
010000000000000000000000001101101000000010100000000001
000010100000001000000000000000000000000000000000000000
000011100100000011000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000110000000010010000000000000000000000000000
000011000000000000000110001111100001000001100100000000
000001100000000000000100000101101000000010100010000001
.logic_tile 28 10
000000000000000011000000000011100001000001100100000001
000000000000000000000011101011001000000010100000000001
011010100000000001000011101001100001000001100100000100
000000000000000001000010011011101000000010100011000000
110000000000000111100000000000000000000000000000000000
100000000001000000100000000000000000000000000000000000
110000000000000000000000000011100001000001100101000000
010000000000000000000000000001101000000010100010000010
110000000000000111100010100011000001000001100110000100
010000001000000000000010100101001000000010100010000000
000000000010001011100010000011100001000001100110000001
000000000000001101100111101011001000000010100000000100
000100000000000000000000001001100001000001100100000000
000100000000000000000000001111101000000010100010000100
000000000010101000000110101001000001000001100110000000
000100000000010101000000000111101000000010100010100100
.logic_tile 29 10
000000000000000111100011100101001000001100111000000000
000000000000000000000010010000001011110011000000110000
000000000000001111000111110101101000001100111001000000
000000000000000111000110100000101000110011000000000000
001000001010101011000110100101101000001100111001000000
000000000001001111000100000000001010110011000000000000
000000000000000000000111000011101000001100111000000000
000001000000001001000000000000001001110011000000100000
000000001110000000000111100011001000001100111000000000
000010100000000000000100000000101001110011000000000000
000000000000000111100000000111001001001100111000100000
000000000000000111000000000000101000110011000000000000
000100000000000000000011100011101001001100111010000000
000100000000000000000000000000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101001110011000000000000
.logic_tile 30 10
000000000000001111100111001001000000000010000000000000
000000000000001011100010000011101000000000000000000000
011000000000000011100011000101101101110000000000000001
000000000000000000100100001101101010000000000000000000
010000000000000000000000011000000000000010000000000000
000000000000000000000011111101000000000000000000000000
000000000001010001100110001111001001000010000000000010
000000000000100101000000000001111001000000000000000000
000000000000001111100000001000000000000000000110100000
000100000000000001000000000101000000000010000000000000
000000100001001000000000000000000000000000000100000000
000001000000001011010000000001000000000010000000000000
000000000000000000000111101000000000000000000100000010
000000000000000000000100001101000000000010000000000000
110001000000010000000000000000000000000000000100000000
100100000000100000000000000011000000000010000000000000
.logic_tile 31 10
000000000000000000000000000011100001000000001000000000
000000001100000000000000000000101110000000000000010000
000000000000000000000010010111000000000000001000000000
000000000100000000000110110000001100000000000000000000
000000000000000011100000010001100000000000001000000000
000000000000000000100010100000101111000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000001100111010011100000000000001000000000
000000000000000000100110010000001010000000000000000000
000000000001000111000111000001100001000000001000000000
000000000000000000000100000000101111000000000000000000
001000000000001011100110000011000000000000001000000000
000000000000001001000100000000101101000000000000000000
000001000010000001100011110111100000000000001000000000
000010000000000000100110010000101011000000000000000000
.logic_tile 32 10
000010100000000000000000001000000000000010000001000000
000001000000000000000000000001000000000000000000000000
011000000100001000000010101000000000000010000000000000
000000000000000011000100000101000000000000000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000110001000000000000010000001000000
000001000000001011000000001011000000000000000000000000
000010100000011111100000010011011000110011000000000000
000001000000101111100011000011011101000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000001010000000000001000000000000010000000000000
000000000000100000000000001101000000000000000001000000
110000001010010000000000001000000000000000000100000010
100010000000000000000000001011000000000010000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
001100000000000000000110000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111000000000001000000000000000010000000
000000000000000000000000000111000000000001000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000111100111101011000001000000010011000001
000000000000000000000100000011001101000000000000100000
000000000000000000000000001001001010011100000000000000
000000000000000101000000000101101010001100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 11
001001000000000111100110101001100000000000000000000000
000010100010001001100111000001001011000000010000000010
000000000001011101100111010011000001000000110001000000
000010000110001011000110000001101001000000010000000000
000000000000000111000110101011001001001100000000000000
000001000000001011000111000101111001101100000010000000
000000000000010011100011110111111100000011000000000100
000000000010000000100111000101011100000001000000000000
000100000000000001000011010101101010001111110000000000
000000000100000000100111101001101110000111110000000000
000000000000000101100000000001000000000000000000000000
000000000000000000100010011101000000000001000000000000
000000000000000011000111000001111110000011010000000000
000000000000000000100000000101101111000011110000000000
000010100010100101100000001101100000000000110000000010
000001000001010101100000000011101100000001110000000000
.logic_tile 3 11
000010000000001011100000000111111010000100000001000000
000000000000000101000010011001001000000000000000000000
011000000000011101000011011011111000111110000001000000
000000001100100101000011010001011000111100000000000000
010000000000000000000111110101001110000110100000000000
110000000100000101000110000011011110001111110000000000
000000000000001101000000011101101111000011010000000001
000000000000000101000010110111011010000011110000000000
000010000000101001000000011101100000000001000000000000
000000000111001011100011011011100000000000000000000000
000000001000001000000000010001100000000000000000000000
000000000010000001000010100011000000000001000000000001
000000000110000111100010001111111000110000000000000000
000000000000001101000011010101111101111000000000000010
000000000000001101000000010111100000000011000100000010
000000000000000001110011100111001011000011010000000001
.logic_tile 4 11
000000000000000001100010000001111011100001010011000000
000000000100000111100100001101111011110011110000000010
011000000000010011000111101011000000000000100000000000
000000000110000000000100000101001001000000000000000000
010000000000000001100010010011000000000000000000000000
110000001010100000100110000101100000000001000000000000
000000000000000000000011110101001111001100000000100000
000000001110101101000011000011001110001000000000000000
000001000000001111100010100001000000000000110000100000
000000001100001011000011110001001011000000010000000000
000000000110000000000011100111000001000000000000000000
000000000000000000000100001101101000000000010000000000
000000100000010101000011100011100000000000000000100000
000000001100100000100000001011100000000001000010100000
000000001001010000000000000000000000000000000100000000
000000001110001111000000000000000000000010000000000001
.logic_tile 5 11
001000000000001000000000000011001101111100110000000000
000010000000000001000000000101011001010100110000000000
011000000000000000000110011111100000000000000000000000
010000000000000000000010000111000000000001000000000010
000000001111000101000110011001100000000001100010000000
000001000000100000000010000101101111000001010000000001
000000000010001101100000010001000000000001100010000000
000000000000000001000011001111001101000001110000000001
000100000000100011000111001001111011000010000000000000
000000000000010000100010011011111001000000000000000000
000001000000000000000110011011000001000000100010000000
000010100000000000000111011011101010000000000010000000
000000000000010000000111010000000000000000000100000000
000000000000000000000010011101000000000010000000000000
001010000000000101100000000000000000000000000100000000
000010000000000001100000001101000000000010000000000000
.logic_tile 6 11
001100000001110111100000000111001101100000000000000000
000100001011000000100000000101111000000000000000000100
011000000000101000000000011101111011110011000000000000
000001000000011111000011010101101111000000000000000000
000000000001010011100110001011101100001111110000000100
000000001010000000000000001111101011111111110000000000
000000000000001101000111000001111101110011000000000000
000000000000001011000100000001101100000000000000000000
000010001000000001100011001000000000000000000101000000
000000100110000000000100000101000000000010000000000001
000100001110101011100110000000000000000000000000000000
000010100001011001000100000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000111000000000010000000000101
000001000000000011100111010000000000000000000100000100
000000000000000000000010010001000000000010000010000000
.logic_tile 7 11
000010100000001001100011110011100000000000000001000000
000000000010001001100110000111000000000001000000000000
011000000000011000000011101111000001000000000001000000
000000000000100011000111100111101001000000010000000000
110001001010010111100011111111100001000000010000000000
010010100000011101100111101001101010000000110000000000
000100000000000001100000000101001011101000000000100000
000000000000001101000011010001011101100100000000000000
000000000000000000000000010101101001101000000000000000
000000000000000000000011110001011111100100000000100000
000010000100000001000010100011100001001100110000000000
000001001110000001100111100000101011110011000000000000
001100000001010001000010001101001001101000000000000000
000100000010000000000100000011111111100100000000000010
000010100000000000000010101001101000111100110100100011
000001000010000001000110001101011010111110110010000000
.ramb_tile 8 11
000010100000000000000111000101101100010000
000000011010001011000100000000010000000000
011000000001000111000011100101001110000010
000000000000000000000100000000110000000000
000001000001000011100011100111101100000000
000000100000000000100000000000010000010000
000001000000000000000000000011001110000000
000011100000001011000000001001110000000000
000100100001000000000111010001101100000000
000100101000100000000011110101110000000001
000010100010000001000010001111001110000000
000001000110001001000100000011010000000000
000010001100010011100111000011101100000000
000001000000100000000000000001110000000000
110000100000001001000000001011101110000000
110001000000000111100000000001010000000000
.logic_tile 9 11
000110100000000001000000001011101101101000000000000000
000101100100000000000010011111111001100100000001000000
011100100110000111000110011011101000001001000000000001
000001000000000000000011011101111011001010000000000000
000000000000000111100000011111101101101000000000100000
000010000001000111100011011101111001100100000000000000
000000000000000001000111010101011010101000000000100000
000000000000000000100010100001001010100100000000000000
000000000000010000000011110011100000000000000000100000
000000000000100000000111111011000000000001000000000000
000010101010000001000110101111101000001001000010000000
000010100000000000100011101001011011000101000000000010
000000000000000000000110100000000000000000000100000000
000000001100100000000100001111000000000010000000000000
000001000000000101010110011000000000000000000100000000
000010100100000000100110000001000000000010000000000001
.logic_tile 10 11
000010100000001011000111100111001100111111000000000000
000000101100001101100011010011111101010111000000100000
011101001010000000000000011101101111111111000000000000
000110000000000011000011100101011110010111000000100000
000010000000000000000111001101101101001001000010000001
000000100000001001000011010001101001001010000000000010
000000001111000011000000010111100000000011000000000000
000000000000101001000010001101001000000001000010000000
000010000000001011100011100001001100111111000000000010
000001000000001011110011100011111011010111000000000000
000000000001000000000000000001000000001100110000000000
000000000010100000000000000000100000110011000001000000
000000000000000000000011100000000000000000000110000000
000000000000000000000011110001000000000010000000000000
000000000100011011000000000000000000000000000100000000
000000000000000011000000000101000000000010000000000000
.logic_tile 11 11
000000000000010011100111010001001001001100111000000000
000000000000000111100110110000001100110011000010010000
000000001010000111100010000101101001001100111010000000
000000000000000000000111000000101010110011000000000000
000010100000000001000010000001001000001100111000000000
000001000000000000100011000000101001110011000000100000
000100000000000000000111000101001001001100111000000001
000100001000000011000000000000001000110011000000000000
000000100000100000000000000011101001001100111001000000
000000000001010000000000000000101001110011000000000000
000011100000000000000010000101001000001100111000000000
000010000000001001000111110000101011110011000000000001
000000000000000000000000000001101001001100111000000001
000000000000000000000010010000101101110011000000000000
000000001101010000000000000001001000001100110000000010
000000000000000000000000000000001111110011000000000000
.logic_tile 12 11
000000001100000000010011000111101000001100111000000000
000000000001010000000000000000000000110011000000010001
000010000110000000000000010111101000001100111000000001
000000100000000000000011010000100000110011000000000000
000000000000000011000000000111101000001100111000000000
000010001111010000100010010000100000110011000001000000
000000000000000000000000000101001000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000000000110100011001000001100111000000000
000000000010000000000000000000100000110011000000000000
000000001001000000000000000111101000001100111010000000
000000000000100000000000000000000000110011000000000000
000100000000000000000000000111001000001100110000000010
000100000000000000000011100000100000110011000000000000
000000000000011101110110110001100000000011010000000000
000010100000000101000010101101101001000011000011000000
.logic_tile 13 11
000000000000000111000000011111101110111111000000100000
000000000000001001100011011101011010010111000000000000
011000000000000011110000001011001110111011110010000000
000000000000110000100000000001011000110011110000000100
010001000000000111010111101101101110111111000000000000
010010000000000000000100001101111000010111000000000100
000000001000001111100010010000000000000000000101000000
000000000000101111100110000011000000000010000000000000
000000000000101111100000000000000000000000000100100000
000011000001001011010000001101000000000010000000000000
000000100000000001000000001000000000000000000100000000
000110100000000000100000000101000000000010000010000000
001000000000100000000010001000000000000000000100000000
000000001111010000000110010101000000000010000001000000
010000001110001000000000001000000000000000000101000000
000001001010000001000000000011000000000010000001000000
.logic_tile 14 11
000010100000000001000010011001011111111011110001000000
000001000000000001100111101001011000110011110000000000
000000101000000111100111011011001001111011110000000000
000100000000000011100011110001111100110011110001000000
000000001100010001000000010111001101010010100000000000
000000100010101001100010000011111011110011110000000000
000100000000000101100110010101101010110101110000000100
000000000001011001100010111111101001110110110000000000
000001000000000000000011101001001010111011110010000000
000000100000001001000110010101011111110011110001000000
000000100000000101100010001011011110000110100000000000
000000000010000000000100001001001000001111110000000000
000000000100000111000011010101111010101000000000000010
000000000000000000000110110111101000100100000000000000
000010100000000111000111101111100000000010100000000000
000000000000000000100011001011101010000001100000000000
.logic_tile 15 11
000000000000001111000000001101101100101000000000000001
000100000000001101000000000111101100100100000000000000
011000000101000001000011111101111100111000100000100100
000001000010101111100010001001001100110100100000000000
010100000000000111100110001011100001000001110010000001
110000000000000000100100000011101001000000110000000000
000000000100010101000111111001000000000001010000000010
000000000000100001110011110101001100000010010000000000
000000000000001011100011100111001101000010000000100000
000000001010000011000000000111111011000011000000000000
000010000000000011000010011101011100101000000000000000
000000000000001001100011100011011110100100000000000000
000010000000001111100000011001101100101000000000000000
000001000000000011100011000001001100100100000000000000
010001100000000011000000000000000000000000000100100000
000010101110000000100000000001000000000010000000000000
.logic_tile 16 11
000000000000100111000111110101111111101000000000000000
000000000000000000100011111111101110100100000000000010
000000000000000000000011100000000000000010000000100000
000000000000000000000100000111000000000000000000000000
000000000001010101100111111101001001101000000000000000
000000000000100000100011111101111110100100000001000000
000000000101010000000011101001011101101000000000000000
000000000000100000000111111001111101100100000000000000
000100000000000000000000000101101001101000000000100000
000000000010000000000000001111111110100100000000000000
000001000000100000000010000101001011101000000010000000
000010100001010000000110000001011101100100000000000000
000000000001010000000011000000000000000000000000000000
000000000001010111000100000000000000000000000000000000
000011000001010001000000000101011101101000000000000000
000010100000100001100000000001011101100100000000000010
.logic_tile 17 11
000010100000000001000000010011101101101100000000000000
000000000000000000000011001001101110110100000000000000
011010000001010001000000000011011111101011010000000000
000000000000001001000000001111001101001011010000000000
000000000000001000000000011011001010101100000000000000
000000000000000001000010001101101101111100000000000000
000000000010000001000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000001001100011001001100000000001000000100110
100000000000000011000110010101000000000000000000000000
000000000001000000000010000000000000000010000000100000
000000000000100000000000000111000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001111000010000000000000000000000000000000
000000000000000001000000000001100000000011010100000000
000000000000000000000000000001001011000011110001000000
.logic_tile 18 11
000000000000001000000010011001011010001100000000000000
000000000000000001010111110111101010101100000000000000
011000000010001000000111110101001100001100000000000000
000000000000001011000011101111101101101100000000000010
000000000000100111010010000101111110101100000001000000
000000100001011001000110001001101111111100000000000000
000010000001010011100010101001000000000011000101000001
000000000000100011000011101001000000000010000000000000
000000000000000011000011010101001011110011110100000000
000000000000000001000010101111011001110111110001100000
000000000001000001000000011111011010110011110100000000
000000000000000000100011101111001100110111110001000000
000010100100001101100111001111000001000011010100000100
000001000000000111000010010001001101000011000000000000
001010100001001001010000011011011011110011110110000000
000000000110001101100010111111111100110111110000000000
.logic_tile 19 11
000000000000100111100110101101100001000000000000000000
000010000000001101100100001001101111000000010000100000
011001000001000101000111110111000001000001100000000000
000010100000101001000111001111101111000010100000000000
000000000000001001100000001011100001000001010000000100
000000000000001111000000000101101110000010010000000000
000101100111011011000111110101011001001100000010000000
000000000010000111000110000101001010001000000000000000
000000001100000000010110111011011101111100000000000000
000000000000000000000010100111101011011100000010000000
000000000000100011000011110011011011010100000000000000
000000000000110000000110111001111111011000000000100000
000000000000000000000110111101011000111100000000000000
000000000000000000000010100111001111011100000000000000
000000001101110001000111001001011100110011110101000000
000000000000110000000010001001011000110111110000000000
.logic_tile 20 11
000000001110001111100010000011100000000000100000000000
000000000000000001100011100011001101000000000000000000
011010101100001111100111110111111001101100000000000000
000000001110000001000110000101101010110100000000000000
000000000000000001000000011001100001000001010000000000
000000000000010001100011110011101010000010010000000000
001010100001111111100000011101100000000010000000000000
000000000100000011000011111111000000000000000000000000
000000000000001001100000010001011011101011010000000000
000001000000000011000011101001101111001011010000000000
000010101100101001000000011011100001000001010000000000
000001000001010111100010101001101000000010010001000000
000000000000100000000011100101101100001100000000000000
000000000000000000000000001111101000001000000000000000
000000000001010000000011110101011000110011110100100000
000000000000000000000010101101011000110111110000000000
.logic_tile 21 11
000000000000001000000000011111000000000010100000000000
000000000000001111010010001011101110000010010000000000
000000001001001001100110011101100001000001010000000000
000000000000100111000011110001101110000010010001000000
001000000000001000000000001101000000000010100000000000
000000000000000001000010000001101110000001100000000000
000000000001000000000110001001000001000001010000000000
000010101010101001000000001001101110000010010000000000
000000000000000111000000010001100000000001010000000000
000010100000000000000010101011001111000010010000100000
000000000000000000000010011001100000000010100000000000
000000000000000000000011101011101100000001100000000000
000001000000000111000010000101000000000001010000000000
000000100000000000000011111001001111000010010000000000
000000000000000000000000001001000000000010100000000000
000000000000000001000000000101001100000001100000000000
.logic_tile 22 11
000000000000000011100000001101100001000001010001000000
000000000000000111000010100001101110000010010000000000
000000000011011011100000011011001101010100000010000000
000000001010001001100010001011011000100100000000000000
000000000000001000010000011001000001000010100000000000
000000100000000001000010000011001101000001100000000000
000000001100010011100000001111001101010100000001000000
000001000000000000100010101011111000011000000000000000
000000000000001000000000010101001111010100000000000000
000000000000000101000011010111011010011000000000100000
000000000000000111100110001001100001000001010000100000
000000000000001001010010011101101100000010010000000000
000000000000010101100111110101000000000001010000000000
000000000000000000000111011001101000000010010010000000
000010100000000111100000011001100001000001010000000000
000000000000000000000010101111001100000010010000000000
.logic_tile 23 11
001000000000001111000000000001100000000000110000000000
000000000001001011000010000001101001000000010000000000
000000001100000101000110001011100000000001010000000000
000001000000100000000011101001101010000010010000000000
000000000000001000000000001111111010111001110000000000
000000000000001011000011011101011000111010110000000000
000011000101100001100011100011100001000001010000000100
000001000110000000000011101101001011000010010000000000
000000000001010000000000000001000001000010100000000000
000000000001010000000011001011001111000001100000000000
000000000001001001000011011111000001000010100000100000
000000000000000001000110001011001100000001100000000000
000000000000000111100000001001100001000001010000000000
000000000000010000000000000011001001000010010000000000
000000000000101000000010001101100001000001010000000000
000000000011000101000100000111001011000010010000000000
.logic_tile 24 11
000000100000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000110010111001100000010000000000000
000000000000000000000010001011001100000000000000000000
000010100000000000000000001011111110000010000000000000
000000000000000000000000001111111111000000000000000000
000000000000001111010000010001000001000010100000000000
000000000000001011000011011111001000000001100000000000
000011000000000111000010001011100001000000100000000000
000010000000001001000110000011001101000000000000000000
000100000000000000000111000000000000000000000000000000
000000000000100001000111100000000000000000000000000000
000000000000000000000010001101001000100000000000000000
000000000000000000000110010001111011000000000000000000
.ramb_tile 25 11
000001000000000000000011101000000000000000
000000110000000000000000000111000000000000
011000100000000011110000001000000000000000
000001000000000111100000000001000000000000
000000000000000000010000000000000000000000
000000000000001001000010001111000000000000
000000000000000000000000000000000000000000
000000000110000000000000001101000000000000
000001000000000011100111100011000000000000
000000100000000000110000000111100000000100
000000000000000000000000010000000000000000
000000000000000111000011001111001010000000
000000000000000001000010011000000001000000
000000000000100000000011010001001101000000
110000000001000101100000000000000000000000
010000000000000000100000001001001100000000
.logic_tile 26 11
000000000000011000000000001001100001000010100000000000
000000000000000011000011110011001000000001100000000000
011000000000000011100011001111000001000010100001000000
000000000000001101100010011001101010000001100000000000
010000000000010000000111100011000001000010100000000000
010000000000100000000100001101001000000001100000000000
000000000001000111100000011011001100000010000001000000
000001000000101101000011011101101111000000000000000000
000100100000001011000000001111000001000010100000000000
000101000000001011000010010101001000000001100010000000
000000000000000011100000001001000001000010100000000000
000000000000000111100000000111001010000001100000000000
000011100000001000000110101000000000000000000100000010
000011100000001101000110011001000000000010000000000000
010000000000000000000000001000000000000000000100000000
000000000000001001000000000011000000000010000000000001
.logic_tile 27 11
000010000000011000000110001011100000000001000000000000
000000000000100001000000000011000000000000000000000000
011000000000000001100111000000000000000000000000000000
000000000010000001000100000000000000000000000000000000
010000000001000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110001000000001000000000000000000001001111000000000000
010010000000000011000000000000001000110000110000000000
000000001110010000000000001001000001000010100000000000
000000000000100000000000001011101100000001100000000010
000000000000000001000000001000000000000010000001000000
000000000000001101000010000011000000000000000001000000
000000000000000000000000000101000001000001100100100000
000000000000000000000000001101101000000010100010000000
000000000000000000010000001001011001011001010100000000
000000000000000000000000000101001001011010100010000000
.logic_tile 28 11
000000000000000000000000011011000001000001100110000000
000000000000000000000011111101001000000010100000100000
011000000000000001000110101101000001000001100101000000
000000000000000001000011001001001000000010100010000000
010000000000001011100000000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
110001000000000001100011000011000001000001100100000100
010000000000001001000100001101001000000010100000000001
110000000000001111100000001101100001000001100100000000
010000000000000111000000000101001000000010100010000000
000000000000000000000110001001100001000001100100000000
000000000000000000000000001011101000000010100010000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000001100110000000
000000001111000000000000000101101000000010100000000000
.logic_tile 29 11
000000000001000000000011000101001000001100111000100000
000000100100100111000010000000101110110011000000010000
000000000000000101100111010001001001001100111000000010
010000000000000000100111010000001000110011000000000000
000000100000000000000010100111001000001100111000000000
000000000000000000000111100000001011110011000000000000
000000000000000000010010100001101001001100111000000000
000000000000000000000100000000101001110011000000000000
000000000000000001100010000011001001001100111000000010
000000000000000000100000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101001110011000010000000
001000000000001101100110100011001000001100111000000000
000000000000001001000000000000101111110011000000100000
000000000000101101100000000101101001001100110000000000
000000000000000101000000000000101110110011000000000000
.logic_tile 30 11
000010100000000101000000000001111011110011000000000000
000001000000000000100011101001011010000000000000000000
011000000000000101000000011000000000000010000000000000
000000001000000000000011110001000000000000000000000000
010000000000000000000111000001000000000000010000000010
000000000000001011000000001101001100000000000000000000
000000000000000101100000010000000000000010000000000000
000001000000000000100010000101000000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000001011000011111011000000000000000000000000
000000100001010000000000001000000000000010000000000000
000000000000100000000000001101000000000000000000000000
000000000000100000000000001000000000000000000101000000
000000000001000000000000001001000000000010000000000000
110000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 11
000000000000001001100011100111100000000000001000000000
000000000000001001100000000000101000000000000000010000
000100000000000001000000000011100001000000001000000000
000000100000000000100000000000101011000000000000000000
000000000000000011100110000001000000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000011100000010111100000000000001000000000
000000000000100000000010010000001110000000000000000000
000001000000001000000000000011100000000000001000000000
000000100000000011000000000000001010000000000000000000
000000000000001111000000000011000000000000001000000000
000000000000001011000010010000001111000000000000000000
000000000000001000000000010001100001000000001000000000
000000000000001101000010110000001010000000000000000000
000000000000000011000000000011100000000000001000000000
000000000000000000100010010000001000000000000000000000
.logic_tile 32 11
000000000000000111000110000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000001100000010000000000000010000001000000
000000000000000000000010000001000000000000000000000000
010000000000000000000111101001101000110000000000000000
000000000000000011000100000101011011000000000000100000
000000100000000111000110010001101001110011000000000000
000000000000000000000011011011111011000000000000000000
000000000000000000000111101000000000000010000000100000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
110000000000000000000000011000000000000000000100000000
100000000000000000000010001111000000000010000001000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000010001010000000000000001111000000000001000000000010
000000000010000000000000000101000000000000000000000000
000000000000000011100000001011000001000001100000000000
010000000000000000000000001101001000000010100000000010
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000100011100000000000000000000000000000000000
000100000000010000000010000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110001000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 12
000000000100010111100110001101000000000001000000100000
000010100100011001000011011101100000000000000000000010
000001000001110000000000000001000001000011000000000100
000011000011010000000000001001001011000001000000000000
000000000000000000000000011001011100000000000000000000
000000001000010000000010000101011001100000000000000000
000000001100000111000110101011000000000000100000000000
000000000000000000000111100011001111000000000000000000
000000100000000111000000011011001000000000000000000000
000001000100000111100010001101011101100000000000000010
000000000001100111000010000011100000000001000000000001
000000000001110111000000000111000000000000000000000000
000000001010000000000000001101000000000000000000000000
000000000010001011000011101101100000000001000000000000
000000000001010000000000000011000000000010000000000011
000000000000000000000000001111000000000000000000000001
.logic_tile 3 12
000000100000001011100110001011001111000011000000000100
000001000000000101100011101101101001000001000000000000
011001000000101011100111110111011100110000000000000000
000000000001011011000010000001101011100000000000000000
010000100000101111100111101001101010001111110000000100
010000000001001011000011101011101101000111110000000000
000010000001011011000011101111100000000000000001000000
000000000110001011000111111101000000000001000000000000
000000001010100011100111000111100000000000100010000100
000000000001010000010111101101101010000000000000000100
000000000000001000000000010001100000000001000010000010
000000000010001101000011101001000000000000000000000000
000000000000001111100111011011001110111100000000000000
000000001010101001100110101111011000011100000000000000
000001000000110011100010001111011011111100000110000101
000011000001110000000010010101001000111100010001000000
.logic_tile 4 12
000000000000100111100011100101100000000001000000000001
000000000000010000000000000011100000000000000000000000
011000000100001111100111100101100000000000000000000001
010000000100000101000110011001101011000000010000000000
010000001011000011100111100011100000000001000000100010
110000000000000000100010000101100000000000000000000000
000000000000000000000111001001100000000000000001000010
000001000100000000000110100111000000000001000000000000
000001100000100011100111000001100000000000000000000000
000011100111011111000010010111100000000001000000000100
000000000000110101100011101101000000000011000000000100
000000000000010111000000001011001000000010000000000000
000001000000010111100000000011011001110011110100000000
000000000000100000000000001011001100010011110010000000
011000000000000000000110001111111000110000000110000001
000000000000000001010000000011111101111001010001100000
.logic_tile 5 12
000010000000101011100010001001100000000011000000000000
000001001100011011010110011001000000000010000000000001
011000000000000001000111011011000000000010000000100000
000000000000000000000111010111100000000000000000000000
010000000000001000000111100001100000000001000000000000
010000001010000101000100001111101011000011000010000000
000100000010000000000010000001000000000000000000100000
000101001001000000000011011001000000000001000000000000
110100000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000100000000000000000000001101100000000010000000000010
000000000001010000000000001101100000000000000000000010
000011100000000000000111001111001110110101000000000000
000011000110110011000010011001101011110011000000000000
010000000001001111000000000111100000000001110100000000
000000001000101111100000000001001010000000110011000000
.logic_tile 6 12
000100100011010111010111000001111110000010000000000000
000001000000010000100010011001101110000000000000000000
011000000000000101000111100001100000000000100000000010
000000001000001101100010011001101010000000000000000000
000000000001011101100010011001100000000010000000000100
000000000000100001100111100001000000000000000000000000
000010101010000011100000011101011100000111100000000000
000001000010000000100010101111001011000111010000000010
000000000000001000000000000011100000000000000010000001
000010101000010111000000001101000000000001000000000000
000100000000001001000000001011000000000010000000000000
000001001010000111000000001101001001000000010000000000
000010100000000011100000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
010001000000001000000000000000000000000000000100000001
110000100010000111000010010001000000000010000010000010
.logic_tile 7 12
001000100000000000000000010101000000000000000000000000
000010000000000000000010100101100000000001000000000000
011000100000000001000010110001111011001001000000000010
000011000000000000000111110011111100001010000000000101
000000101110010011000000010101111001001001000000100011
000001100000000000000011111111011110001010000000000000
000100000000000000000010100000000000000000000100000000
000000000000001111000100001011000000000010000000000010
111000000110000101100011101000000000000000000100000000
100000000000000000000000001011000000000010000001000000
000001000000000111000111100000000000000000000100000000
000000100110100000000110011111000000000010000000100000
000000100000000000000110101111111000101100000100100000
000001000001000000000011101111101001111100000000100000
000001000000100111000010101000000000000000000100000000
000000100001000000000110111011000000000010000000000010
.ramt_tile 8 12
000000001110000001000011100111101100000000
000000000000000000100100000000000000000000
011010000000000011000000010001101110000000
000001000000000000000011100000100000000000
110000000001000000000000000101101100000000
010001001010100000000000000000100000000000
000000100000000001000000001111001110000000
000000000110000000100011000011100000000000
000000000110010101000111011001001100000000
000001000000100001100011001111100000100000
000000000001010011100000000011001110000000
000000000010100001000000001011000000000000
000010100000000101000011101001101100000000
000000000001010000100000000011000000000000
010000001000100001010111100111101110010000
110000000001000111000000000001000000000000
.logic_tile 9 12
000101100000000011100000011101111110001001000011000000
000111000010000000100011111111101100001010000000000000
011000000000000000000011010001011100001001000001000000
000010100000000000000010100101111101001010000000000010
000010000000001000000000011011011110001001000001000000
000001001110000101000010101001001100001010000000100000
000010100000101000000111001111011100001001000000000001
000101000001000111000010100011011101001010000000000001
000001000001000011000011100101111110001001000000100000
000000100000000111000000001111001100001010000000000001
000000000000000011100000000101111100001001000000100000
000000000010000000100010001101111101001010000010100000
000000000000010101100110001001011110001001000000000100
000000000000000000100100000111001100001010000000000100
000000101010000001100110001000000000000000000100000000
000000000000000001100100001001000000000010000001000001
.logic_tile 10 12
000000000000010000000000010101111011001001000000100010
000000000001110000000010111101101110001010000000000000
011000100000000001100010101101111001001001000010000010
000001000000000111000000001111101110001010000000000001
000000001000000000000111111001111011001001000001000010
000000000000001111000110001111101110001010000000000000
000000001010000000000110011111011100111111000001000000
000000000000000111000010001011111011010111000000000000
000000000011001000000011100001111011001001000010000001
000010000000100111000100000011001110001010000010000000
001000101000000000000010010000000000000000000100000000
000001000000000000000011001011000000000010000000000100
000100001000100000000010000000000000000000000100000001
000100000001010000000100001001000000000010000000000000
000000100110000001000111100000000000000000000100000000
000001000010001001100010010101000000000010000000000001
.logic_tile 11 12
000001000000000001100010000111000000001100110000000000
000000000000001011000100000000001111110011000000000001
000100000100001101000000011101011101000010110000000000
000000000000001111100011100001011011000011010000000000
000000000110001111100000001101001010111111000000000000
000000000000000011000010001101011000010111000000000010
000000000001010101000111000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000010101000000000000111101011001001000110100000000000
000001000000000000000000000001111010001111110000000000
000100100000010000000000010001100000000010000010100000
000001000000001001000011000001100000000011000000000100
000000000000111000000011101000000000000010000010000000
000000001100100011000000000011000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000001011100010100011011011000110100000000010
000000000000000011110010010111101110001111110000000000
000000000000100001100111010111101101111011110000000000
000000000001010000100011010111001110110011110010000000
000000000010001111000011000001111001111111000000100000
000000000000001111000011000101011010010111000000000000
000001000000000111100000000111101100111011110000000000
000010000000000101000011101111011011110011110001000000
000000001010100000000010001101100000000011010010000000
000000000001000111010010010111101011000011000000000001
000000000000000101000110110111101001111011110000000100
000010100000000000100010101001011101110011110000000000
000010000001011111000000001011101011111011110000000100
000001000000111111100011001001001101110011110001000000
000011101010001101000000001001000000000011010000100000
000111000100000101100000000011001000000011000000000000
.logic_tile 13 12
000000000000100111100010010001101110111011110001000000
000000001110000111100110000001111001110011110000000000
000000000000000001000111010011000001000001110000000100
000000000000001001100111110001101100000000110001000010
000000000000000111100000001111011000101000000000000000
000000000000000000000011000111001100100100000000000000
000000000000101001000011101001101110111011110000000100
000000000000001011100100001011111011110011110000000000
000000000000001000000011101011011000101000000000000000
000000000001010011000111110001101100100100000000000000
000010100001011001100111001101101011101000000000000000
000001000000100011000100000111101010100100000000000000
000100000001001000000010101001011000101000000000000000
000110000000101111000010100011101100100100000000000000
000000100000100011000000001101111011101000000000000000
000001001000001011000000000111101010100100000000000000
.logic_tile 14 12
000000001110000111100110010001000000000010000000000100
000000000001000001000011000001100000000011000000000001
000000001111011101000111001111111000111011110001000000
000100000000000111000110111001111010110011110001000000
000000000001011000000011110011001101111011110000000000
000000000000100111000011101101101000110011110000100000
000000000000000001000111100101101000000110100000000000
000010100001010000100000001101111101001111110000000000
000010000000001011100111110001100000000010000010000000
000001001100001011100011000111000000000011000000000000
000010100000010001000010001101100000000001010000000010
000001000000000001000100001011001110000010010000000000
000000000001010111000010000001001110101000000000000010
000000001100000001000000001011001111100100000000000000
000101100000000000000010011011011101101000000000000010
000000000000000000000011111111001100100100000000000000
.logic_tile 15 12
000000001110000011000111111001011011101000000000100000
000010100000000000000011010111001010100100000000000000
000000000000001001100000010001001111010010100010000000
000000000110011011000010001111101000110011110000000000
000000000000101001000011000001000001000001110000000000
000000001110011011100100000101101100000000110000100011
000000000000101011100000001101001111101000000001000000
000000101111001011100000000111101101100100000000000000
000001000001011011000000001111001011000010000000100000
000000100000001111100000001111101001000011000000000000
000010100000000000000010100011000001000010100000000000
000000000000111001000000000011001101000001100000000000
000000000000100001000000001001001111101000000000000000
000000000001011001100011110111001010100100000000000000
000011100000000001000111001101011001101000000000000000
000010001110000001000100000111101101100100000000000010
.logic_tile 16 12
000010101000000111000011110101001101101000000000000000
000000000110001011100011111111101011100100000001000000
011000100110000111000010100001001011101000000000000000
000000000010001111100100001001111001100100000000000000
000100100110000001100010011101001101101000000000000000
000101000000001011000011110001001011100100000001000000
000000000000001000000010100001001011101000000000000000
000110000001010111010100000001011001100100000000000010
000010000000000111000010000011000000000001110000000000
000000000100000000000100000111101010000000110000000100
000000000000001000000000001011111111101000000000100000
000010000000000101000011001111011001100100000000000000
000100000100000011100010001111011111101000000000000010
000100000000001001000100001011001011100100000000000000
000010100000011001000011101111100001000011000100000000
000101000000001111000011000101001000000011010000000000
.logic_tile 17 12
000010000000000000000110001001101110101100000000000000
000011000000000000000000000011011010110100000000000000
011000000000001011100010000000000000000000000000000000
000000101010001011000111110000000000000000000000000000
000010100000001001000000011101111001101011010000000000
000001000100000001100011111101111010001011010000000000
000001100000010011110010000011011111000100000000000000
000101000000000000000011101101011000000000000000000000
000000000000010000000000001001001011111011110100000100
000000000000101011000000000001101001111111110000000000
000000101001000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000100000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 12
000000000000011000000010101111000001000001000000000000
000000000000100011000110010111101100000011000000000000
011100000000010011100111111111101000000011000000000000
000110101000000000100011100001111110000010000000000000
000000000000100001100000011101011110101011010000000000
000000000001010001000010001101011101011011010000000000
000010000011010000000111001001000000000011000101000000
000000000000000011000000001011000000000010000000000000
000000000000000000000000011101100000000011000100000000
000000000000000000000011011001000000000010000010000000
000010000001000000000111001101000000000011110100000000
000000000000100111000100001001001011000011100001000000
000000001110101000000011111001011110110011110100100000
000000000000000001000011011111101111110111110000000000
000001101010011001000011100000000000000000000000000000
000010001000001101100010010000000000000000000000000000
.logic_tile 19 12
000000000000111001110000010101100000000001010000000000
000000000001001111000011110101101000000010010000000000
000000000000001000000110011101100001000001010000000000
000001000000000111000011110011001101000010010000000000
000000000000001001100000011001100000000001010000000000
000010000000001011000011111101101100000010010000000000
000010000100000001000010010001111000000110110000000000
000010000000100000110110000001011110001010110000000001
000001000010000000000111111111000001000001010000000000
000010100000001011000110000101101101000010010000000000
000000000001000101000011111001000000000001100000000000
000000000000100000000011011001101010000010100001000000
000000000000101000000000010101011100111100110000000000
000000000001001011000010000011111101010100110000100010
000100001111001000010111001111100000000010100000000000
000000000110101101000100000111101101000001100000000000
.logic_tile 20 12
000010100000001111100010011101100001000010010000000000
000000000000000001100111001111001110000010100000000000
011001000001111111100111110101101001111100000000000000
000010100001010101000011101001011101011100000000000001
000000000001001011100111001101011010001100000000000000
000000000000000101100011100101011110001000000001000000
000000000001101001000111001001111010010100000000000000
000010000000010101100110000111011001011000000001000000
000000000000001101100010011001101100001100000000100000
000000000001011011100111101001011101101100000000000000
000001000000011000000111101101011100110011110100000000
000000100010000111000100001001001111010011110001000000
000001100001000111100000010011000000000011000101000000
000010000000100000100011100011000000000010000000000000
000000000000000111000111100001001010111011110110000000
000010000000000101100100001101011000110011110000000000
.logic_tile 21 12
000000000000001000000000001011001011101011010000000000
000000000000000101000000001101011100011011010000000000
011000000000000001100111001001011111000010000000000000
000000000001001011000010010111011011000011000000000000
000001000000001101000111101001101110010100000000100000
000000000000000001110111100001011100011000000000000000
000000000100000000000010010011100001000001000000000000
000000000001001101010010001101001101000011000000000000
000000000000101111000111101111111100011000000000000000
000000000110010011000011111001101101010100000000000001
000000000000000001000110100101000001000001010000100000
000010000000000001100100000111001001000010010000000000
000000000000100001100110000101101110010100000000000000
000000000001000101000010001101011100011000000000000000
000100000110000000000011010111001110101111110100000100
000000000000000001000010101011101010111111110000000000
.logic_tile 22 12
000011100000101111100110010101100000000000000010000000
000010100001000011100010000001101010000000010000000000
000000000110000101010010000101000000000001000010000000
000000000100001001100110010001100000000000000000000000
000000000100000001100111100011101101101011010000000000
000000000000010000000010111111101101100011000000000000
000000101011011111100111001011011110010100000000000000
000000000010100001100011100001001111100100000000000000
000000000000000111100000001111111000000011110000000000
000000000001001011000000001101111110000011100000000000
000010001011010001000111010101101001010000000010000000
000000001010000000100011011001011010000000000000000000
000000000000000111100111111101000000000010100010000000
000000000000000101000111111001101000000010010000000000
000010000000010011100000010001100001000001010010000000
000100000100000000100011010111001100000010010000000000
.logic_tile 23 12
000010100000110001100000001101001010000011000000000100
000000000000000000000010000111011011000001000000000000
000001000001000001100000010011100000000010100000000000
000110100010100000000010001011001100000001100000000000
000010000000000001000110010111011100101000000000000000
000001000110001101110010001001111101100100000000000000
000000001110001000000000000001100000000000000000000000
000000000000000001000011110001100000000001000000000000
000011000000000001000011100111111100010111110000000000
000011100100000000000110010101011101011011110000000000
000000000000000111000010101001000000000010100000000000
000000000001011011000000000011101100000001100000100000
000000000001100000000000001101100000000000000000000000
000000000000000000000010000111100000000001000000000000
001000000000000011100000001001100001000000110000000000
000000000000000001100000000001101010000000100000000010
.logic_tile 24 12
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000100000000000000000000011101111110100000001000000
000001000000000000000000000001101111110000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000010001101000000000010000010000000
000010000000000011100000000000000000000000000000000000
000001101010000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100000001010000000000010010000000000000000000000000000
.ramt_tile 25 12
000010110000100000000000000000000000000000
000000010000010000000000001011000000000000
011000010000100000000011100000000000000000
000000010000000000000000000101000000000000
110000000000000001000011101000000000000000
110000000000001011000000001011000000000000
000000001110000000000000011000000000000000
000000000000000111000011001011000000000000
000010000000000000000000010111000000000000
000100000000000000000010110101000000010000
000000000000001001000010011000000001000000
000000000000000011000111101001001100000000
000000000000001000000111101000000000000000
000000000000001111000000001111001011000000
110000000000000000000111001000000001000000
010000000000000000000000001101001010000000
.logic_tile 26 12
000000000000000000000111001000000000000010000000000000
000000000100000001000111100001000000000000000010000000
011000000000000000000111101111000001000010100001000000
000001000000000001000010011001101010000001100000000000
010000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110001000000001011100000000000000000000000000000000000
010000100100000001000000000000000000000000000000000000
000000100000000000000000000111000000000000010000000010
000001000000000000000000001001001000000000110000000010
000010100000000000000000000111000001000010100001000000
000000000010000000000000001111001010000001100000000000
000000000000000101100110100000000000000000000000000000
000000000000000001100110000000000000000000000000000000
011000100000100000000000000001011000110100000100100000
110000000001010000000000000111111001110000000000000010
.logic_tile 27 12
000101000000011111000111101001000000000010100000000000
000010100010100011000000000101001010000001100000000000
011000000000000001000110111011000001000001100110000000
000000001010000001000010001001001000000010100000000000
010000000000000011100110001001000001000001100100100000
000000000000000000100000001001101000000010100000000001
110000001110000111000000000001000001000001100110100000
010000001000000000000000000011001000000010100000000000
110000001100001001100000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001001101110000000000000011100001000001100100000000
000010100001010000000000001101001000000010100010000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 12
000000000000100001100110011101000001000001100101000000
000100001111000000000011111101001000000010100000000000
011000000000000001000000000001000001000001100100000000
000000000000000001000011000111101000000010100001000000
010010101110001000000111001101100001000001100101000000
000001000000000101000100000101101000000010100000000000
110000000000000001100110011011000001000001100100000000
010000100000000101000010110101001000000010100001000000
110000001100001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000000000001100001000001100110000000
000000000000000000000000000001101000000010100000000000
000000001000101000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000101000001000001100100000000
000000000000000000000000001001101000000010100010000000
.logic_tile 29 12
000000000110001111000011001111101011010000000000000000
000010000000100001100011100111011010000000000000000000
011100000000000001010010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000001101100000011001000001000010000000000000
100010100000000011100010001101101100000000000000000000
000000000000001001100011011000000000000010000001000000
000000000000000001000011011011000000000000000000000000
110001001100000000000010011011001110000010000000000000
010010000001001111000111101011111100000000000000000000
000000000000001000000110101001001110000010000000000000
000000000010011001000010011101111010000000000000000000
000001000000000000000110010001011010010000000000100000
000100100000000000000111111011001000000000000000000000
000000000000001001100000001101000001000001010100000100
000000000000000111100000001001001000000010010010000000
.logic_tile 30 12
000000000000000000000111111000000000000010000000000000
000000000000000000000111101011000000000000000000000000
011000100000001111000110010101100000000000010000000000
000000000000001111100010001101101100000000000000000000
010000000000100000000111111001100001000000110000000000
000000000000010101000110000001101001000000000000000000
000000100000011001100011000000000000000010000000000000
000000000000100001000100001001000000000000000000000001
000000000000101111100011100011011110000010000000000000
000000000001001011000000001111101100000000000000000000
000000100000000111000000011001001011000010000000000000
000000000000000011000011010001111111000000000000000000
000000001000000000000111101101011011100000000000000000
000000000000000000000000000011001010000000000000000000
110000000000001000010000011000000000000000000100100000
100000000000101111000011100011000000000010000000000000
.logic_tile 31 12
000000000000001001100000000011100000000000001000000000
000000000000001011100011010000101110000000000000010000
000010000001000111100010000001000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000001011000000000000011000000000000001000000000
000001000000101001000000000000001100000000000000000000
000000000000001101100011110001100001000000001000000000
000000000000000111000111110000101110000000000000000000
000000000000000000000011110011000001000000001000000000
000000000001010000000111100000101010000000000000000000
000000000000000001100110000001100000000000001000000000
000000000000000000100100000000001111000000000000000000
000000000000001001100000000011100001000000001000000000
000000000000001001100000000000101110000000000000000000
.logic_tile 32 12
000000000000000000000000000000000000000010000000000000
000000000000000000000011101001000000000000000000000000
000000000000000101000000011000000000000010000001000000
000000000000000000000011010001000000000000000000000000
000010000000000000000000001000000000000010000000000000
000001001110001011000000001001000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000010000000000000000000001101000000000001000010000000
000000000000001101000000000101000000000000000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011100000000001000000000101
000000000000001101000000001001000000000000000000000110
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000001000010101011000000000001000000000010
000010000010000000000000001011100000000000000000000001
000000001010000000000000001101111110000111110000000000
000000000000000000000010100101111011001111110010000000
001000000000000000010010111001000000000001000001000000
000000000000000000000011101011000000000000000000000010
000010100000001000000110001101000000000001000000000010
000000000110000001000010101101100000000000000000000001
000000000000001000000111110001001111100001000000000000
000000000000101011000011000111001100010001000000000000
001000000001001000000111010011000000000001000000100000
000000000000100011000010000001100000000000000000000010
000000000000001011100000001001000000000000000000000000
000000000000001011100000001001100000000001000000000000
000010000000000001000011101111101101110011000000000000
000000000000000000100000001101001101110011010000000000
.logic_tile 3 13
000111000100000001100111010001101010001111110000000000
000101000100000000000010100111011001000110100000000000
000000100000000111000011110011100000000001000000000100
010001001110001001000111010101000000000000000000000000
000000000000001000000111001111011000111000000000000000
000000000010000101000010011001111100111100000000000000
001000000000001001110000011011011110111000000001000000
000000000000000001000010000101101000111100000000000000
000000000000010000000000011001000000000000000000000000
000000000000010111000010000001100000000001000000000000
000000000000000000010000000001100001000000010000000000
000000000000001001000000001111101110000000110000000000
000000000010000111100000000001100000000001000000000000
000000001010000000000010101101100000000000000000000000
000000000000000011100000001101111110111000000010000000
000000000000000111100000001101001000111100000000000000
.logic_tile 4 13
000000001000000111100110000001111010000011000000000000
000000001010001001100010101011011110000001000000000100
011001000000001111100011000011111001001100000000000000
000010100000001111000011010001111110101100000001000000
000000000001001001100110010001011011001100000000000000
000000000000110101110010000001101011101100000000000000
000100000001000001000111001001100001000010010000000000
000000000000001101100111101011001111000001010000000000
000010000001000000000010000001100000000000100000000000
000000000010000000000110001111101010000000110000000000
000010100000011001100110010001011100110011110000000000
000000000000101011010010111011101011010010100000000000
001011000000010111100010000001101011100011110000000010
000011100000101101100100000101101001000011110000000000
000000000000001000000000011101101010000011000100000001
000000000001010001000011100011011110101011010000000010
.logic_tile 5 13
000011100000000001100000001001011010011100000000000000
000010000000000001000010111001001000001100000000000000
011010100000001111000111110111111101010001110000000000
010000001100001011000111000111111011010001010000000000
000000001110100101000011000101101100000011100000000000
000000000001010000000110100101101001000011110000000000
000100000100000111000000011101001110111001010000000000
000110000000000111000011101111101111110000000000000001
000000000000011001100000001001100000000010110100000000
000100001110100001100000000001101111000000110000000100
000000000001000000000111101011100001000011100110000000
000001001000001111000011010001001101000011000010000000
000010000000001101100111110111101111000011000100100010
000001000101000101100110000011001010101011010000000000
000000000000100000000010010000000000000000000100000001
000000000000010111000111011101000000000010000000100000
.logic_tile 6 13
000001001111000001000000001001100000000010010000000000
000010100100000000100011101001101100000001010000000000
011100000001000101000011011111000000000010010000000000
000000000000100000000010100101001110000001010001000000
000010000000000000000000000001011011110011000000000000
000000000000000000000011101111011011000000000000000000
000000000000101011100111010101101101001111110000100000
000000000000010101100111010011011000111111110000000000
000000000110001111110000010011100001000000100100100000
000000000001011011000010001001101101000000000000000000
000000000000100000000010100011100001000000000100000000
000000000001000000000010101101101101000000010000000000
000010100000101001000010000111100001000000010100000000
000000000001011011100000001001101111000000000000000000
110000000000000111100010101011100000000000000110000000
110000000000000000100010101011101011000000010000000000
.logic_tile 7 13
000010001110000011000111100001001101101000000000000000
000011000001000000000100001111101111100100000001000000
011000000000000000000010100000000000000010000000000000
010000001000000000000000000111000000000000000000000011
000000000000010111100011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000110111100000001101001111101000000000000000
000100001010010000000000001111101101100100000000000001
001010100100100011100000000001001101101000000000000010
000011100001010101100010101011001111100100000000000000
000000001010000101000110001101001111101000000000000000
000000000000000000000100000011001101100100000000100000
000000000000000011100110100001101101101000000000000000
000000000000001101100000000011101111100100000000000100
010001000000000000000110000000000000000000000110000010
110000101100000000000110100111000000000010000010000000
.ramb_tile 8 13
000000000000000111000111000101001000010000
000000011101010000000011100000110000000000
011000000000100011100011100101001010000000
000010100001000000000100000000100000000000
000000000000000101100111100111101000000000
000000001101001111000010000000010000000000
000010000001000001000000000011001010000000
000010000010000000000000001011100000000000
000000000000101000000111111101001000001000
000000000001010111000011010101010000000000
000010100000100000000000000011001010000000
000001000000000000000000000001000000000000
000000000000000111000000000001101000000000
000000001000000000100000000111110000000001
110010100000001001000000001001001010000000
110001000001001101000000000001100000000000
.logic_tile 9 13
000000000011000111000011011001111110001001000000000011
000000101010000000100011010011011101001010000000000000
000100001111010111100111100001111100001001000000000010
000100000000001111100111110001111111001010000001000000
000000001000000101100000000011101010101000000000100000
000000000000000001000000000101001100100100000000000000
000000000001000001000111101111011100001001000001000010
000000001110100111000100001011111111001010000000000000
000010000110001000000111111011000000000000000001000000
000001000000100111000011011101100000000001000000000000
000000100000001101100111011111011100001001000000100010
000001000100001011000011100101011111001010000000000000
000000000000111111100111110001100001000010100010000000
000000001100100111000111011001101000000001100000000000
000110000000000000000110110111111010101000000000000000
000000000010000000000011101001101110100100000000100000
.logic_tile 10 13
000000000000001011000111001001101000001001000010000100
000000000000000111000000000101111100001010000000000000
011000100000001001100110011001101010001001000000000010
000001000001000001000011111011001100001010000000000010
000010000000000011100000001001101000001001000000000000
000101001100000000100000001001011100001010000000100001
001100000000011001000000001000000000000000000101000000
000000000000001111100011101101000000000010000000000000
000000001000000001000000010000000000000000000100100000
000000001010001001100010100001000000000010000000000000
000101100001010000000110100000000000000000000100000000
000001000000000000000100000001000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001011000000000010000001000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
.logic_tile 11 13
000000000101001001100010100011101110111011110000100000
000000100001011011000100001111001011110011110001000000
011100000000000111000000001011011101001111110000000000
000000000000100101000000000001101110000110100000000000
000101000000100000000011001001000000000010000000000000
000100000001010000000000000001000000000011000001100000
000000000000000000000110010011100000001100110000000000
000000000000000000000011010000100000110011000000000000
000010001001011000000000000000000000000010000000100000
000000000000011111000010010001000000000000000000000000
000000100000000001100111010011000000000000000010000000
000000000000000111000111001001000000000001000010000001
000001000000000000000110001011100000000000000000100000
000000101100001001010000001101100000000001000000000000
010000000000100000000000001000000000000000000100000000
000000000001010011000000001101000000000010000000000000
.logic_tile 12 13
000000000000001001000011110001111111111011110000000000
000010000001000111100111111111011101110011110001100000
011000000000001101100000001101111000000110100000000000
000000100110000111000010011011101001001111110000000000
110001000110000011000000000001001100110010100000000000
010010100000001001100000000001011010110011110000000100
001000001001000101100010010111111001000110100000000000
000010100000100001000111110101011000001111110000000100
000000000000100001100010111011111011000110100000000000
000000000000010011000111110011101010001111110000000000
000000001000000111100010011101001001110101110000000010
000000000000000111000110101101011101110110110000100000
000100000000000000000011000001101101111011110000000000
000000000000000000000000000011001111110011110001000000
000000001101000001000110101000000000000000000110000000
000000000001100000100010100011000000000010000000000100
.logic_tile 13 13
000000000000011011100111111101001111110101110010100000
000100000010101011100110000001001111110110110000000000
000000100000000000000010000001001000111011110010000000
000000001110001111010110010001011011110011110010000000
000100000000000011000000011011101100000110100000000000
000000000000001101100011101111001110001111110000000000
000010000001001111000000001001011101111011110011000000
000000000000100111000011101001001010110011110000000000
000000000001011111000011101011111010000110100000000000
000000000000100111100111100101111000001111110000000000
000000000000000111000111001111000001000010100000100000
000000000000000001100100000111101111000001100000000000
000000000001010011000010010001001100101000000000000000
000000000000101111100111111011111010100100000000000000
000000001010000000000111000001101101101000000000000000
000000001010001111000111111111101111100100000000000000
.logic_tile 14 13
000000000000101000000111100111101110101000000000100000
000000000000001111000111010101111001100100000000000000
000000000000000111000011101101101100101000000000000000
000000001000010000110100001001011101100100000000000010
000100000000001111100111001101011110000110100000000000
000100000000010111000010001111001100001111110000000000
000100000000010001000111000101011100000110100000000000
000100000000000000100100001101101001001111110000000000
000000001000001000000111111001100000000001010000000000
000000100000001011000111110111101101000010010000100000
001000000000001000000110100111011101000110100000000010
000000000000000111000100001101001000001111110000000000
000000000001000101100000011011111110000110100000000000
000000000000100000110011111111101000001111110000000000
000011000001001001000111100101100000000001010000000010
000011000000100111100011110101101111000010010000000000
.logic_tile 15 13
000010100000010111100110010101100001000001010000000100
000001101110100000000011101101101000000010010000000000
011000000000001011000111100101101101101000000000000000
010000000100000011000000001101011101100100000001000000
000000000000010111100010011001011011101000000000000000
000010100000001111000011101101001111100100000001000000
000110001110000011000111111101011001101000000000000000
000001000010001001000011011001001101100100000000000000
000010001001111000000011100001101011101000000000000001
000001000000100011000110011001001111100100000000000000
000000100001011001000110101011100000000001110000000001
000000000100001101110000000111001001000000110000000001
000000000000000011000011100011100000000000000000100000
000000001100000000000111000111001111000000010000000000
010000100001100000000110100011000000000011010100000000
000001000000100001000000001011001111000011000010100000
.logic_tile 16 13
000000000000000000000011110001000000000001010000000100
000000000001000001000011111111101001000010010000000000
011000000000001000000010101001100001000001010001000000
000000000000001011010010011111101011000010010000000000
010000000000100000000010001101111011101000000000100000
110000000000000000000110011101011010100100000000000000
000000000000000111110110110001011101101000000000000000
000000000000001001110011101011001101100100000000000100
000000100001010101100011101101000000000001110000000010
000001000000000000100110010001101101000000110000000001
000000000001001111100110010011100000000001000000000001
000010100000100011000011100011100000000011000000000000
000000000001010000000111101001111111101000000000100000
000000000010100000000000001111101010100100000000000000
010010000000001011100111001111100001000000110100100001
000001001010000011100110001011001100000000100000000010
.logic_tile 17 13
000000001000101011100110011001000001000010000000000100
000000000010010001100010000111001100000000000000000000
011001100000010001100011100000000000000000000000000000
000001100110100111000010000000000000000000000000000000
010001000000000111000010000011101001011111110000000000
010000100000000000000100000101111001001111110000000010
000001100110100001110000011101100000000000000000000100
000011100001010111000010110101000000000001000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000101000000000110111001000000000000000000000000
100000001010001001000110001001000000000001000000000000
000010000001010000000000001011011001000000110100000100
000000000000000000000000000001001101101000110000100000
010000000000100001000000001101011011000000110101000100
000000000101010000000000000101101011101000110000000000
.logic_tile 18 13
000000000001001111100011100011100001000001010000100000
000000000110000001000011001001001100000010010000000000
011000000000000001100000000001001101110000000000000000
000000000000000011100000000001001011100000000000000000
000000000000000000000110010111111110101100000000000100
000000001100000000000011001111011101111100000000000000
000000000000001011100010001101111100101000110000000000
000000000000000001100110000001101101111100110000000000
001000100000000001100110111111001010110011110000000000
000000000000000011000010110001111011010010100000000000
000010000000100101100110110000000000000000000000000000
000000000000000111000110110000000000000000000000000000
000001001100000000000111111001001101110011110100000000
000010100000000000000110110111101111010011110001000000
000001000000100001000110101101111101001111110100000000
000010000000000111000111001011011010011111110000000010
.logic_tile 19 13
000001000000000001100111011111011011000100000000000000
000000000000001101000111010101101101000000000000000000
000000000000011000000110010101000000000010100000000000
000000000000001111000010001101001110000001100000000000
000000000000001111000000011111011011101100000000000000
000001000000000001000011110111111000111100000000000001
001000000000001101000011101101100001000001010000000000
000000000000001111000010001001101111000010010000000000
000000000001000000000110011101000000000000100000000000
000001000000100000000010101001001001000000000000000000
000000000000000011000011001101100001000001010000000000
000010100000000000000011000011001111000010010010000000
000000000000000000000000000011001001010100000000000000
000000000000001001000010011011111111011000000000000000
000010001100000001100010000001000001000001010000000000
000000000000000000000111000001001101000010010000000000
.logic_tile 20 13
000000001100000000000110000001001111010100000000000000
000000000000000000000010111011111101011000000000000100
011000000000001111100011101001100000000010100000000000
000000000000001111000000000011001101000001100000000000
000000000000100101100111010101100001000001010000000000
000000000001000000000010000011101110000010010000000000
000000000000001101100110111101100001000001010001000000
000000000000000111100010001101101010000010010000000000
000000000000101001100011011101000001000001010000100000
000000000001010101000110100101101101000010010000000000
000000000000100111000000000101000001000001010000000000
000000001101110111100010000011001111000010010000000000
001000001010000000000110110011000001000001010000000000
000000000000000000000011101111001100000010010000000000
000110100101000001000000011001001011110011110100100000
000000100000100000100011011001111000010011110000000000
.logic_tile 21 13
000000000000001111000111111011100000000001010000000000
000010101110001111000110000011001111000010010000000000
000010000000000101100000011101000001000001010000000000
000001000000000000000011110011101110000010010000000000
000000000000101001100110001101000000000001010000000000
000000000001000001000000001001001110000010010000000000
000010000010100111100000011011000000000010100000000000
000001001000110011100011011011101000000001100000000000
001000000000000101100000010001100000000001010000000000
000000000000010000000011000101001110000010010000000000
000000001010101001100010000001000000000010100000000000
000000000000010101000010011001001000000001100000000000
000000000000000111000010001011000001000000110000000010
000000100000000000100100000111001101000000100000000000
000010000000000001000000001001011011101011110010000000
000000000110001001000000000101101011100111110000000000
.logic_tile 22 13
000000000000001101000111000101100001000001010000000001
000000000000001101100000000001001100000010010000000000
000000001110000101000010111101100000000001100000000000
000000000000001001100111011111101100000001010000000000
000000100000100001100000010001000001000010010000000000
000001000001000111000010001111001000000010100000000000
000000000000101000000010110111100000000001100010000000
000000000001010001000110011101001100000001010001000000
000000000000001111000000010001000001000010100000000000
000000000000000011000011001011101101000001100000000000
000000000010000000000000001001100000000001010000000000
000100001000000111000010001001101100000001100000000001
000110000000000000000010001101011011101000000000000000
000001000000000001000000001111011101100100000000000000
000000000000000101000011101101001100011000000000000000
000000000000000000000010000001001110010100000000000001
.logic_tile 23 13
000000000000100000000110010101000000000001010000000000
000000000000000000000011011111101110000010010000000000
000000001100000000000000001101100000000001010001000000
000000000000000000000010101101101110000010010000000000
000000000110100101000110111111000001000010100000000000
000000000001000000000110000111101100000001100000000000
000000000001010000000110011011011001101000000000000000
000000000000000000000010001011111100100100000000000000
000000000000001111000110111111001000000011000000100000
000000000000001011000011111011011001000010000000000000
000000100000000001000010011011011111101000000000000000
000001000000001001100010000111011100100100000000100000
000000100000001111010110100011000000000001010000000000
000001000001000011000011100101101110000010010000000000
000001000000001111000110100101000000000001010000000000
000100000000000111000000001101101100000010010001000000
.logic_tile 24 13
000000000110001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000110000010010000010000000001000001000010100000000000
000001000000000000000000000101001001000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100111100000000010000000000001
000000000000000000000000000001100000000000000000000011
.ramb_tile 25 13
000001000000000011100010000000000000000000
000010110000000000100100000111000000000000
011000000000000111100000010000000000000000
000000000011000111100011000011000000000000
000010100000000000000000011000000000000000
000001001010000000000011011011000000000000
000000000000010000000000010000000000000000
000000100000000000010010111001000000000000
000100100000000111000011101001100000000000
000001000000000000000000000011000000000010
000000000001010000000000000000000001000000
000000000000001001000010011101001011000000
000000100000000101100000001000000001000000
000001000100010000100000000111001001000000
010000000000000011000000000000000000000000
010000000000000000000000001011001000000000
.logic_tile 26 13
000010000000000000000000001101000001000010100001000000
000001000000000000000000001011001100000001100000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111001011000000000000000000000100
000000001000000000000000000011100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 13
000001000010000011100000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
011000000010000000000111000000000000000000000000000000
000011001010100000000100000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000111100000100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000010000001000000
000001000001010000000100001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000010000000000100
000010000010000000000000000011000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 30 13
000000000000000011100011100000000000000010000000000000
000000000000000000000000000111000000000000000000000001
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000001000000111100000000000000000000010000000000000
000000000000000000100010010111000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000001
.logic_tile 31 13
000000000000001000000110100000000000000000001000000000
000000100000001001000000000000001100000000000000010000
000000000001000000000000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000001000000000010000000000000000001000000000
000000100000001001000010100000001000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000100000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 32 13
000000000000000011100000010000000000000010000000000000
000000000000000111000011001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000110001000000111010000000000000010000000000000
000000000000001011000011111001000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000100000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000001100010011011000000000000000001000000
000000000000001001000010000011100000000001000001000001
000000000000001011100000010001100001000011000000000000
000000001010001111100011110011001011000010000000000000
000000000000001001000110001011000000000010000000000000
000000000000000001100000001001100000000000000000000000
000000000000000001000110010101000000000001000000000000
000000000000000000100011111111000000000000000000000000
000100000000000111100110100111111000101100000000000000
000100000000000000000111001101001111001100000000000000
000000000000000000000000001101100000000011000000000000
000000000000000001000000000001101000000001000000000000
000000000000000000000110100101101010000011010000000000
000000000000000000000111000001101101000011110000000000
000000000001000000000000011101101000000011110000000000
000000000000100011000010001111011001000011100000000000
.logic_tile 2 14
000000100000001011100110100001000000000000000001000010
000000000000000101000000000011100000000001000001000000
000000000000000000000110010111000000000000000000000000
000000000000001001000010000101100000000001000001000000
000000001100001001000000001001011000110000000001000000
000000000000000101100011101001011010010000000000000000
000000000000001000000110011001100000000000000000000000
000000000000000101000011011101000000000001000000000000
000000000000001000000110101011000000000011000000000001
000000000010000011000000000011101111000001000000000000
000000000000000001000000001101100000000000000000100000
000000000000000001100000000101100000000001000000000001
000000000000000000000110000101000000000001000000000010
000000000000000000000000000001100000000000000000000001
000100000000000011100000001111100000000000000010000000
000100000000000000010000000011000000000001000000000000
.logic_tile 3 14
000000000001000001100111101101100001000000100000000000
000000000000100000000000001111101010000000000001000000
000000000000000101100010110011111001000011110000000000
000000000000001001000110101011001010000011100000000000
000000000000010111100010010011100000000001000000000000
000000000100001011000110000101100000000000000000000000
000000000000000101100111010011011011000001000000000000
000000000000000011000011001011011001000011000000000000
000000000000011000000111000111001001111000000000100000
000000000000101111000100000101111000111100000000000000
000000001100000000000010001111100001000000100000100000
000000000000000001000000001101101000000000000000000000
000001000110100101100111010111101011000011110010000000
000010100001010000100010101111001001000011100000000000
000001000000001000000111100101001110000001000000000100
000000000000000011000100000001101011000011000000000000
.logic_tile 4 14
000000001111011000000011101101011101111000000000000000
000000000100110011000010011001111101110000000000000000
011000000000000011100111001011111110000011100000000000
000000000000000011100111011001011111000011110000000000
000000100000001000000000000011100000000000010000000000
000001000000001011000011101011001110000000110000000100
000000000000000000000110011001101001001111110000000000
000000001010010000000010001101011100000111110000000001
000100000000000000000011000001100000000011000000000000
000010000000000000000010011011001111000011010000000010
000010100000000001100010010001000000000001000000000000
000000001010000001000110000101000000000000000000000000
000001000000001011100011111001000001000010010000000000
000010000000000001000010001101101110000001010000000000
000000000000100001000111000011100000000011010101000000
000000101001000000100000001011001110000011000000000010
.logic_tile 5 14
000010000000100001100011000001100000000001000000000001
000010000111000000000110001011000000000000000000000000
011000000001011001000011001011111001001100000000000000
000000000000100101100011010011001001101100000000000000
000100000010001101100011011111000001000010010000000000
000110000000001011000110001011001110000001010000000000
000000000001010000000000000011000001000010010000000000
000001001000100000000000001111001101000001010000000000
000000000000011011000011100011000000000011100100000000
000000000000100111000011101101001010000011000010000100
000001000000001011000011110111000000000010110100000000
000000100000000101110010001001101101000000110001000001
000001000000010011100110011101011000110110100101000000
000000000000000001100011111001101001110000000000000000
000000000001000001000000000111011100000011000110000010
000100000000000000010000000001001010101011010000000010
.logic_tile 6 14
001001000000001111100110010001100001000000010000000000
000000000000010101100010000101101000000000000001000100
011000001100101111000010010111111100000011010000000000
000000000001111111000011100011111011000011110000000000
000000001000011001100010001011100001000010010000000000
000001000000000101000011110011001010000001010000000000
000000000000000111000110111101000001000010010000000000
000000000000001101000010001101101000000001010000000000
000110100000000111000111011101100001000010010000000000
000100000110000000000110111101001010000001010000000000
000000000000000001000000001011011000000010000000000000
000000001110000001100011001111111000000000000010000000
111000000000000000000111000001000000000010110100000100
100010100000000000000100000001101111000000110000000010
000000000000000000000011100001000000000010110100100100
000000000000000000000010110101101101000000110000000000
.logic_tile 7 14
001011001111010111000000000111111011101000000000000001
000010100001110000110011111101101011100100000000000000
011000000000000001100110011111111000101000000010000000
000000001010000111100110100011001000100100000000000000
110010100000000000000111101011000001000010000001000000
000000000000000000000100001001001111000000000000000000
000100001100000101000111001101111000101000000000000100
000100000000000111100000000001001000100100000000000000
000000000110000101100000000111011100010000000000100000
000110100000000001100000000011111001000000000000000000
000000000000100001000011011111011000101000000000000010
000000000000010000000111101001001000100100000000000000
000100000000000011000000001000000000000000000100000000
000000000001000111100011111011000000000010000010000000
000000000000000001000010100000000000000000000100000000
000000000000000000010111110111000000000010000000000001
.ramt_tile 8 14
000011100111010011100011110011001100000000
000001000000100000000111000000100000000000
011000000000001000000110100111101110000000
000000001000001111000110010000000000000000
010000000000100000000010010001001100000000
010000000000000000000111100000100000000000
000000000000000111100010011101001110000000
000000001110000000000110111001100000000000
000010000001110001100111001101101100000000
000001001001100000100000001101100000000000
000000100001000000000111100001101110000000
000001000100101111000100000001000000000000
000000000000100001100000001101001100000000
000000000000000000100000000101100000000000
110110001010000101100000001001101110000000
010100000000000000100000001011100000010000
.logic_tile 9 14
000000000000001101100011100001001110101000000000000100
000010000000000011000100001011001110011000000000000000
011000000000001111100011101101111111001001000000000000
000000001110001111000000000001111001001010000011000100
000000000010011000000110100101001110101000000000000100
000000000001001111000000001101001110100100000000000000
000000000000001000000110000011111110101000000000000100
000000000000000101000011101111001100100100000000000000
001010100001000111000010000101100001000000100000000000
000001000010100000100111011111101000000000000010000000
000001000000011000000000001101111110101000000000000010
000010100010001011000000000101101100100100000000000000
000000100000000111000110110011001110101000000000000000
000001000000001001100110010001101110100100000000100000
000010100100000001000111000000000000000000000100000000
000001000100000000100100001001000000000010000000000000
.logic_tile 10 14
000010000000101001000000000011101011010000000000000000
000000101111010001000011100101111011000000000000000000
011000000000000111000000011111111001010000000000000000
000000000000000000000010000111111000000000000000000000
010000001010010111100011101101100000000000010000000000
110000000000110000000011010011001000000000000000000100
000100000001011111000011000000000000000000000101000000
000100000000000101100100000001000000000010000001000000
000000000000000000000000000000000000000000000100100000
000010100110000000000000001001000000000010000000100001
000010100000101000000010001000000000000000000110000001
000001000000000101000100001111000000000010000010000000
000000000000010000000000001000000000000000000110000000
000000000000101001000000000101000000000010000000100001
000000000000100000000111010000000000000000000100000000
000001000000010111000011110111000000000010000000000011
.logic_tile 11 14
000000000000001011000111110111101111100000000000000000
000010100001000001100111011101101000000000000000000000
011000000000001101100110110001000001000010100001000000
000000000000000001000010000011101110000001100000000011
110000100000000101100010111001001101000100000000000000
000001100000000000000110001101011010000000000000000000
000100000010101101100110111001000000000000000011000001
000000000001000101000010100111100000000001000000000100
001010000000000111000111111001111000100000000000000000
000001001100100000100011101001101101000000000000000000
000000000000000001100010001011101010010000000000000000
000000000000000000000110010101101011000000000000000000
000000000000001111000010000011111010010000000000000000
000000000000000111000000000111111111000000000000000000
000011100000000000000000001001000000000000010100000010
000001001000001001000010000011001001000000110000000000
.logic_tile 12 14
000000000000000000000000000101100000000010000000000000
000000000000000000000011011011000000000011000011000100
011110000000000000000010111001111011100000000000000000
000100001000001111000010001011101110000000000000000000
110000001000100001000010010111000001000010000000000100
000000000001010000100111011101001100000000000000000000
000011000001010001100000000111101010111011110001000000
000011000100100101000000001101001100110011110001000000
001000000000100101100000000000000000000000000100000000
000000000000000000000011001001000000000010000000000000
000000001000001000000110000000000000000000000100000000
000000000000101111000000001111000000000010000000000000
000001000000010000000000011000000000000000000100000000
000000100000101111000011100001000000000010000000000000
000000100010001001100000001000000000000000000100000000
000001000000000001100000001001000000000010000000000000
.logic_tile 13 14
000100101000000011000110001001000001000010100000000000
000010100000000111000011011111001011000001100001000000
000000001010001000000111011001101000101000000000000000
000000000000000111000011010011011011100100000000000000
001000000001001000000010001101100000000010000001000000
000000001100111111000011111011000000000011000000000000
000000000000000011100011101001111100101000000000000000
000000000000100101010111000011001011100100000000000000
000000000000000011100000010111011000000110100000000000
000000000001010111100011000001011100001111110000000001
000000001010001011100000001101000000000001110000000011
000000000000000011000010001101101001000000110000000000
001110100000000000000000010111101011000110100000000000
000010000000000011000010101011001001001111110000000000
000001001000010000000111000011011010111011110000100000
000000101000110001000100000011001111110011110000000010
.logic_tile 14 14
000000000001011000000010000011100001000001110000100001
000000000110001111000011110101001000000000110000000000
000000000111001011000000000101100000000001010000000010
000000000000000001100000001101001110000010010000000000
000000000001010011000000011011011001101000000000000000
000000001010110111100011011101101110100100000000000000
000000000000001111100010001011101111000110100000100000
000000101000000111000100000101011101001111110000000000
000000000000000000000111101011001111101000000000000000
000000000001010111000111101101101110100100000000000000
000000000001001101100010001011001110000110100000000000
000000000010001111100100000101011111001111110010000000
000000000000000000000010000101001000000110100000000001
000011100000001001000110000001111101001111110000000000
001000000000000001000000001001001110000110100000000000
000000000000000000100000000101111010001111110010000000
.logic_tile 15 14
000000100000001001100111100111000001000001010001000000
000111100000101011000110011001101101000010010000000000
000000000000001000000011100011111101101000000000000000
000001000000000011000011010101011110100100000000000000
000000000000111111100111100011100001000001010000000100
000000000010111111100111010101101101000010010000000000
000010100010000001100110001111111001101000000000000000
000000000001010000000111111001011110100100000001000000
000010100000000000000011001001011111101000000000000010
000000000000000000000000000001111011100100000000000000
000000000000010111000111111101011001101000000000000000
000010100000001111100111011101111110100100000000000000
000000000000000101100000000011101101000010000000000001
000010000000000000100011010001011010000011000000000000
000000000000000001000000010111000000000001110000000001
000000000000000111100011011101001000000000110000100000
.logic_tile 16 14
000000000001010111100010011101111101000010000000000000
000000000000101011100111000011111010000000000000000000
011000001110000111110010100011000000000001010010000000
000100000001010000000010010001101001000010010000000000
110000001111011000000000000000000000000010000000000100
000000000001011111000000000111000000000000000000000000
000100000000000001100000011001011001101000000000000001
000000000000100111000010000001011001100100000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000000000011000000110001000000000000000000100000000
000000000010000001000000000101000000000010000000000000
000000001100000001000000001000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000001101010111110000000000000000000000000100000000
000000001010100000100000000101000000000010000000000000
.logic_tile 17 14
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
011000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010101000001000000110001101100000000000100000000000
000000000100000001000000000101101010000000000000100000
000001000001010000000000010000000000000000000100000000
000000100000100000000011011011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000010000000000000000000000000000
000101001000000000000011000000000000000000000000000000
000010100000100000000000000000000000000000000100000000
000000000001000000000000001111000000000010000000000000
.logic_tile 18 14
000000000000000000000111110001101001000101000000100000
000000000010000000000110111001011110001001000000000000
011000000000101101100000001101101111011000000000000100
000000000010001001100000000101001100010100000000000000
000000000000000111000000011101000000000000110000000100
000000000000000111000010110111101110000000010000000011
000000001110000101000000000000000000000000000000000000
000000100000001101100000000000000000000000000000000000
000000100000010011000000011111101101011000000000000100
000000000000101001000010001111001110010100000000000000
000000000001000111100111001011111000110011110100100000
000000100000100001100100000011001111010011110000000000
000000000000100011000000011011101010110011110100100000
000000000001000000000010000111101101010011110000000010
001000000000001111100011101101001100110011110110000000
000000000110000101100100000011001111010011110000000000
.logic_tile 19 14
000001100000100001100000010111000001000010100000000000
000000000001011101000010100111001001000001100000000000
011000000000000101100000001111000001000010100000000000
000000000000001101100010011111101011000001100000000000
000100000000000000000110010001000001000001010000000000
000100000000011001000011110011001100000010010000000010
000110000010000111000000001011100001000010100000000000
000000000000000000110010010011101011000001100000000010
000001000001011101000111000001101111010100110000000100
000000100010000001000100000001011000000000110000000000
000001000000100001000000000101000000000001010000000010
000000101000000011000010000001101101000010010000100000
000000000000000111100111001011011110110011110110000000
000000000000010001100011110101001001010011110000000100
000000001100001001000000000111100000000011010100000000
000000000111001101000010001101001010000011110000000100
.logic_tile 20 14
000001000000001001000111100101101000011000000000000100
000000000000001111100110010101111000010100000000000000
011000100000010111100000011011101111010100000010000000
000001000000100000000010111011011100011000000000000000
000000000100000111100111111001000001000001100000000000
000000000000001001000111001001001110000001010000000000
000000100000010001100000011101000000000000000000100000
000011100000100000000010000001100000000001000000000000
000000001010000001000111001111001000011000000000000000
000000000000000000100110010101111000010100000000100000
000110101111000111100010000001000001000010100000000000
000000001110001101000100000101101100000001100000000000
000000000000000000000110010011000001000001010000000000
000000001010000000000010001011001110000001100000000100
000010100000100111100000000111000000000011000110000000
000000001000000000000000001011101011000011010000000000
.logic_tile 21 14
000010100000001011000010010001100001000010100000000000
000001000000000111000011000101101000000010010000000010
000010000010100111000110011001100000000001100001000001
000000000001011111100010110111101101000001010000000000
000000100110100011000110000011011000001111110010000000
000001000000010011000000001101001100001110100000000000
000010100001011111100110011101101001101000000000000000
000000000000001101000011100101011011011000000000000000
000000000000011111100111000111011101011000000000100000
000000100100000011100100000001001110010100000000000000
000000000001011001000000010011100000000000110000000000
000000001010000101000010001111101001000000100001000000
000000000000001000000000001101000001000001100000000000
000000000000000001000011111101001000000001010000000000
000100000000001111000000000011100000000001010000000000
000000000000000101100000000001001101000001100000000000
.logic_tile 22 14
000000000000101001100111101011100001000010100000000000
000000000001011111000111001001101100000001100000000000
000000000100010000000010100111000001000001010000000000
000100000000101001000111100101101010000001100000000000
000010100000001000000000001101100000000010000000100000
000001000000000001000000000101100000000000000000000000
000000000101000001000000001111100000000010100000100000
000010001110101001100010100011001001000010010000000000
000000001010000000000000000101000001000010010000000000
000000000000000000000000001001001000000010100000000000
000000000000100101100011101011100000000010100000000000
000000000000011111010110101111101001000010010000000000
000100000000100000000110101001100000000010010000000010
000100000001000001000000001011101000000010100000000000
000110101011010101000110110111100000000001010000000000
000011101000100000000010100001101110000001100000000000
.logic_tile 23 14
001010100000000111000110010001000001000010100000000000
000000000000000000100010001001001110000010010001000000
000000000100001011100110000001100000000001010001000000
000001000010000001100000001001001111000001100000000000
000000000000010001100000000011100001000001010001000000
000000000000100000000010000101101100000001100000000000
000000000000001111000000000101100000000010100000000000
000100000000000001000000001101001100000001100000000000
000000000000001111100000000111100000000010100000000000
000001000000000101100010000111001101000001100000000000
000000100000001000000110111011100001000001010000000000
000000000000011011000010101001101000000001100000000000
000000001011000111000000011111000001000001010000000000
000000000000000101000011001011001100000001100010000000
000000000000000111000000001011000000000001010000000000
000000000110001001100000000101001111000001100000000000
.logic_tile 24 14
000000000000000000010010011011100000000010100000000000
000000001110000001010110000111101100000001100000000000
000100000010101001100110011001100000000001010000000001
000000000000000001000011001001001001000001100000000000
000000000000001000000110011011100000000010100000000000
000000000000000001000010001001001100000001100000000000
001000100000010000000000010001000000000010100000000000
000011000000010000000011011011001110000001100000000000
000000000010101000000111110001100000000001010000100000
000000000000000011000011011001001101000001100000000000
000000000000000001000011101011100000000010100000000000
000000000000001001000100001101001110000001100000000000
000000000100001000000000010101000000000001010000000000
000000001110000011000011011101101101000001100000000000
000010000000010001000000000101000000000001010000000000
000001000000000000100000000101101111000001100000000000
.ramt_tile 25 14
000000010000000000000000010000000000000000
000100010000000000000011111111000000000000
011000010000001000010000001000000000000000
000000010000000011000000000111000000000000
010000000000000001000010000000000000000000
010000001010000000100100001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000111000011100011000000000001
000000000000000000000011000101000000000000
000000000000000001000011111000000001000000
000000000000000000100011011011001100000000
000010101110000000000111000000000001000000
000000000000000001000100001011001101000000
010000000000001000000000011000000000000000
010000001010000011000011001111001101000000
.logic_tile 26 14
000000100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100101100001000001010000000000
110000000000000000000000001101001100000010010001100000
000001000000000000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 14
000000000000010000000011111011100000000001000000000100
000000000000000000000011101011000000000000000000000000
011000000000000000000010101101000000000001000000000100
000011000110000000000100001111000000000000000000000000
010000000000000001010000001101100000000001010000000010
010000000000000000000000001101101111000010010000000000
000000100001010001100110010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000001100001000011010000000010
000000000000001001000000000111101010000011000000000000
000000001010000111100111110111111101001110100000000000
000000001000000000100111010111011101001111110000000000
000000000000001111000111001001111110110001010000000010
000000000000000011000000001111111100110000000000000000
010010000000010111100111010000000000000000000100000000
000000000000100000100011011001000000000010000000000000
.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000001110000011000100000000000000000000000000000000
000000000000000000000000000111000000000010000110000000
000000000000000000000000000111101010000000000000100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000001000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 30 14
000000000010000000000000001000000000000010000000000000
000000000000000000000010001011000000000000000000000001
000000000000000001000000001000000000000010000000000000
000000000000000000100011100001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000111001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000001000000000000001011000000000000000000000000
.logic_tile 31 14
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001010000000000000010000
000000000000000000000111010000000001000000001000000000
000000000000000000000110010000001100000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001001100000000000000001000000001000000000
000000000000001001100000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000010000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
001100000000100001100000010000000000000000000000000000
000100000001000000000011000000000000000000000000000000
011000000000000000000000010001000000000010000000000000
000000000000000000000011010101100000000000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000001001111100011000000000000000
000000000000000000000000001011111000010100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000101000010001101011010100011110110000000
000000000000000000000011100011101110110011110010000001
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000100000000001101100111010011011100110000000000000000
000100000000000001100010001001101100111000000000000000
000000000000000000000010100101011011000011000001000001
000000000000000000000010100011001010000011010000000010
000000000000100001000111110011000000000010000000000000
000000000001000000000110111011000000000000000000000000
000001000000100001000111000111001110001111110001000000
000010000001011111000111000001101011000111110000000000
000000000001101011000111100111111010000100000000000100
000000000010011011000111011101111000001100000000000000
001000000000001001000111110101100000000001000000000000
000000000000000011100111101001100000000000000000000000
000000000000000001000111001001100000000000000001000000
000000000001010000000110001011100000000001000000000000
000100000000000000000000011011111000111001010000000000
000100000000000000000011111011011111110000000001000000
.logic_tile 3 15
000000100000001000000010010101000001000011100000000000
000000000000001111000011011011101010000011000000000000
000000100110000011100111010101101000000110100000000100
000001000000000111100111011111111100001111110000000000
001001001110000011100110011011111000001100000000000000
000000000010001111100011011011001011101100000000000000
001001000000001001000111001111001110110011110000000000
000000000000001101100100001011101010010010100000000000
000010100010101011100000001101000000000000110000000000
000010100001011001000011111001001100000000100000000000
000000000001011001000111011001100000000001000000000001
000010000010100001000010001001000000000000000000000000
000000000000001001100010010001001111000100000000000000
000010100000000001100011110101101100000000000000000000
000000000010000000010000001001000000000000000000000000
000000000000000000010000000101000000000001000000000000
.logic_tile 4 15
000000100000000111100111101001011000101100110000000000
000001000000001011100110011011011110001100100000000000
011000000000000000000111001001000000000010010000000000
000000000000000111000100000011101100000001010000000000
000001000000001001100000010101000000000001000000000000
000010100000001011000010101001001000000011000000000000
000000000010010111110110001011001110101010100000000000
000000000110001111000011000101001001000010010001000000
000000100000101111100010010101100001000000000000100000
000000000000010001000110001111101011000000010000000000
000000000010000111100111001111111101101011000100000000
000000000000000101100010001111101001011111000001000001
000110100000000111000111101011001011111111000101000100
000000000000000000110000000001111010111110000000000000
001000100000000000000111011011001011010011110100100000
000000000000000101000011101011101110010011100000000001
.logic_tile 5 15
000001000000100111000011011001111110001001000000000000
000000100111000101000010001001101011001010000000000000
011001000000000011100010011011111110000101000000000000
000011100000001101100110001011101001000110000000000000
000000000000011001100011000101000001000010010000000000
000000000001010001000011001011101110000001010000000000
000010101110000000010000001111000001000010010000000100
000000001110001101000010110001001110000001010000000000
000000000110001111000000010001000000000010010100100000
000000000001010011000011111001001000000001010000000010
000000000000000000000110000001100001000011000100000001
000000001000000001000010000011001011000011010010000010
000000000000001011000000001101101010111100010100000000
000100000001000011100010000011001100111100000000000001
000011000000001111100000000001101010111100010100100000
000010101001011111000000001111001110111100000000000000
.logic_tile 6 15
000000000000101001100111100101000000000010000000000100
000000001011001011000000001101100000000000000000000001
011011100100000111000011011111111100011000000000000000
000001100000000000100010000101001010010100000000000000
000000001100011111100111111011011100011000000000000000
000000000000101011000010001101111000010100000000000000
000000001110001000000111101011011101010100000000000100
000000000000000101000011101111011101011000000000000000
000000100001010000000011110001000000000010000000000010
000101000001001001010010000101000000000000000000000000
000000000000010000000010011111001100000010000000000000
000001000000000001000011101001011001000000000000100000
000000000000001001100000001001100000000010010000000000
000000000000001001000000001111001000000001010000000000
000101000001000101100110000001100001000010110100000000
000010000000000000100010010111101011000000110001000001
.logic_tile 7 15
000000001010101001100111101111000001000001010000000000
000000000001010111000100001011001011000010010000000010
011000000000111000000010001011111000010100000000000000
000000101110010001000111010011011001011000000000000000
000010101111010111100000010001011110101011000001000000
000001000000000000100011110001011101111111000001100000
000100000000100000000111010001101110101011000001000000
000100000111000000000111101101011101111111000000100000
000000000000010011100010001001101001001010000000000000
000000000000100000000111010111111001001001000000000000
000000100000000111000011001000000000000000000100000000
000000000000000111100111101101000000000010000010000000
000000000001001111100111000011000000000010010110000010
000010000000001011000100000111001010000001010000000000
001100000000000111100000011000000000000000000100000010
000000000000000000100011001011000000000010000000000000
.ramb_tile 8 15
000100001100000111000111010001101000000000
000100010000000000000111000000010000010000
011010000000010001000111000011101010000001
000011100000100000100000000000010000000000
000000000000001111100111000101001000000000
000000000000101101100100000000010000000000
000000001101000000000011101101101010000000
000000001110000000000100001001110000000001
000001000001000011100000000111101000000000
000010000000100000100011101001110000100000
000100000000001000000000001111001010000000
000100000000000011000000000111110000000000
000000000000000000000011100011001000000000
000000001101010000000100000101010000000000
110000000111010001000000010011001010000000
110000000000100001100011000001110000000000
.logic_tile 9 15
000000000100000111000111011011101010001010000000000000
000110100000001111000010110101101001001001000001000000
000000100001010101100010001011011001001001000000000000
000001000010000011000110010001111011001010000010000010
000000100001100111000010000101100000000010010000100000
000000000000110001000100000001001111000001010000000000
000011000001001111000011011001100000000010010001000000
000011000000000111100011000011001010000001010000000000
000000001001010000000000011001000000000010010010000000
000000000000100000000011101101101111000001010000000000
000000000000011111100110101101001000010100000000000000
000000000000001011100100000111111010011000000001000000
000000000000010000010111101001101010001001000000100000
000000000000100000000111101111101010001010000001000000
000110000000011000000111100011101110001001000000000000
000011001000100111000000001111011000001010000001000000
.logic_tile 10 15
000011101100100111100110000101111111001001000000000010
000001100000000000100000000011111111001010000000000000
011010000110001000000111010101111110001010110000000000
000000000110000111000111010001001010000110110001000000
000000000000001001000000011111000000000000000000000000
000000000000010111000010001101101010000000010000000001
001000100000100001000111010111011001000100000000000000
000010100001000000100110001011101001000000000000000000
000010000000101000000111100000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011001010000011000000000000000000000000000000000000
000000001010000000000011101000000000000000000110000000
000000000000000000000010001001000000000010000000000000
000000000000010011100111110011100000000000110100000001
000000000110000000110011001001001011000001110001000010
.logic_tile 11 15
000001000000001000000010000111101101101011000000000100
000010101100000111000100000101001111111111000000000000
011000000000010111100111001001000001000001010000000010
010000001110101001000010011111001010000010010001000000
110000000000010111100011001101000001000001010000000110
110000000000100001100111000111101000000010010000000000
000001000000000111100111110011011011000100000000000000
000011000100001001000010110111111100000000000000000000
000000000001010011100000010001011011010100000000000000
000000000110100001100011000011111010011000000000000000
000001000110010111000000000001100001000010100000000000
000010001010100000110000000101101000000001100000000000
000010000000000000000111000001100001000010100000000000
000001000000001001000100001101101010000001100000000000
000100000000001001100110010000000000000000000100000000
000000000000000001000010001001000000000010000000000000
.logic_tile 12 15
000000000001000111000111101001000000000010000001000000
000000001000001001000100001011000000000011000000000000
011000000000011001100000011101011001000100000000000100
000001000000010001000011001111001100000000000000000001
110000000001001001010110011101100000000000010001000000
000000001010001011000010000101001010000000000000000000
000110000001101001100000000001101110000000000000000000
000000000000010001000000000111101101100000000000000000
000000000000000000000111011111001010000010000000000000
000000000000000000000011100111101101000000000000000000
000000000100000001000000000111101011000100000000000000
000000001010000000000010011001111110000000000000000000
000001001100000111000010000001100000000001000100000000
000010000000001001100010010001000000000000000001000000
000000000000001111000010001111000000000000100100000000
000000000110001011000110001111101011000000000011000000
.logic_tile 13 15
000000100000000011100000000011011110000110100000000010
000010001110001011000000001111111110001111110000000000
011000100000000000010110001001011111000100000000000000
000001000000101111000000001001001011000000000000000000
110010000000000001100000001011000000000000010001000000
000000000000000000000011000001001010000000000000000000
000000001110000000000000011011101100001010000001000000
000000000000000000000010001011101011001001000000000000
000000000000001001100011011000000000000000000100100000
000000000000001111100011101111000000000010000000000000
000000000001010000000010000000000000000000000100000000
000001000001110000000110010001000000000010000000000000
000000000000100111000111100000000000000000000100000000
000000000000010000000110011011000000000010000000000000
000010000000000001100010110000000000000000000100000000
000001000000000000000111111111000000000010000000000000
.logic_tile 14 15
000000000000100011100010001111101110101000000000000000
000000101010001001110000001111111100100100000000100000
011010000000000111100110000111000000000001010000000000
000000000000000000100011100001001001000010010000000100
110000100001110011100000000101111111000011110000100000
110000000000000000000000000101101011000011100000000000
001010100000000000000110000011100000000001010000000010
000011101100000000010010010011001001000010010000000000
000000000000010001000000000011011011000110100010000000
000000000000001001000000000001011001001111110000000000
000001000011011011000000001001000001000010000000000000
000000100000101011100000000001001100000011000000100000
000100000000000011100111111111101000101000000000000010
000000000000000000110011101111111100100100000000000000
010000000000001000000011001101000000000001000100100010
000000000001010101000110001001000000000000000000000010
.logic_tile 15 15
000000000000000111100011101001001100101000000000000001
000000000001010000000010110001011100100100000000000000
011100000001010001000110001101100000000001010000000100
000100000001111101100000000011001101000010010000000000
110001000000001111000000001001100000000001010000000001
110000000000001111000000001011001110000010010000000000
001000000111010101000110000011001000101000000001000000
000000000000100000100000001001111101100100000010000000
000100000000001000000111001001011100101000000000000000
000000001010001011000011000001011100100100000000000000
000000001000100111000111110101011110101000000010000000
000010000000010000100111010101011110100100000000000000
000000000000001011100111101111111111000011110000000100
000000000001001011000000000111101011000011100000000000
010000001010001011000111111111100000000001000100000100
000000000000010101100111001001000000000000000010000000
.logic_tile 16 15
000000000000000111100111100001001110001010000010000000
000000000000000000100000001011001011001001000000000000
011100000111001011100000011011011001000011110000000000
000100001101100011000011011101011111000011100001000000
110100000000000000000110101001000001000001010001000000
000000001110000000000011011111101110000010010000000000
000001000000010111100010011101111001101000000000000100
000010100000101011000011101011001100100100000000000000
000000000000000011100000000101011001101000000000000000
000100000000000111100010010111101011100100000000000000
000010000000000001000010100111011111101000000000000010
000001000000000001100110000011101100100100000000000000
000000000000000011100111101101100001000000000100000000
000010001101011111100110000011001101000000010001000100
001000000000100001000011010011100001000000000100000010
000000000001000000000111011111001010000000010000000000
.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000001000000110100101101011101011000000000010
000000000000001111000100001101001101111111000000000000
010000000000000001000010010001101110001010000000000000
110000000010000000000110001011111001001001000000000000
000000000010101001100000001111000000000010100000000000
000000000001011011000000000101001111000001100000000000
000010101110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100010100001000110001111001000010100000000000000
000000000000000000000000000101011111011000000000000000
000000100000000001000110010101000001000001010001000010
000000000000000000000011111111101000000010010000000000
000000000001000000010000001000000000000000000100000000
000000000000100000000000000011000000000010000000000000
.logic_tile 18 15
000000000000000111000111110001011101011000000000000000
000000001010100000100011111001101000101000000000000000
011000000000000000000111111011011101101011110000000000
000000000000000111000011101001111100100111110000000000
000000000000001001100011010111000001000001100000100000
000000000000000001000111111101101000000001010000000000
000000000010000011000000000101100001000000000000100000
000000000000000001010011100101001111000000010000000000
000000000000001000000000011111000001000010100000000000
000010000000001101000010001001101000000001100000000000
000000001100010001000000010101000001000010100000000000
000000000000000000100010111101101011000010010000000100
000001000000000000000000000101100000000010000100000000
000010000000000000000010100101000000000011000001000000
000000000000100000000000010011000000000011000100100000
000000100001110000000010110001000000000010000000000000
.logic_tile 19 15
000000000010000000000110000001000000000001000000000100
000000000010000000010010010011100000000000000000000000
000001001100010101010110000101000001000011000000000000
000000000000000000100000001011101101000010000000000000
000000000000000101000110001001001101101011000000000000
000000000000000000100000001111111011111111000000000000
000000001000010001100110000111100000000000000000000000
000000000000000000000000000111000000000001000000000000
000000101100000000000011001001100000000001010000000000
000001000000001111000011000101001101000001100000000000
000010001100100001100011101101000000000001010000000000
000001000001010000000100001001001101000001100000000000
000000000000000001100000010011100000000010100000100000
000000000100000001000011100111001101000010010000000000
000000000001000001000011100001000000000010100000000000
000000001010000000100100001111101110000001100000000000
.logic_tile 20 15
000000000000000000000010011001100001000001100000000100
000000000000000000000111111001101110000001010000000000
000001001010000111100110010001100001000010100000000000
000000000000000000000010001111101100000010010000000000
000001000000000101000000011001000001000001100000000000
000000100000000000100010101101101110000001010000000100
000000101110101000010010100011000001000001100000000001
000001000000010001000100001101001000000001010000000000
000000000110001000000011110001100001000010100000000000
000000000111010011000011111111101110000001100000000000
000010100000000001000000001111011100011000000010000000
000001100110000000100011110101011101010100000000000000
000000001110000001100010110101000000000001010000000000
000000000000000000000011111011101001000001100000000000
000100101110000001000000001101000001000001010000000000
000001000000100000100010111111001000000001100000000000
.logic_tile 21 15
000000000000001011000111110001000000000001010000000000
000000000000000001000011110101101110000001100001000000
011000000000011111100000010001001111010100000000000100
000000100001011101110011100001011101011000000000000000
010000000000000101010111111101101101010100000000000000
010000000000001111000011100001111111011000000001000000
000001000100001000000000001011001110110000000000000000
000010100000000001000010100101001100110001010010000000
000000000000000011100111101001101010101000000000000000
000000000000001001000111101001001101100100000000000000
000000000000000011100010010101001111110110110000100000
000000000000000001000111001101101101110101110000000000
000000000000000001000111101011111111101001010100100000
000000000000000111000100001111001101101010010000000010
000000000010100001000010010011111111101001010110000000
000000000000001001100111000111001111101010010000000000
.logic_tile 22 15
000010100000000101000010111001011101101100010000000000
000001000000000111100110000001011110101100100000000000
000000100000001000000000010101011010110000000001000000
000001000100000001000010000111101100110001010000000000
000100000000000101000110000101111101001001000000000000
000100000000001101100010000101011110000101000000000000
000010000000001111000000000001101110111001110000000000
000100000000000001000000001001001111111010110000000000
000000000000001101100000010111100001000010100000000000
000000000000000001000011101011001100000001100000000000
000000000001000101100010000001011011110001010000000000
000000000000101001000000000101101100110011110000000010
000000000000000001000000011101000000000010000000000000
000000000000000101000011110011101000000011000000000000
000100000000000111100000000001101100000110110000000000
000000000000010001000000001001101111001010110000000000
.logic_tile 23 15
000000000000001101000111110101011111110001010001000000
000000001100000011100110001101111000110011110000000000
011001000000011111100010101101000000000001010000000000
000000000110001111000100000001001010000001100001000000
000000001110001101000110000101100001000001010000000000
000000000000000011100010111111001011000001100000000000
000000001101000000000111000001000000000001000000000000
000100100000001101000110010001000000000000000000000000
000010000000000000000000000001011101101110110000000000
000000000000000000000000000111111110011110110000000100
001000000001000000000110000001000000000001010000000000
000001000000000000000000000111101010000001100000000000
000000000000001111100110100001100000000001010000000000
000000000000000101000000001001101000000001100000000000
000110000001010101100000001000000000000000000100000000
000001000000000000000010001101000000000010000000000000
.logic_tile 24 15
000000000000001111100110011101000001000001010000000000
000000000000000011100010000101101011000001100000000000
011001001000100001000000010111101101101000000001000000
000000000000010111100011011011101010100100000000000000
000000000000000000000000010001100001000010100000000000
000000000010000000000010000001001001000001100000000000
000000000000101101000011110011100001000010100000000000
000000000001000011000011010001101011000001100000000000
000000000000001000010011010001000001000001010010000000
000000000000001011000111111001101011000001100000000000
000000100000000000000000011000000000000000000100000000
000010000000000000000011011111000000000010001001000000
000000001110000000000000010111000000000011000100000000
000000000000000000000011001011100000000010001001000000
010000100000000000000011100000000000000000000000000000
010001000000000000010011110000000000000000000000000000
.ramb_tile 25 15
000000000000000111000011101000000000000000
000000010000000111000000000111000000000000
011010100000000000000000000000000000000000
000010000000000000000000000001000000000000
000000000000000000000000011000000000000000
000000000000001001010011011011000000000000
000010000001000000000000001000000000000000
000001000000100000000011011101000000000000
000000000000000000000000000101000000000000
000000000000000000000000000111100000000100
000000000000011000000000000000000000000000
000000000000001011010010001111001010000000
000000000000000001000111010000000000000000
000000000100000000000011010001001111000000
110100000000000011000000010000000001000000
010100000000010000100011001001001111000000
.logic_tile 26 15
000000000001110000000110000001111010001111110000000000
000000000001100001000010000111001000001110100000000000
011100000000010011100010001011011110101000000000000000
000000000000000111100111001011111101100100000000000000
010000000000000001100111000101001010000010000000000000
010000000000000001000110111011101010000011000000000000
000000000000000000000000001011101111001111110000000000
000000001100000001000010010101101110001110100000000000
000010100000010000000111110001101111000100000000000100
000001000000100000000011001101111001001100000000000000
000001000000001001000110101111000000000011010101000100
000000100000001111100110010011001110000011000000000000
001000000001101011000000011000000000000000000100000100
000000000001000001000010000001000000000010000000000001
000001000000000000000011001011100000000011010100000000
000000000000001001000000001101001001000011000010000001
.logic_tile 27 15
000000000000000111100110011101100000000010010000000000
000001000000001111100010001101101000000010100000000000
011000000000000111000000010011100000000010000000000000
000000000001010000000011110001101001000011000000000000
010000000000001000000010001011011111101000000000000000
110000000000000001000000001101001111100100000000000000
000000100000001001100110010001111100101000000000000000
000001000000000001000010001111101101100100000000000000
000010000000000111000010001011111001101000000000000000
000000000000000000000010111101101111100100000000000000
000000000000001001000110101011011111000110100000000000
000000000010000011100011001011101111001111110000000000
000000000000000001000000000101100001000000100000000000
000000000000000000100010011001001010000000000000000000
000010100000001001000111100111000001000001010100000000
000010000000000011000111000101001100000010010000000001
.logic_tile 28 15
000001000000000111000110011011011111000000000000000000
000000100000000111000010000101001001100000000000000000
011000001110000111100011100001100000000010000000000000
000000000000000111000011110001001001000011000000000000
010010100000001001100111001011001011000000000000000000
110000000000000001000011100101011001100000000000000000
000000001110001111100110001011011011110000000000000000
000000000010000001000011111101011000111000000000000000
000000000000000011100000001111011111110000000000000000
000010100000000101100000001001001010111000000000000000
000000000000000001100110101001100001000010000000000000
000000000000000000000100001001001010000011000000000000
000000000000000000000000000011111100110011110110000000
000000000000000101000000001001011000110010100000000000
000000100000100000000110110101011111110011110110000000
000000000000001111000111110101011111110010100000000000
.logic_tile 29 15
000000000010000000000111100011100000000000001000000000
000000000000000111000010110000001100000000000000001000
011010000000001000000000000011101001111100001001000000
000001000000000001000000000000101101111100000000000000
010000000000000000000000000001001001111100001000000000
010000000000000000000011000000101111111100000000000100
000000000000000000000000000001001000000011110000000010
000000000000000000000000000000000000111100000000000000
000000000000000011100011100111101010000011110000000000
000000000000000111100000000000110000111100000000000000
000010100000000011000011110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000100000000110001111101100010100000000000011
000000000000000000000100000001101111100100000000000000
000000000000000000000011110000000000000000000110000000
000000000000000000000011011011000000000010000000000000
.logic_tile 30 15
000000000000000000000000000101100001000000001000000000
000000000000000000000010010000101000000000000000001000
000000000000001000000000000001001000000011110000000010
000000000000000111000010000000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011110111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010101011111001111000000000000100
100000000010000011000000001011011100111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 15
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
000001000000000001000011100000000000000000001000000000
000010100000000001000100000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000010000000001001100000000000000000000000001000000000
000000000000001001100000000000001010000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000101000010010000001111000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
.logic_tile 32 15
000000000000000111000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000001000
000000000000000000
000000000001100000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000010100010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000001000000110000011100000000000000000000000
000000000000000001000010101001000000000001000000000000
011000000000001111000000001111000001000011000000000000
000000000000000001100000000111101111000010000000000000
000000100000000001100010011001000001000000110000000000
000010101010100000000010000001101101000000100000000000
000100000000000101000000010101100000000010000000000000
000000000110000000000010001011000000000000000000000000
000000000010000101100011000111100001000000110000000000
000000000100000000000000001101101100000000100000000000
000000000000000111100000001001011100101100000000000000
000000000000000011100011111101011001111100000000000000
000000000000000000000010000011000001000000110000000000
000000000010000000000000001101001100000000100000000000
000100000000001011100000000111101011111100110100100100
000100000000000101000011011101001000111100100000000001
.logic_tile 3 16
000000000000001001000111011101111110111100000000000000
000001000000001111100011110111101110011100000000000000
011001000000000001100010100111100000000010010000000000
000000100000000111000011101111101101000001010001000001
000100000000001001000000000001011001111100100000000000
000000000000001111000000000001001000111100110000000000
000000000000100111000010111011100000000001000010000000
000000000001000000100010000011000000000000000000000010
000001000001000000000011110001100000000001000000000010
000000100000000000000010000101100000000000000000000010
000000000000101011100110001101100000000010010000000000
000000001100000101100000001011001101000001010000000000
000000000000001101100000001001011000011110000000000000
000100000000000001100011101101101001011101000000000000
001000000000001001100010000001101100110011110111000000
000000000000000101100000000101111110110111110000000010
.logic_tile 4 16
000010100000001011100110100011000001000001000000000000
000001000000000001000011011001001010000011000000000000
011000000010000001000110011111100000000010010000100000
000000001000000000100011101101001110000001010000000000
000000000100000111110111101101100001000000010000000000
000000000000000000000100000011001001000000000000000000
000000000000001001100000001001000000000010010000000000
000000000000001011000010011001101110000001010000000000
000100000000000111000010111001000000000001000000000000
000100000000000000000110000011000000000000000000000010
000000000110001000000000000101000001000000000000000000
000110000000000101000000000111101001000000010000000000
000000000001000000000110000001101000111110110100100000
000000000000100001000000000101011101111100110001000000
000000000000001101000000000001001111010011110110000001
000000001100000101000000001011011110010011100000000000
.logic_tile 5 16
000001000000000111000010000111000001000010010000000000
000010000100100000000011010111001110000001010000000000
011010000000000000000111001111000000000010000010000000
000000000000001001000011010111100000000000000000000000
010001000111010111100111001011000001000010010010000000
010010000000110000100100001101101110000001010000000000
000000000000001011100011000101000000000000000000000100
000000000000001011000100001001100000000001000000000000
000000000000001000000010100011100001000000010010000100
000010000110000001010000000101101000000000110001000000
000000000000000011100110010111000001000001110000100000
000000000000000000010011110001101001000000110000000000
000001000000000111000010100011100001000001000000000000
000010000000000101000100000011001101000011000000000000
011000000000101001010000001001100000000010000101000000
110000000001001011100000000101100000000000000000000000
.logic_tile 6 16
000001000000101000000110111011100001000010100000000000
000010000001010001000110000001101110000001100000000000
000001001110001001100010101101100001000010100000000000
000010000000001111000100001101001100000001100000000000
000001000000010001100110101011111111010100000000000000
000010000000110000000111000001111110011000000000000000
000000000000000111100000001101001111010100110000000000
000100000000000000100011100001111001000000110001000100
000000000000000000000000010101000000000001010000000010
000000000000000000000011110001101101000010010001000000
000000100000000011100010001101111101010100000000000000
000100001010000000100011101101011100011000000000000000
000001000000010000000010000001000000000001010000000010
000010000001110000000011010101101101000010010000000010
000001000000000011100000000001001110101011000000100010
000000100000000000100011101101111111111111000000000000
.logic_tile 7 16
000000000011010001000111101001101100001001000000000000
000000001110100000100100001101101110001010000000000100
011000000000000001000010110011000000000001000000000000
000000000000000000000010011011000000000000000001100000
110010100000000011000000011101001100001001000001000000
010010101110100000100011111001101110001010000000000000
000010101010000000000110000101011101000110100000000000
000000000000000000000110001001011111001111110010000000
110000100000001011000111111001000000000000000000000110
100000000000000011000011001111000000000001000000000000
000000000010000000000011101011100000000010000010000000
000000000001010001000110010001000000000011000000000010
000001000000000111000110100101101100001001000000000000
000010100000010000000000001111101110001010000010000000
010000100011000000000111101000000000000000000100000000
000000000000100000000011111011000000000010000001000000
.ramt_tile 8 16
001100000000000001010111000001011010000000
000100001110000111100000000000110000000001
011010000000000000000000010101011000000000
010000000000100000000011010000010000000000
110000001001111101100010000101011010000010
010000000001101011100000000000010000000000
000000000000000001000010010101011000000000
000000000000000000100011010111110000000000
000110000100000001000000001011011010001000
000100000000000000100011111101010000000000
000000000000001000000000001001011000000010
000000000000000111000000001111010000000000
000000000000001000000000001111111010000000
000000000000001011000000001111010000001000
010000000000001000000010010011111000000000
110000001010000011000011000001010000000000
.logic_tile 9 16
000001000000000111000000001101111101001001000000000001
000010100000001111000000001101001111001010000001000000
011000001000000000000110010001101111001001000000000000
000001001010001001000010001111111101001010000010000001
000000000001000101100111010001111101001001000000000010
000000101101110000000110110101101111001010000000000010
000000000001001000000110101101011000000100000000000000
000000000000000001000000000111101110000000000000000001
000000100000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000100
000000000110100001000111010000000000000000000100000000
000000000011000000000111010001000000000010000001000010
000000001001010000000010011000000000000000000100000000
000000000001100111000010011011000000000010000000100000
000000000000101000010111000000000000000000000100000010
000000000011001111000100001101000000000010000000000000
.logic_tile 10 16
000001000000010001100111101001000000000001000000000000
000100101101010000000000000001000000000000000000000100
011000000000001011000011100111011010000100000000000000
000000000000001011100011000011001101000000000000000000
010000100000000000000110100001111111110110000001000100
110000000010000000000100000111101101110101000000000000
000010000110000011000000010000000000000000000000000000
000001000110100000100010000000000000000000000000000000
001001000110000111100111011101100000000001000000000000
000000100101010000100011010001100000000000000000100000
000011100000011111000000010111011111001010000000100000
000010101010001111100011101001101111001001000000000000
000000000000000001000110101111011000000010000000000000
000000000001010000100110011001101101000000000000000000
110110000000001011100000011000000000000000000110000000
010100001110100101100011010011000000000010000000000000
.logic_tile 11 16
000001000000000001000011000011111011101011000000000110
000010101101010000100100000101001011111111000000000000
011001000000000111100000000011011111010100000000000000
000000101100000111100000000011111110011000000000000000
110000000000000001100011000111101111010100000000000000
110000000000000000010100000011101100011000000000000000
000010000000010111100110010111111001010100110001000001
000000000000000111100010001111001011000000110000000000
001000000000000111000000001001011110101100100000000000
000000001100001001000010010101101110101100010000000000
000000001110011001100000001101011100001010000000000000
000100000000101011000011100001101110001001000000000000
000000000000000001000111011000000000000000000100000000
000001000001001001000110001011000000000010000000000000
000000000001001111000111000000000000000000000100000000
000000001100101011010111100001000000000010000000000000
.logic_tile 12 16
000000000001000011100011110011111011000110100000000000
000000000000001101000111000011111100001111110000000010
011000000000000111100111010101000000000010000000000000
000000000000100001100011111001100000000011000001100000
010100001111000000000111000001000000000010000000000000
010100000000100000000000000001000000000011000001000000
110000000000000000000000011001101111000011110000000100
100000001110000000000011111001111110000011100000000000
000000000110000111100011100001111010000110100000000001
000000001100000001000000000011011110001111110000000000
000000000001010011000011110001111111000011110000000001
000001000000100111000111111011101100000011100000000000
000000000110000001000111001011000001000011110001000000
000000000000001111010000001011001000000011100000000000
000000000000001001000000000000000000000000000100000000
000000000000001011100000000111000000000010000000100000
.logic_tile 13 16
000001100000000111100011100101111100000110100010000000
000110000000001001100100001111111010001111110000000000
000000000000000011100110011111000000000010000001000000
000000001100101001100011011001000000000011000000000000
000000100000001111100000000001001010000110100001000000
000011101110101011000011101111011010001111110000000000
000100001001011001000011111111111001000011110001000000
000001000000101011000011111111011100000011100000000000
000000000000100111000111101011011001001010000000100000
000000000110010000000000000001001101001001000000000000
000010101100011011000011100101111110000110100000000000
000000000000001101000110010101101110001111110000000100
000001000001001001000010001101101100000110100000000001
000010000000001111000100000011011000001111110000000000
000110000000001111010000000111111011000011110000000000
000001001000001011100010111001001110000011100000000000
.logic_tile 14 16
000000100000001000000000001111100001000001010000000010
000001000001001011000010001101101101000010010000000000
011100000100011001000110001011000001000000000000000010
000100000000001111100011110011001000000000010000000000
110000000110000001000000001111100001000001010000100000
110000000000001111000000001001001101000010010000000000
000000000111011001000111000001011011000110100000000000
000000001110011111100000001011001010001111110000000000
000000000000001000000011100101011001000110100000000000
000000000000001111000011101011011000001111110010000000
000000000000000001000010100111101001000110100000100000
000001001010000000100110001011011010001111110000000000
000000000001100111000111100011100001000001010000000000
000100000000100000100100000101101101000010010000000001
011000000000001111100000001111000000000001000100000000
000000001110000101000010111001000000000000000000100000
.logic_tile 15 16
000000001010100000000111100001000001000000000000100000
000000000000011111000011110011101011000000010000000000
011000000000001101000111101001011110000110100000000001
000000001100001111100000001001001100001111110000000000
000010100000000111100110110101000000000001000000000000
000001000000001011000010111011101010000011000000000000
000100000001110111100110111001011111000011110000000000
000000000010010000100011111101111100000011100001000000
000000000000000111100011111111101110110011110100000000
000000000110001011000011110011101111110111110000000000
000001000011110001000011000001101010110011110100000010
000010000000110001100110101111011101110111110000000000
000000001011001011100011001011100001000011010100000000
000000000001001111000010001011101010000011111000000110
010100000100000011000010011111000000000011010100000010
000010101110000000100010110001001010000011110000000000
.logic_tile 16 16
000000000001011011100011101111001101001001010000000000
000000000000001101000000000001001111001111110000000000
011000000110000000000010000011001101010100000000000000
000000000000001011000111010101101101011000000000000000
000100001010001001100110011001011011000110100000000000
000000000000000001000010000111011100001111110000000000
000010100000000000000111101011001101010100000000000000
000001000110001111000110010111101101011000000000000000
000000000000000011100000000001100001000011010100000010
000000000000000101000010011101101011000011110000000000
000000000000101101100110101111000000000011010100000000
000000000001011111000000001111101001000011110000100000
000000000010100000000011000101100001000011010100000100
000000000000000001000000000101001001000011110000000000
010010100000101001000011111001000000000011010100000000
000011100000000101000110100011001011000011110000100001
.logic_tile 17 16
001000000001010001100111000101100000000000000000000100
000000000000100001000110011011100000000001000000000000
000000001011000000000011001001001001001001010000000000
000001000000000011000110011001011100001111110000000000
000000000000100011100111001011001100001001010001000000
000000000001001101100100001101101100001111110000000000
000000001010101111110011011101000000000000000001000000
000000000001010001000110110101100000000001000000000000
001000000000001001000011111011011001010100100000000000
000000001100001111100010110101011001111100110000000000
000010000010000001000110010011111101010100000000000000
000011001110000001000011100001101101011000000000000000
000000000000000000000000011111001011010100000000000000
000000001100000000000011010001101111011000000000000000
000000000000000000000110000101000000000010000000000010
000000001101010000000000001001000000000000000010000000
.logic_tile 18 16
000010100000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011110000110001000000110000000000000000000000000000000
000111100100001111000011110000000000000000000000000000
000001000000000000000000000101100000000001000000000000
000000100100000000000000000001000000000011000000100001
001001000000001000000000000000000000000000000000000000
000100100000010001000000000000000000000000000000000000
001000000000100000000000001001100000000001000000000000
000000000001010000000000001111100000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000010000000100000
000000000001010000010000001001000000000000000000000000
010001000101000000000010101000000000000000000100000000
010010100000100000000000000101000000000010001000000000
.logic_tile 19 16
000001001100001000000110001111100001000010100000000000
000000000000000001000010001011101000000001100000000010
011001000000000111000000000001000001000010100000000000
000000000010001001100000001111101011000001100000000000
000000000000101001100000001011100000000001010000000000
000000000001010111000000000101001110000001100000000000
000001001110100001100000000111000001000010100000000000
000010000000000000000010000101101011000001100000000000
000000000100000000010000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000101100000000001000001000001010000000000
000000000001000000000011111001001000000001100000000000
000001000000000011000011100001000000000001010000000000
000010100000001001000110000101101100000001100000000010
000001000001010000000000000000000000000000000100000000
000000100000000000000010000111000000000010000000100000
.logic_tile 20 16
000000000000001011100110001011100001000010100000000000
000000000000000001000010110001101100000001100000000000
000001001000011000010111110001000001000001010000000000
000010100000000111000010000001001001000001100000000000
000000000000001001100000001111000000000010100000000001
000001000000000001000000000111101100000001100000000000
000000000000000001100000011001000001000001010001000000
000000000000000000000010001101101001000001100000000000
000001000100001011000111100001000000000001010000000000
000000100000001111000000000101101100000001100000000010
000000000000000000000011100001100001000001010000000000
000000000000000011000110000101101001000001100000000000
000010000001011000000000001011000001000010100000000000
000000000101101111000010101011101100000001100000000000
000010100000000101100000000101100000000001010000000000
000001001010000000000000000011001110000010010000000010
.logic_tile 21 16
000000000000001001100000001001100000000001010000100000
000000000000000111000011010001001000000001100000000000
011100000000000101000000001111111100001001000000000000
000000000000001101100010010111001010000101000000000000
010000000010001011000010001011101010110011110000000001
110100000000100111100100000111001001110010100000000000
000001000000000101000000001101000000000001010000000000
000000000100001101100010100101001010000010010000000000
000000000000100000000000001001001110110001010000100000
000000100000110000000000001011001111110011110000000000
000000000000100111000000011001100001000001010000100000
000000000001001111100010000111101100000010010000000000
000000000001011000000110001101000000000001000000000000
000000000000101011000000000101000000000000000000000000
010000000010001101100000001000000000000000000100000000
000000000000000101000000001101000000000010000000000000
.logic_tile 22 16
001000000000100001010000011111000000000001000000000000
000000000000001111100011011111000000000000000000000000
011000000000001001100000000001000001000010100000000000
000000100000000001000000000001001111000001100000000000
010101000000000000000110101001101110010100000000000000
110100000000000000000100000001001100100100000000000010
000000000011010000000110100001000001000010100000000000
000000000000000000000000001011101111000001100000000000
000001000100001000000111000011100001000010100000000000
000010000001001111000110010001001101000001100000000000
000001000100011011100000001011000001000010100000000000
000000100000100011110011110111101111000001100000000000
000000000000000000000000001000000000000000000100000000
000000000001001001000000001101000000000010000000000000
110010000100001000000110100000000000000000000000000000
010000000000001111000011110000000000000000000000000000
.logic_tile 23 16
000000000000000101100111101001001111010100000000000000
000000000000001001000110011001001000100100000000000000
000000000000101001100000011101100000000001010000000000
000000001110000011000010000101001010000001100000000000
000010100000001000000011101001001011001001000000000000
000000001100000111000000001001001100000101000000000000
000010001010001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001100000000111100001000000000010100000000000
000000001110010000000100001001101111000001100000000000
000000000000111111000000001101000000000010100000000000
000100001001111011010000000011101101000001100000000000
000010000100100000000111100111100000000010100000000000
000011000000100111000100000001101111000001100000000000
000110100000000000000000011001100000000001010000000000
000000000000000000000011000001101010000001100000000000
.logic_tile 24 16
000010100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
011010001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000010000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000010001010000000010000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
.ramt_tile 25 16
000011110100000001000011101000000000000000
000011110000000000000000000101000000000000
011000010001000000000011111000000000000000
000000010000100000000011010101000000000000
110000000110100000000010000000000000000000
110000000101010000000000001101000000000000
000000000001011111000000011000000000000000
000000000000100011100011001011000000000000
000010000000010000000000010001000000000000
000000000000100000000011111011000000000000
000000000000001001000010011000000001000000
000000000000000011000110111001001100000000
000000000000000000000111101000000001000000
000000000000000000000000001011001001000000
110000100000000000000000001000000000000000
010000001100000000000000001101001001000000
.logic_tile 26 16
000000001100000111100111110111000000000010000000000000
000000001110001001100010000011101010000011000000000000
011100000001010001000000001011001111101000000000000000
000010000100001001100000000101101000100100000000000000
010010001100001001100011001001000000000001000001000000
110000000000000001000000001111100000000000000000000001
000000000000000001100000010101111101110010100010000000
000000001010001001000010000101011010110011110000000000
000000000000001111000111001011000000000011000000100100
000000000000001011000111110111101111000001000000000000
000000000000001000000000000001000001000010000000000000
000000000000100011000010010011101011000011000000000000
000001000000010001000111001011011110101000000000000000
000010100001110000000010000001001000100100000000000000
110000000001000001000111100000000000000000000100000000
010000000000000011100100000001000000000010000000000000
.logic_tile 27 16
000001001101010101000111011001001110110011000000000000
000011000000000000000110000111111101010010000000000000
011010001011001001100010000001011101110010100000000000
000000000000100001000110010001111001110011110001000000
110010000110001001000110010101000001000010000000000000
110000000001011011000010100101101000000011000000000000
000000000000000000000010000000000001001100110000000000
000000000000000000010110010000001111110011000000000001
000000000001000111000111111011001010101000000000000000
000000001110101111100111111101101110100100000000000000
000000000011010000000110010111111001011001010100100000
000000001010100000000011010011111000011010100000100000
000000000001000001000010000111100001000001010100000001
000010000000000000100011101101001001000001100000000000
000010000000000001000110011011000001000001100100000000
000000000000001011000010001011001011000001010010000000
.logic_tile 28 16
000000000001011111100110000011111111000100000000000000
000000001010001111000011101101011100000000000001000000
000000000000010011100000000111001101101111110000000000
000010100000000000100000000111111110111111110000000010
000000000001011111100110000101111001110011110000000001
000000001100101111000000000111101111010010100000000000
000000000000001000000110011001001011010000000000000000
000000000100000001000011100111001111000000000000000000
000000000001010001100000001001001010000000000000000000
000000001010100000000010000011001101100000000000000010
000000000000000001000010001101100001000001010000000100
000010000000001011100000001011101010000001100000000000
000000000110001001000010000111101000000010110000000010
000001000100000011000100001111011001000000110000000000
000000000000000000000111010111001100010000000000000000
000000000000001011000111101001111100000000000000100000
.logic_tile 29 16
000000000000000001000111001111100000000011000000000001
000000000000000001000110011011001110000010000000000000
011000000000001001100111101101000000000000100000000000
000000000000000001000111101011001010000000110001100000
010100000001001011100000000001000000000000000000000000
010100000000100101100000000011000000000001000000000000
000010000000000001000010100111111001110000000000000000
000011000000000000100011101001101000000000000000000001
000000000000000000000010000101111101110011000000000000
000000000000001001000100000001101100010010000000000000
000000000000001101000111011101100000000011000010000000
000000000110001111000011111001100000000000000000000000
000100000001010111100000001000000000000010000001000000
000100000100101001000000000101000000000000000000000000
000000000000000000000010100001100000000001010110000000
000000000000001111000000000111101101000001100000000000
.logic_tile 30 16
000000000001010001000010010011100001000000000000000000
000000000000101001100011000001101011000000010000000000
011000000000000001110111000111011101001111110000000000
000000001000001011000100001101101010001110100000000000
010000000000000001100000011001000000000000000000000000
010000000000000000000010000001000000000001000000000000
000000000001011000000110011001100001000000100000000000
000000000000000001000010001001001000000000110000000000
000000000000001000000110010001100000000000000000000000
000000000000000001000010000001100000000001000000000000
000000000001000001000010000011101101000011100000000000
000000000000000001100010001001101010000011000000000000
000010000000000001000110100011011010111110000110000110
000001000000000000100100001011111110110110000000000000
000000100000000000000000000101011011111110000100000010
000100000000000000000000001101011100110110000010100001
.logic_tile 31 16
000000000000000011100000010000000000000000001000000000
000000000000000000100011010000001011000000000000010000
000000000001001101100000000000000000000000001000000000
000000000000001101100000000000001010000000000000000000
000000000110000000000111100000000000000000001000000000
000000000000000011000000000000001111000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000001000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 32 16
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.io_tile 33 16
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000000000000000001000011000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
011000000000000001000011100000000000000000000000000000
000000101100000000000100000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100101100000000001000001000100
000000000000000000100100001001000000000000000000000010
110000000000000000000000001001100000000000000000000100
100000000010000000000000001111100000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000001000000000001000010000000
000001000000000000000000000001000000000000000000000110
000000000000000000000110001101100000000001000100000000
000000000000000000000000000001100000000000000000000000
.logic_tile 4 17
000010000000000001100000011001111000001100000000000000
000000000000000000000010001011101110001101010000000000
011000001110001111110110001101000000000000000000000000
010000000000000011000000000101000000000001000000000010
000101000000000111000000000111000000000000000000000000
000110000000000000010000001111000000000001000010000000
000000000000001111100110010001100001000000100000000000
000000000000000001000010100011001000000000000000000101
001100000000001111100000001001100001000000010000000000
000100000000000001000000001101001000000000110000000100
000000000000000000000000001101101001000001000000000000
000000000000001001000010111001011111000011000000000001
000001000000000111100010100001000001000000100000000000
000000000010001101010000000011001100000000110000000000
010000000001000000000000001111000000000001000100000000
000000000000100000000010111101100000000000000000000000
.logic_tile 5 17
000000000000000111100011100001101101110110000010000000
000000000000001001100011001011001011110101000000000010
011000001000001111100110010001101101101100100000000000
000000000000000101000011011001101010101100010000000000
010000000001010011000111011101101010001010000000000000
010000001100101001000010001111101000001001000000000000
000000000001001000000111110001100000000000010001000000
000000001100000111000111010111001000000000110000000000
000000000000000001100010010001101100010100000000000000
000000000000001001000111011011011100011000000000000000
000000000000001000000000010011101011101011000010000010
000000000000000001000011101101001001111111000000000000
000001000000000000000000000111000001000000010001000000
000000001000001111000000001101001101000000000000000000
000000001011100000000111001000000000000000000100000000
000000000001100000000000000001000000000010000000000000
.logic_tile 6 17
000001000000001001100111110011100000000001010000000000
000010100000001111000111110001001101000010010000100001
011100000010011111100111001001100000000010100000000000
010100000000001011000110111011001110000001100000000000
110001000001100111000111000101001100010100000000000000
110010100011001001100011001101011100011000000000000000
000000000000000001100000000001000000000001010000000100
000100001100000000000000000001101100000010010000000000
000100000000001111000111011111001010010100110000000010
000100001110000011100111100101111110000000110000100000
000010000000000001110011001011101100001010000000000000
000001000000000011000100001001001101001001000000000000
001000000000001111100011110001101011010100110000000000
000000000100000011100110000101011001000000110000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 7 17
000000000001000000000111011101000000000010100000000000
000000000000100001000010001001101101000001100000000000
011000000001000000000000010001000001000001010000000000
000000100010001111000011100101101110000010010000100000
010000100000001111000111110011001110001010000010000000
110001000000000001100111100101011000001001000000000000
001000000000010000000000000111000000000010100000000000
000000000000100111000000001001001111000001100000100000
000000001011000011100000010000000000000000000100100000
000001000000000000000011100111000000000010000000000000
000000001100100000000010001000000000000000000100000000
000000001011010000000000001011000000000010000000000010
000001000001000001000000011000000000000000000101000000
000010100000000000100011100001000000000010000000000000
000000001111011000000000001000000000000000000100000010
000000000100100111000000000101000000000010000000000000
.ramb_tile 8 17
000000000001010000000000001000000000000000
000000010100000000000000001111000000000000
011010001001000000000000001000000000000000
000110100000001001000000000011000000000000
000000000000000000000000011000000000000000
000000000001010000000011001011000000000000
001010100000000000000000000000000000000000
000001000000000000000000001011000000000000
000000000000000000000111000111100000010000
000000000010000000000100000111100000000000
000000000000001111000010010000000000000000
000000000000001111000111010111001011000000
000000000000000001000000001000000001000000
000100000000000111100000000001001100000000
110000001000001001000111111000000001000000
110000000100000111000011101011001110000000
.logic_tile 9 17
000000000110000111000010011111000000000010000000000001
000000000000000011100011110111100000000000000000000000
011000101100100001110111000111100000000010100000000000
000011100001011001000010011111101000000001100010000000
111000000000001000000010000111101001010100000000000000
110000000000000111000100000011011001011000000001000000
000001000000101000000110011101100001000000010000000100
000010000000010001000011001101101101000000110000000000
001000000000000011100000011001101110000110100000000000
000000000000000111000011100001101001001111110000000000
000011000110001000000010011011001010010100000000000000
000010000000001111000110111111111000011000000000000000
000000000000000000000011111001101010010100110000000010
000010000000001001000011010011001000000000110000000010
010000000110000111110111010011100001000011010100000100
000000001100100001000011100011101010000011110011000000
.logic_tile 10 17
000100001010100011100111101001101011010100110001000000
000100000000000000100111101001011011000000110000000100
011010000000000001100010010001000001000000100001100100
000001000000000001000010001111101001000000000000000000
010011000000001000000111001101001100101100000000000000
110010000000000001000111010101011100001100000000000000
110010100101011011100011000011100001000010010000000000
100000000000101011100110010001101111000001010001000000
000000000000001000000111010101111101010000000000000010
000100100110000011000010001011001000000000000000000000
001000000000001111000000000011101100001010000000000000
000000001100001111100010000001101101001001000000000000
110001000001000000000000011001001100010100000000000000
100000001000000000000010000011111100011000000000000000
000000000000000000000000011000000000000000000100100000
000000000110000000000011001101000000000010000000000000
.logic_tile 11 17
001000100000000001100010001001000001000001010000000000
000001001110000001010110000111001100000010010000100000
011000000010100111000110010011011110001010000000000000
000010000001010111000011101101011010001001000000000000
010000000000100011100111110111001000000110100000000000
110000000000011001100111011011111001001111110000000000
000010001010101111000000001111001011010100110001000100
000001001000010111000000000111001001000000110000000000
000000000100001011100000011001101011010100000000000000
000000000000000011100011011001001111011000000000000000
000000000000001000000011101101100001000010100000000000
000001000000000111000100000101001101000001100000000000
000000100110000001100000011011011100001010000010000000
000001000000100000000010110001011000001001000000000000
000000001110001001100011101000000000000000000100000000
000000000000000001000100000001000000000010000000000000
.logic_tile 12 17
000000000000010111100111001001011000000110100000000000
000010000000001111100111100111011000001111110000000000
011001000111010000000111101001101101000110100001000000
000000101100100111000111100111011100001111110000000000
010000000000000000000110000000000000000000000000000000
010000001110001111000000000000000000000000000000000000
000000001000010000000000000011000000000000000000000100
000000001010000000000000001011000000000001000000000000
000010100001011011100111001001011110000110100000000000
000001000001001011100111000011111110001111110000000001
000100000000001001000010000101011110000010000000100000
000100000000011111100100000101111100000000000000000000
000010100000000001010000001000000000000000000100000001
000001000000000000000000001001000000000010001010000000
010000001000000001000011101000000000000000000100000000
000000000000000001100010101011000000000010001001000100
.logic_tile 13 17
000000000001010001110110010011101010111000000000000000
000000000000000001000011111001001010111100000000000000
011000000000011001100111101011000000000001000000000000
000000100000100111000011101001100000000000000000000000
000001000000001001000010110111111110000010000000000000
000000001010001101100111111111101011000000000000000000
000101000000000011000010110011111000111000000000000000
000110100010000111000111001101001000111100000000000000
000010101111001000000010011111000000000001000000000001
000000000100100001000111111001100000000000000000000000
000100000110011111100000001001011010000110100000000000
000110100000001111100000000101011101001111110000000000
000000000000000000000111010101100001000011010100000001
000000100000000000010011110011101010000011110000000010
010000000110000000000011000111100001000011010110000000
000000000000001001000010001001101000000011110000000000
.logic_tile 14 17
001011100000011111000111011001001111000010000000000000
000010000000000111100010001111101001000000000000000001
011000100000000111100011111101011110000110100000000000
000010101010000000100011111011011101001111110000000000
110000000000000011100111011001011110000010000000000000
010100000000000000000010100111001000000000000000000000
000000000000000001100011101011100001000000000000000001
000000000000000000000011011001001100000000010000000000
000000000001110000000111001101101010100000000000000000
000000000010100000000110010101111001000000000000000000
000000001000000111100111001101001111000011000000000000
000000000001011001000011011111101000000010000000000000
000001000000001011100000001011101111110011110000000000
000010000000001111110011001101011101010010100000000000
010110101000010111000110001101100000000001000101000000
000001000011011001000010100011100000000000000000000000
.logic_tile 15 17
000000000001001001000011111001000000000010000000100000
000100000000101111100011111111001111000011000000000000
011000000000001111000111000011011001001100000000000100
000000001001001101100011111111011010101100000000000000
000000000000010101100010010001101010000110100000000000
000000000000001011000110000111101101001111110000000000
000001000100001111100000001001000000000001000000000000
000010000000001101000000000001100000000000000000000000
000001000000001000000110000011100001000010000000000000
000010100000001111000010011001101010000011000001000000
000000100000100000000010000101111000111000000000000000
000001000001010000000000001111001101111100000000000000
000101000110000111100011010001000000000011010100000010
000010001000000000000010100001101010000011110000000000
010000000000001000000110101101000000000011010100000000
000000000001000101010000000111101011000011110001000000
.logic_tile 16 17
000000000101001000000000011011011010001001010000000000
000000001100101111000011001111001001001111110000000000
011010100001101111000110001001111101000110100000000000
000000000000001011100111100111111101001111110000000000
110000000001010111100010001001100000000000000000000001
110000000000100000100110000111100000000001000010000100
000000000010001000010011110001011010001010000000000000
000100001010001011000111101101011110001001000000000000
000000000000001011100000000011111001010100000000000000
000000001110000001000011100011001100011000000000000000
000010100110000101000010010011011001001001010000000001
000001000000000111000111101111101111001111110000000000
000000000000011000000111000011111001010100000000000000
000000000000001011000110011101001100011000000000000000
010001001010001101000010001101000000000001000100000000
000010000000001111000110001101000000000000000010100010
.logic_tile 17 17
000000001100000011100010011001000001000010000011000000
000010000000000000100011111111001100000000000000000011
011011000000000101000000010011111110010100100000000000
000011000001000111100010000111101001111100110000000000
110100001000011001100000001101100000000000000000000100
010100000100100001000000000101100000000001000001000000
000000001010000001000010111111001000001010000000000000
000000000000000000100010001111011111001001000000000100
000001001110000000000010010001101011010100000000000000
000100100000000000000111000101001011011000000001000000
000001100000100000000000000001100000000001000000000010
000000100101001001000010001111000000000000000001000000
000010000001000001000000001011000000000001000100100000
000001000000100001100010001001100000000000000000000000
010100001101100001000111010000000000000000000000000000
000100000001010000100111000000000000000000000000000000
.logic_tile 18 17
000000100000000001000000001001000000000010000000000000
000001000000001001000000000011001101000000000000000010
011000000000100011010111000001001101000011110001000000
000000000000010001100010000101011101000011100000000100
000010100100000101000000010001101110000011110000000000
000001000000001001100010001011011010000011100000000000
110000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100010011000011110000000000000000000000000000
110110000000000111100110100001100000000000000000000000
000000000000000001100000001101000000000001000010000001
001001000000100000000000010000000000000000000100000000
000000100000010000000010100011000000000010000000000001
010000001010000101100000001111111001111100110100000000
000000000000000000100000000011011001010100111010000000
.logic_tile 19 17
000000000100000011110000000001011001001110100000000000
000000000000000000000000000111001010001100000000000000
011001100000011101100110001101111111101111110000000000
000010000001001111000000001011101110111111110000000000
010000000000000000000010000011001011111100000000000100
110000000001011101000000001011101111011100000000000000
000000001101110001100111100011011101100000000001100000
000000000000010000000100000111011100000000000000100000
000000000000001001100111010011011001000000000000000001
000000000000010111000110011011111100100000000000000000
000000001010000101000011100111100000000000000000000000
000000000000011001000110011111101101000000010000000000
000000000000001111000000010011000001000011110000000000
000000000010000001100010011011001101000011100001000000
010000000001000101000110000011100000000000000100000000
010000000000111111000000000001100000000001000000000000
.logic_tile 20 17
000000001000000000000000010111000001000001010000000000
000000000000000111000010001101101000000001100000000011
011000000000101000000000000000000000000000000000000000
000010100001000111000000000000000000000000000000000000
110010100000000111010110000011000000000010100000000000
110001000000000001000000000011001010000001100000000000
000000000000001000000000001001000001000001010000000100
000000000000000001000000000101101110000010010000000000
000000000000100011100011000111100000000010100000100000
000000000000001111100011100001101010000001100000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000010110101001111101001010100000000
000000000000001011000110101011001110101010010001000001
001000000001000111100000010000000000000000000100000000
000000000000100111000011001011000000000010000010000001
.logic_tile 21 17
001000000000001011100110000111000001000010100000000000
000000100000000001100010011011001001000001100000000000
011010100000001111100110010101100000000010100000000001
000001000000010111100011010001101011000001100000000000
000001000000001001110011000001000000000001010000000000
000000000000000001000111100001101110000001100000000000
000000000000000111100010001001000000000010100000000000
000000000010000000100000001111101011000001100000000000
000010100000000000000011010101000000000001010000000000
000001000000000000000011001101001110000001100000000000
000010000000101011100000010101000001000001010000000000
000100001011010011000010001001001110000001100000000000
000000000010000001000011001011101101001001000100000000
000000000001010001100000001011011010001010000000000010
110000000001000000000000001001101111001001000100000000
010000000100001001000011111001011000001010000000000000
.logic_tile 22 17
000000000100000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011111101010100000000110100001100000000001000000000000
000100000000010000000010100001100000000000000000100000
010000001010000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
001100100000000011100110111000000000000000000100000000
000000000000000000100010101101000000000010000000000110
000000000110000000000000001001100000000000000100000000
000000000000000000000000000101100000000001000010000001
000000000000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110100000000000000000000001101100000000001000110000000
010100001110000000000000001101100000000000000000000001
.logic_tile 23 17
000000001111010111100000010001000000000011000010000000
000000001100110000100011001011000000000010000000000010
011000000000100000000010000101000000000000000000000110
000010001101000000000100000101000000000001000000000000
010000000000001111110000001111100000000000000000000000
010000001110000011100000000011000000000001000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000001111000110110000000000000000000000000000
000001000001000111000000001000000000000000000101000000
000000000000100111000000000011000000000010000010000010
000000000000000001000000000011011000101001010110000010
000000000001010000100000000111111100101010010000000001
000001000000101000000000000000000000000000000000000000
000010000110001111000000000000000000000000000000000000
.logic_tile 24 17
000000001101000111000010010000000000000000000000000000
000000000000100001000111010000000000000000000000000000
011000000001001111000111110001011101001111110000000000
000000000000101001100010111001111101000110100000000000
010000000110001001100111000001100000000000000000000000
110000000001011111000010110001000000000001000000000000
000000000110000011000000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000010000001000000000000001001101011001111110000100000
000001000000000000000000000001011111000110100000000000
000000000101010000000111100000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000111000000000001001011000011100001000000
000000100010000000100000000101001010000011000000000000
000001000011000000000111101001101111110001010110000100
000010100000000000000100001101101001110011110000000000
.ramb_tile 25 17
000000000000100000000000000000000000000000
000000010000010000000000000111000000000000
011000000000001011000000000000000000000000
000000000000001011100000000011000000000000
000010000000000000000111001000000000000000
000000001100000001000010011011000000000000
000000000001000000000000010000000000000000
000000001110000000000011001101000000000000
000010000010000111000011101111000000000000
000000000000010000000000000011100000000010
000000000000000000000000001000000000000000
000000000000001001000010010001001010000000
000000000000000011000000001000000000000000
000000001001010000100010000111001011000000
010000000000000101100000000000000001000000
010000000000000000100000001011001011000000
.logic_tile 26 17
000001000001010111100011111101001000001001000000000000
000000100000000001000011111001011101001010000000000000
011010000000000001000010110011011110000000000001000000
000000000000001011110010001101011111100000000000000000
110000001010001011100111101001001110110110000000000010
110000000000000111100010010001001101110101000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000011100000000001000001000000
000010100000000111100000000001100000000001000000000000
000000000000000001000011001011100000000000000001000000
000100000001000001110000000001000000000001000000000000
000001000000100000000000001111001011000011000000000000
000000000000000000000111000011011000001111110000000000
000000000000010011000110000101001001000110100000000000
011001000000100000000110101000000000000000000100000000
000010100011010000000011111111000000000010000000000000
.logic_tile 27 17
000000000000000001000110000111011011110000000000000000
000000000000000000100010000011101110000000000000000000
011000000000011101100010100011100000000000110000000000
000000000000001101000000000001001010000000000000000001
010010100001010111000010000000000000000000000000000000
110010000110100101100000000000000000000000000000000000
000000100000001101000110010101001000110011110000000000
000001001010000001000010000011011101010010100000000000
000000001100010101100011000001100000000011000000000000
000100000000001001100100000111100000000000000000000000
001001000000000000000010001111011000100000000000000000
000000001000001001000010001101101001000000000001000000
000000000000000011000110100111111001010000010000000000
000100001100000000000010010111011010001010000000000000
000000000000001111000000001101111101110000000100000000
000100000000000011000000000001111101110001010000000001
.logic_tile 28 17
000010000001010101010011100011101110110011110000000000
000000001010000011100000000011101010010010100000000001
011000000000001111000000000101011111110011110000000000
000000001110000001100000000111011010010010100000000010
110000000000000001000011111011000001000000000000000000
110000001100011011000010110101101000000000010000000001
000001000000001001100110011011000000000000110000000000
000010101010000111000010001011001000000000100000000000
000000000001000000000110101101111001110011110000000000
000000001110101111000000001111101101010010100000000000
000001000000000000000010010101100000000000000000000000
000000100000000000000010010111100000000011000000000000
000010000000000001000111100101000000000001010101000000
000000000110001001100100000001101011000001100000000010
000000000001000000000111100111000000000001010101000000
000000000000100000000100000101001001000001100000000000
.logic_tile 29 17
000000000000001001000111011011101010100000000001000000
000000001000000011100010001011011001000000000000000000
011000000001011000000010010001111010110011000000000000
000000000010000001000110000111101111000000000000000000
111000000000000000000011100001001001110000000000000000
110010000000000000000110011101011000000000000000000000
000000101101010001100010001111111000110011000000000000
000001000010100000000100001001111110000000000000000000
000010100010000101000000001111101100110011000000000000
000000000000000000000011101101001000000000000000000000
000000000000000001000110101011000001000001010100000010
000100100100000000100010011011101111000001100000000000
000000101010000001000011101111000000000001010100000000
000001000000001001000111100111001110000001100000000000
000000100001001101100110001101100001000001010100000000
000000000000100101000010000111101111000001100000000000
.logic_tile 30 17
000000000000000000000000000011100000000000001000000000
000000000000000011000011000000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000001000110000000000000000000001111000000000000000000
000000001100000000000000000000001000001100111001000000
000000000000000000000000000000001000110011000001000000
000100000000000000000110110000001000001100111010000000
000000001000000000000010100000001101110011000000000000
000010100000000000000010100000001001001100111000000000
000001000000000000000100000000001011110011000000000000
000100100000000111000000000000001001001100111000000000
000101000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000100000
000000000000000000000000000000001001110011000010000000
000000100000000000000000000000001001001100111000000000
000001100000000000000011010000001000110011000000000000
.logic_tile 31 17
000000000000001000000000000011000000000001000000000000
000000000000000111000000000101100000000000000000000100
011000000000000000000000000000000000000000000100000000
000000000000000000000010011101000000000010000000100000
010010100000000111100111101000000000000000000110000000
110000000000000000100010111101000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000000000000000010000011100001000001010100100100
000010000000010000000100000001101100000001100000000000
000000000000000000000011101000000000000000000101000000
000000001000000001000100001101000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000001010000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000101001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 18
000100000000000001100011000001000000000000110000000000
000101000000001101000111010001101101000000010000000010
011000000000000000000110010111000000000000000000000000
010000000000000001010010000101000000000001000000000000
010000000001001000000000001101100000000010000010000010
010000000100000001000000001101100000000000000000000001
110000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000001100000000011000000100000
000100000000000000000000000001000000000010000000000000
000001000000000111100000000000000000000000000101100101
000010000000100000000000001011000000000010000000000000
011000000000000000000000001001100000000000000100000100
000000000000000000000000001001100000000001000001000100
.logic_tile 4 18
000001000000001000000000000011100000000000000000000010
000010100000000101000011011011100000000001000000000000
011000001010010011010000001001100000000011000000000010
000010000000000001000010010001000000000010000000000001
010001000000000111100000011011100000000001000000000100
010010000000000000000010000011100000000011000000000000
110000000000000011100000001001100000000001000000000100
100000000000000000000010100011000000000000000000000000
000001000000000001100000010111011110001111110000000000
000010100000000000000011010111011000101111110000000100
000000000111011001000010101111000000000001110000100000
000100000000100111000000000001101011000011110000000000
000000000000000011100010001101101100000011000100000100
000000000001001001010000001001101010000011011000000100
010000000000000000000000000000000000000000000000000000
110100000000000000000010110000000000000000000000000000
.logic_tile 5 18
000010000000001111000110111101111001001100000000000000
000110000000000111100111001111001011101100000000000000
011000000000000111100000000111101111010100000000000000
000000000000000000100011100111011111011000000000000000
000001000010000001100111110011100001000010100000000000
000010100000000000000110001001001101000001100000000000
000000000000001000010010110011100000000001000000000000
000000000000000111000110000001000000000000000000000000
000000000000001111000111000001001101010100110010000010
000000000000000001000000000101101001000000110000000000
000000000000001111100011000111000000000001010000000010
000000100000001001010011101101001101000010010000000000
000010001000001111000010000111100000000000000000000000
000000000000000011100000000001000000000001000000100000
010001000000001111100110001101001101111011110110000000
000000100000001001000011101101101101110011111000000001
.logic_tile 6 18
001000101110000000000000000011100000000000001000000000
000000001110000011000000000000001110000000000000001000
011110100000010111100000000111101000111100001000000000
000100000000100000000010010000101010111100000000100000
110000000110100000000000010111101000111100001000000000
110001001100000011000011100000001000111100000000000000
000000100000000000000000000011101000000011110000000000
000000000000000000000000000000100000111100000000000000
000000000100001000000000000111100000000001000000000000
000001000000000101000000000011100000000011000000000001
000010100000000101010000000001100001000000000000000000
000001000000001111000010101101101000000000010001000000
000011000000000101000011101000000000000000000100000000
000011000000101001000000000011000000000010000000000000
000100000000000000000010110000000000000000000100000010
000100000000000101000011100111000000000010000000000000
.logic_tile 7 18
000010100001001000000000010001100000000011100000000000
000001000000100011000011111111001101000011110010000000
011000000000001001000000010111100000000010000000000000
000000000000000111000011111011001011000000000000000010
000100100001000000000000010011000000000000010000000000
000101000100000000000010001001001000000000110000000000
000101000000000011100000010011100000000001000001000000
000100000110000000000011111111100000000000000000000000
110000000000000011000111011101100001000000000100000000
100000000000000000100011000001101111000000010001000000
000000100001000000000000001001100001000000100110000010
000001000000000000000010011101001110000000000000000000
000111001100000000010011001111100001000000100100100000
000101000000000000000110010001001001000000000000000100
010010100000100101000010001001100001000010000100100000
110000000001011001100100001101001110000000000000000000
.ramt_tile 8 18
000000010011000111000111101000000000000000
000000010000100000110110010111000000000000
011000011100000000000000000000000000000000
000001010001000011000000000011000000000000
010001000001000000000011100000000000000000
110000000000100000000010011111000000000000
000000001011010000000000000000000000000000
000000001010000000000000001001000000000000
000000000000000011100011100001000000000100
000110100000000000100000001001000000000000
000000000000000011100000001000000000000000
000000000000010000000010010011001101000000
000000000000010001000111000000000001000000
000000001001111001000000000111001101000000
010001000111010001000000000000000000000000
010000100000100000100000001101001110000000
.logic_tile 9 18
000100000000000000000010000000000000000000000000000000
000110100000000101000100000000000000000000000000000000
011010101010000111000000000000000000000000000000000000
000000000110101001000000000000000000000000000000000000
110001000000010000000000000101000000000000000100000010
000010001110100101000000001011001100000000010000000000
000010000000010000000000000001001101000000000101000010
000100000110000000000000000111011100100000000000000000
000000101100000000000000010000000000000000000000000000
000001000000000001000011010000000000000000000000000000
000000001010100111100000000001000000000000000100000100
000010000000010000100000001111001001000000010000000000
000001000111001000000000011101001111000000000100000100
000000000001010011000011010111011000100000000000000000
001100000000000011110000001000000000000000000100000000
000000000110000000000000000001000000000010000001000000
.logic_tile 10 18
000000000000000111100110001011000000000001010000000000
000000001000000001100000001011101000000010010010100000
011000000001100011100011110011101111010100110000000100
000000000110010000100111011011011010000000110000000000
000010100000000000000010010001111001001010000001000000
000001000001000000000110011101101001001001000000000000
000011100000000011100000010111101100111000000000000000
000011000000000001100011010001001111111100000000000000
000000000000000001000110101011011011010100000000000000
000000000100000111100011101111011010011000000000000000
000001000000101111000000011011000000000001000000000000
000110001110000001100010000011100000000000000001000000
000000001000000011000010011011000001000010100000000000
000000000110000000110111111111001010000001100000000000
010000101110000011000111100111000000000011010100000010
000000000000000000100100001001001011000011110000000000
.logic_tile 11 18
000000000000000011100010001001100000000001000000000000
000000000000001001000110010111100000000000000000000001
011000001110000001100111010001111101001101010000000000
000000001000000011000011001101011011001100000010000000
000000100000001000000000001111001010000110100000000010
000000000011011111000010001101001111001111110000000000
000000000000001111100011101011111011001010000000000000
000010100000000001100010011011001100001001000000000000
000011000000010111100011100001011110111000000000000000
000010000110001011000111110001101001111100000000000000
000001000000001001000010010011001100000110100000000000
000010100000001011000111100011011111001111110000000000
000000000001001000000111111001001100000110100000000000
000000000000001101010011101101011111001111110000000100
010010100000000111100000001001100001000011010110000010
000001000100001001110000000101101000000011110000000000
.logic_tile 12 18
000000000001011111100010110001001100001100000001000000
000000100000000011100110000111101100000100000000000000
011001000000001000000000010011111000110000000000000000
000010100000001011000010001111111010010000000000000000
000000001100001111000110000011001110100000000000000000
000000000000000111000011101101101010000000000000000000
000000000000101101000010001001111010000010000000000000
000001000000011111100111001011001000000000000000000000
000000000000000001100010100101100000000001000000000000
000000100100001101000111011001100000000000000001000000
000000000100101001100111111001011111000110100000000000
000000000001010011000011100111001111001111110000000000
000000000000001001000000011001001011110011110000000000
000100000010100101100011101101011100010010100000000000
010010000000001001000000011011000001000011010110100000
000001000000101111100011110101101100000011110000000000
.logic_tile 13 18
000000000000100111100000001001111000000010000000000000
000100000001011001100011101101101101000000000000000000
011010100000101001100110000001101010000010000000000000
000000000001010001000011110011111110000000000000000000
010000000000000000000011110001011010000110100000000000
010000001110000000000011111111001110001111110000000000
000000000111001000000011101111100000000000000000000100
000000000000000001000100001111100000000001000000000000
001001000000000011000000001101000000000001000100000000
000110001100000000000011010001100000000000000000100000
000000000000000000000111001001000000000001000100100100
000000000000001111000011010001000000000000000000000000
000010000000001011100010001011100000000001000110000000
000011100000001111110000000011100000000000000000100000
010010000000000000000110001011100000000001000100000000
000001000000000000000011011001100000000000000000000000
.logic_tile 14 18
000001000000001001100010001011111000110011110000000000
000000001010001111000110001101011001010010100001000000
011000000000000000000111101011011110000010000000000000
000000000000000011000010101001101101000000000000000000
110010000000000101100110000001000000000000000000000100
110000000000001001000010001001101000000000010000000000
000000000001010111000010101101111001000100000000000000
000000001110000101000110111101011111000000000000000000
000010000000000000000010001101101110100000000000100000
000001000000000000000010010001001011000000000000000000
000000001000010111100011111011101010100000000000100000
000000000001000001000010000111101000000000000000000000
000010100000011000010111101011101011000010000000000000
000000000110000101000100000011111111000000000000000000
000000000000000111100010100000000000000000000100000000
000000100001000001000010010101000000000010000001000000
.logic_tile 15 18
000000001010011111000110011111101001110000000000000000
000000000101000011100010000011111000010000000000000000
011101000000001111000110010011001000000011000000000100
000000100000000001100011011111011100000010000000000000
110000000000010000000111001001100000000010000000000000
110000000000001111000100001011000000000000000000000000
000000000001000111100000001101001100110011110000000000
000010100110000000000011011001111010010010100000000000
000000100000001101100000011101111101110011110000000000
000001000000000011000011010101111001010010100000000000
000010101011011000000011110000000000000000000100000000
000001000000001011000111010111000000000010001001000100
000000000000000000000111100000000000000000000100000011
000000000000001001000110010001000000000010001000000000
010000001001010000000000010000000000000000000100000010
000000100000100000010011100001000000000010001000000000
.logic_tile 16 18
000000000000001001000010100111100000000000000000000000
000000001100101111100011011011100000000001000000000000
011000000001111111000111100001000000000000000000000000
000001000001100001100111111111101001000000010000000000
000000000000000101000110000011101101010100000010000000
000000001110001001000011111101101010011000000000000000
000101000000100001000110110011111010001001010000000000
000110101110011101110110000001111011001111110000000000
000000000000001111000000000011111011111000000000000000
000000000000000001000011100111011100111100000000000000
000000000000000001100111100001101001011011110000000000
000000001010001001000111110101111000010111110000000000
000000100000000111100000000001100000000001000000000000
000001000000000000000010010001101100000011000000000000
010000000011000000000000000001101011110011110100000000
000100000000110000000011000011001010110111110000000100
.logic_tile 17 18
000000000000000001000111110111101010110100000000000010
000000000101000111100010000001111010110000000000000001
000110000010001111100000010011100001000011000000000000
000101000010001111100011100001001011000010000000000000
000000001100001111000110001001001011001010000000000000
000000000000001111100011000001101011001001000000000000
000000000001101000000010011111011000100001010000000000
000010101010010001000010000111011000110011110000000000
000010000000000000000011100001101011001010000000000000
000000000100000011000111101111001011001001000000000000
000000000011000000000010000111101011111100000000000001
000000000001011111000000001111011010011100000000100000
000000000000000001000110100011100000000000000000000000
000000000000100000000011101011101001000000010000000000
000010100101011001000000000011000000000010000000100000
000001000000000101000011101011000000000000000000000000
.logic_tile 18 18
000000100000000111000011111001000000000000000000000010
000001000000000000110010001001100000000001000000000000
011000000110001000000111100001000000000001000000000010
000000000100000001000111001101100000000000000000000000
000110000000010101110011101111100000000001010000000000
000001000110000000000011101011101100000001100010000000
000000000000001111100111000111011110110110000000100010
000000000100001101000111000001111100110101000000000000
000000000000000111000000011011100001000000010000100000
000000000010001001100011001101101100000000110011000000
000000100010000000000010001101000000000001000000000000
000000100001011011000011101101100000000000000000000000
000010100000000000000111101111100000000000010000000010
000001000000000000000000000001001010000000110000000000
010000001011001000000111101011000001000011000100000001
110000101111101101010010001001101010000010000000000000
.logic_tile 19 18
000000000000000001000111001011000000000000000010000000
000100001000000001000011101001100000000001000000000000
000001000000000001100010010101100000000011000000000000
000010100010000000000010001001001101000010000000000000
000000000000000001010111001101100000000010000000000000
000000000000000000100000001111101011000011000000000000
000001001110010001100110011101100000000000000010000001
000000001110100000000010000011100000000001000000000100
000001100000000001100110101001001100000110100000100000
000011000000000000000000000111001001001111110000000000
000000001010110011100000001101000000000010000000000000
000000000101110000000000000111000000000000000000000000
110000000000000000000110100001100000000000000000000000
100000000000000000000000000001000000000001000000000000
000010101011110101000010101111000000000000010000000000
000001000000101111000000001001101001000000000010000000
.logic_tile 20 18
001000001010100001100110001101100000000010000000000000
000010100000000000000000001001000000000011000000000010
011000101010100101100110000111111101011100000000000000
000000000000011001000010001111001000111100000000000000
110000000000001000000111111011111000001111110000000000
110000000000000101000110000101011110001110100000000000
000001001100001101100110011101100000000010000000000000
000000100000011101000010001101100000000000000000000000
000000000000000000000000000011111001101011110000000000
000000000000000000000000000111111101011011110000000000
111001101000001101100010011011100000000000000000000100
100011001111000001000110001001100000000001000000000000
000000000001000011100111100101001011110000000100000000
000000000000000000000111101101011101111001010000000000
010110000100100101100000000101000000000011010100000000
010000100000000000000000001001101000000011000000000000
.logic_tile 21 18
000000000000100000000110000001101000000011010000000000
000000000001010011000011101001111100000011000000000010
011101101110001000000110000001000000000001000001000001
010111100110000111000011100101000000000000000001000000
011000000000000001000011100000000000000010000001000100
110000000000001001100000000101000000000000000000000000
000000000000000101000000000001100000000000000000000000
000001000100000000100000000011100000000001000000000000
000000000010000111000011101011000000000001000000100000
000000000000000111000000000001100000000000000000000001
000000000110000001010000001101100000000000000000000000
000010000000000000100000000011000000000001000000000000
000011100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010100001111110000000000011000000000000000000100100000
000000000001110000000010011111000000000010000000000100
.logic_tile 22 18
001000000000000101100010010001011000000011100000000001
000010000000000000000011100111011010000011000000100000
011001000100000111100111000000000000000000000000000000
000010100010010000000000000000000000000000000000000000
010000100100000011000000000011100001000000010001000000
010001000000000000100000000011101011000000000000000100
000000000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100111010000000000000000000000000000000000
000001000001000000000011100111100000000000010000100000
000010000000000000000000000111101001000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000011000010000000000011101000000000000000000110000000
000100000010100000000000000001000000000010000000000000
.logic_tile 23 18
000000000000000011100110000000000000000000000000000000
000000100000000000100010100000000000000000000000000000
011011000010101011100000000011101000000011010000000000
000010100001010001000000001111011100000011000000000000
010000000001010000000111010000000000000000000000000000
110000000000000001000110010000000000000000000000000000
001000000000000101100000000011000000000001000000000000
000010000000000000100011000101000000000000000000000000
000000001100011111000000000001101010000011010000000000
000000000000000011000011001011011110000011000000000000
000000000000000000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000100001010111000000001101101001000011100001000001
000001000000000000000011000001111010000011000001000000
010000000000000000000000000000000000000000000101000000
000000000000010000000000000001000000000010000000000000
.logic_tile 24 18
000010000000011001000010010101101010110110000000000010
000000000000000011100111110101111000110101000000100000
011000000000001011100011100011101111001111110000000000
000000000000001101100011010111111101000110100000000000
010000000000000001100011100001111001000110100000000000
110000101100001011000011111001101011001111110000000000
000001000000010001000111010000000000000000000000000000
000010000000010000100111110000000000000000000000000000
000000100000000001000000011001000001000001010101000000
000001000001010000100011110101101001000010010000100000
000000000000100000000010010011000000000001010110000000
000000000001000000000111010001101010000010010000100000
000000001010100000000011001011000001000001010100100010
000000000000000001010000000001001001000010010000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.ramt_tile 25 18
000000010000000000000000010000000000000000
000000010100000000000011011011000000000000
011000010000001000010000001000000000000000
000000110000000011000000000111000000000000
110000000000000001000010000000000000000000
110000001011010000100100001101000000000000
000000001110000000000000001000000000000000
000000001010000000000000001011000000000000
000000000010000111000011110111000000001000
000010100000000000000011000101000000000000
000000000000000001000010010000000001000000
000000000010000000100011010011001100000000
000000000000000000000111000000000001000000
000000000000001111000100001001001101000000
010000000000001000000000011000000000000000
010000000100000011000011001111001101000000
.logic_tile 26 18
000000000000000000000000010011100001000011000001000000
000100100100000101000011110011101010000010000000000000
011010100001011000000010101111101110000011110001000000
000000000000000011000011110011001111000011100000000000
010000000000000000000000000011000000000010000000000010
010000000100000000000000001011001000000011000000000000
000010100000000011100000000111101110000011110000000010
000010000001000000000011011011001111000011100000000000
000010000111011011000111111111000000000001010010000100
000001000000101101000111010011001110000001100000000000
000100000000001111100010011011101111001101010010000000
000000000000001111100010101111101011001100000000000000
000000000000001011000000011000000000000000000100000000
000000000000000011000010101001000000000010000001000000
010010000110000011100000011000000000000000000100100000
010000000010000000000011001001000000000010000000000000
.logic_tile 27 18
000000001011000111000000011001100001000000000000000000
000000000000110101000011101011101001000000010000000010
000000100000001101000011111011011001000000000000000000
000001000110001011100011100001011100100000000000000000
000000000110000001000110011111001100100000000000000010
000000001000001011000011101101001000000000000000000000
001000000000110001100110001011011110110011110000000000
000000001011100101000010111111111000010010100000000000
000010100000001001100010010111011011000100000000100000
000000000000001111000011001001101000000000000000000000
000010100000010111000110100111000001000000110000000000
000000100001010001100010011011101101000000100000000000
000000000000001000000011100111101011100000000000100100
000000000000000101000010010101001100000000000000000000
000000000000001000000111000101101011000000000000000000
000000000000010101010010011101011011100000000000000000
.logic_tile 28 18
000000000001010001100011110101001100000000000000000000
000100000000100001100010001101101001100000000000000000
000010000001011001100110011111011000110011110000000000
000000000000000111000010001101001101010010100000000000
000000100010000000000110001011101110000011000000000000
000001001110000001000010100011101101000010000000000000
000000000000000000000111100111000000000000000000000000
000000000001011111000011011001100000000001000000000000
000000101010001101000111101001011000100000000000000000
000000000000000011000111101001011000000000000000000000
000010100001001011100010001111101101110011110000000000
000001000000101011000110000111101010010010100000000000
000000000000010001000111101011111000001100000000000000
000000000000000101100110001011001011000100000000000000
000000000000001011100010000111111010110011110000000000
000000000000001011000100001111011010010010100000000000
.logic_tile 29 18
000000000001000001000110001001111000110011000001000000
000000000000001001000110010011011000000000000000000000
011000000000000001100110000101000000000000000000000000
000000100000000000000000000001100000000011000001000000
110000100000010111100110001011011001110011000010000000
010001000000000000000000001111001100000000000000000000
000000000000000000000000000001000000000001010100000000
000000000000000000000000001001101110000001100000000000
000000000000000011000000010111100001000001010100000010
000000000000000000000011110101001110000001100000000000
000100000000000101100110101011100000000001010100000000
000101000100000111000000000011001110000001100000000000
000000000000001101100000000111100001000001010100000000
000000000000001111000000000111101110000001100000000001
000010100000000111100111011001000000000001010100000000
000000000000001001000011011011001110000001100000000000
.logic_tile 30 18
000000000000000000000000000000001000001100111000100000
000000001110001001000000000000001000110011000000110001
000000000000001101100110100000001001001100111000000000
000000000000110101000000000000001011110011000000000000
000010000000000111000111000000001001001100111010000000
000000000000000000000000000000001000110011000000000000
000000000001100000000000010000001001001100111000000000
000000000001000000000010100000001100110011000000000100
000000000001000000000000000000001000001100111010000000
000000000000100000000000000000001010110011000001000000
000000000000000001000000000000001001001100111001000000
000000000000000000110000000000001000110011000000000100
000010000001010000000000000000001000001100111000000000
000000000000100000000000000000001011110011000000000100
000010100000000000000000000000001001001100111000000100
000000000000000000000000000000001001110011000000000000
.logic_tile 31 18
000000000001000000010000010101000000000000010000000000
000000000000100000000011001111001001000000110000100000
011000000001000000000010101000000000000000000100000001
000010000000100000000100001101000000000010000000000000
110010000000000000000010000000000000000000000100000000
010000000100000101000000001101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000011000000000000000000110000000
000000000000000000000011110111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000110000000000100001101000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
001000000000001000000000001011100000000000100000000000
000000000000101011000000001101101000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000001100100000000110000000000000000000000000000000
110000000000001011000010000000000000000000000000000000
110000000000001000000110000001011001000011110000000010
100000000110000011000000001101001010100011110000000000
000000100000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000011000000000001000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 4 19
000000000000001111100010111001011000111100000000000000
000000001110000011100111110001011000011100000000000000
011000001000000001100111111111100000000001000001000100
000000000000001101000111010101000000000000000011000000
110000000000000101000110010011111000010000000000000000
110000000000000111100010000101101100110000000000000000
000000000000000011100000010001011110110110100000000000
000000000000011101100010100011101001110000000000000000
000000000000001001100000001001001010100000000000000000
000000000000000001100000000101111011110000000000000000
000000000000000101100110111001111100101100000000000000
000000000000000001000010000011111000111100000000000000
000000000000000001100110101101111110001111110000000000
000000000000000000100100001001101110000111110000000000
010000000000001101110011010111111101111000010100000001
000000001110000101000011110101101111110100010001000000
.logic_tile 5 19
000000000100000111100111111111001011001111110000000000
000000000000000000100010001111111000000111110000000000
011000000000001101000010000001111000111100000000000000
000000000000000001100010001111011011011100000001000000
000000000000000111100110000001100000000000000000000000
000000000000000000100010001111100000000001000000000000
000001000000001111100111000001100000000000000000000000
000010100000000101000100000001101101000000010000000000
000001000000001000000010000011000001000000010000000000
000010000000000001000100000101101110000000000000000000
110000000000000001000000000001001011000010000000000000
100000000000000000100000001001111000000011000000000000
110001000000000000000010000011111011110011110100100100
100000100000000000000110000011001010111011110000100010
000000000000000111000111111101111111000001110111000100
000000000000001111000110100111111111000000110000000000
.logic_tile 6 19
000000000001001101000011100011000000000001000000000000
000010000000000001100010001001100000000000000000000000
011000000000000011100111000001100000000011000000000000
010000000000000001000011110101000000000010000000000010
010000000000011111100010000001101010000011110000000000
110000000000100001000010100000010000111100000010000000
110000000000000000000000001001101101000000000010000000
100000001000000000000000000111101100100000000000000000
000000000000000000000111100011111000000011110000000000
000000000000001101010100000000110000111100000000000000
000010000000000111100110100101000000000000000000000010
000001000000000000000000001001000000000001000011000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000001000000000000000000000000
010000100000001000000000000000000000000000000100000000
000000000000001011000000000001000000000010000001000010
.logic_tile 7 19
000000000000000001100110011001111010111101110001000100
000001000000001011000011100111111000111111110000000000
011001000000011101100110010000000000000010000000000000
000011000000101011100011000111000000000000000000000000
010000000000100111100000000000000000000000000000000000
010100100001010000100000000000000000000000000000000000
000011100001001101100000010111100000001111000000000000
000011000000100101110010000000001000110000110000000000
000000000000100000000111001001111100101000110100100000
000000100000010000000000000011011010000000110000000000
000000000000000111010011101101111110101000110100000000
000001000000000001100000000011011001000000110000000000
000000000000011000000110001001111100101000110100000000
000000000000101111000100001001011111000000110000000000
010000000000000001100011100101111111101000110100000000
010011100000000000000000001011011010000000110000000000
.ramb_tile 8 19
000000000000000001000111000000000000000000
000000010000000000000100000011000000000000
011001000111010111000000011000000000000000
000000100000100000000011010001000000000000
000010100000000000000010001000000000000000
000001000000000111000100001001000000000000
000010101100000000000000000000000000000000
000001001111000000010000001001000000000000
000000001110000000000000000111000000000000
000001000000001001000000000111000000001000
000000000000000000000010010000000001000000
000000000010001001000011100101001111000000
000000000000000001010000001000000000000000
000000000001001111000000001011001011000000
110010000000110000000000011000000000000000
010011100111010000000011001011001000000000
.logic_tile 9 19
000000000100000001000111001011011101101111110000000010
000000000000000000100100001101101000111111110000000000
011010000001000011000000000000000000000000000000000000
000000000000010001110000000000000000000000000000000000
000100000110100011100110011001000000000010000010000000
000000001100010000100011111011101010000000000000000001
110001000000000101000110000011100001000000000000000000
100010100101010000100011000001001111000000010000000000
000000000000000000000011000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000111000111011111100001000010000000100000
000000000000000001100111001011101110000000000001000101
000000000000100000000000001101111000000000110110000100
000000000001000000000000000101101011000001110001000110
000000100000000001100011010111100000000011000101000000
000000000000001001000110001101000000000010000010000000
.logic_tile 10 19
000001001110000000000000001000000000000010000000000100
000010000001010000000000000101000000000000000000000000
000000100001000001000011011101000001000000010000000000
000000000000100000000011110001101011000000000001000000
000000000000001000000010000001100000000001000000000000
000000001110001111000000000011100000000011000000000010
000000000000000001000000000000000000000000000000000000
000000001010000000100011100000000000000000000000000000
110000000000001000000000001101011101000011100001000000
100000000000000011000000001001001111000011000000000000
000001000000000111100000000000000000000000000000000000
000011000000000000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
.logic_tile 11 19
001010100000000000000000011001100000000000000000000100
000000000000000011000011010011100000000001000000000000
011010100110000111100110001101111100000110100000000000
000001000001000000000010110001011010001111110000100000
011000000000000000000011100011011000000110100000000000
110000000000000011000100001001111000001111110000000001
000000000000000001000000000111111101000010000000000000
000000000000000000100010111111111001000000000000000000
000010100010000000000110101111100000000000000000000000
000001000000010000000100001001100000000001000000000010
001000000001001000000000011111011110000110100000000000
000001001100001011000010000001011010001111110000000000
000000100001100101100000001101100000000001000100000000
000000001110000000100011011011100000000000000000000000
010010100010000000000110111011100000000001000100000000
000000100000000000000010001001000000000000000000000000
.logic_tile 12 19
000000000100100000000110000111111001000110100000000000
000000000110010001000011100011101110001111110000100000
011000001000100001100110011101100000000000000000000000
000000000000111001000011011101100000000001000000000010
010000000010000000000111100001011110000010000000100000
110000100000000000000000001111101001000000000000000000
000010000000000001000110010001100000000001000100000100
000100000001001111100011011001000000000000000000000000
000000000000000111000000001101100000000001000100000000
000000000000001111000000000011000000000000000000100000
000010000000001000000000001001000000000001000100100000
000000100001010001000000000001000000000000000000000000
000000001100010000010111001011000000000001000100000001
000010000000000000000100000101000000000000000010000000
010000000000001111000000001001100000000001000100000000
000100000000000001100011101001100000000000000000000000
.logic_tile 13 19
000000000000001111100110001111100000000000110000000000
000000000000000001000010101011101101000000100000000000
011000100000001001000000011001100000000000010000000000
000001100010000011100011010111001001000000110000000000
000101000110101001100010010101000000000000000000000001
000010000111001101000111100011100000000001000000000000
000000100001001000000111101111000001000011000000000000
000001000000101101000000000011001010000010000000000000
000000000000001001000000011001000000000000000000000000
000000000010000011100011111101000000000001000000000010
000100000000100001000111000101011000110011110100100000
000100000101011011000110000011011010110111110000000000
000101000000100011100000001011101110110011110100000010
000010001110000011100000000011101011110111110000000000
010000000000000000000000010001001001110011110100000010
000010100000000111000011010011011000110111110000000000
.logic_tile 14 19
000000000000000001000011100011100001000001010000000010
000000000000010000100000000011001001000010010000000000
011000000000001000000010001011100000000000000000100000
000000001000000011000110011001000000000001000000000000
110000001010100111000000001111100001000001010000000010
010000000000010000000000000001101001000010010000000000
000100100000000000000110111111000000000001010000000010
000110100000000000000010100111001000000010010000000000
000010100000001111000000010101100001000001010001000000
000001000010001111100011110101101001000010010000000000
000000000000001111100000010101100000000001010000000000
000000000000000111100011111111101000000010010010000000
000000000001010111100000001011000000000000000000000000
000000001010100000000011001011000000000001000000000100
011000100000010000000000000000000000000000000101000000
000111101000100011000010001001000000000010001000000100
.logic_tile 15 19
000010000000000111000000010001000001000000000000000100
000001001100000000000011111111001011000000010000000000
011000000000100001000110001001000001000000000000000000
000000000000010000000000001101101010000000010000000000
110000000000000001000111111001100000000000000000100000
010001000000001011000111001011100000000001000000100000
000000000110101111010011100101000001000001010010000000
000011000110000001000011110011101100000010010000000000
110010100000000111000010010011001010001010000000000000
100000000001000001000111110101111100001001000000000000
000000000000000011100000000101100001000011010010000010
000010100110000000000011110101001000000011000001100010
000000000000010000000011101111100001000000010000100000
000000000000100000000000001111101110000000110000000000
010001000110000101100011101011100000000001000100000010
000010000000000000000111101001100000000000000000000000
.logic_tile 16 19
000000100000001011000011001001000000000011010000000000
000001000000001111100110011111001011000011000000000001
011000000000000000010111100011000000000000000000000010
000000100000000011000111110111101001000000010000000000
010000100000000111100110111101101100101000000000000000
010000001000001001100111111101001010100100000000000000
000100000000101101100011011011011000000100000000000000
000000000000001111100010001111001111001100000010000000
000000000000011011000000001111011111101100000000000000
000100000000000011000011101011001001001100000000000000
000011000001010111100000010111100001000011110000000000
000010000100101001100010110101001011000011100000000000
000000000010001000000000010001101011001010000000000000
000000001101011111000010000001111010001001000000000000
110000000000100111000011011000000000000000000100100000
010000000110001111100111100011000000000010000000000000
.logic_tile 17 19
000000000010011001000011010001000001000000000000100000
000000000010101011100011101001101101000000010000000000
011001000100001001100000011011000000000001000000000000
000000100000001101000011010101000000000000000010000000
000000000001010000000000001011100001000000000001000000
000000000000100000010000001111001001000000010000000000
000000100000001001100000000101111000101000000100000000
000001001000001101000000001011001110100100000000000000
000000000110000000000110000001011010101000000110000011
000000000000000111000000000001001100100100000000100000
000001001010101111100000011111111000101000000100000000
000000100010011111100011000001001110100100000000000000
000000000000000000000000001111111010101000000100000001
000000000000000111000000000011001100100100000001100000
000000000000001011010111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 18 19
000000000001010001100111100101100000000010000000000000
000001000000110000000111011111000000000000000000100100
011000101010000101000111100111111011001000000000000000
000001000000000000000000001001011100001100000000000000
000000100000010101100110110001101011111001010100000000
000000000000000000000010001111111111110000000000000000
000000100000001101000110000011101001111001010100000000
000000000000000001000000001011011000110000000000000000
000000100000000000010110011101100001000001110100000000
000100001000000000000010100111001101000000110000000100
000001000010101111000011011101001001111001010100100010
000000100000000101000011010101011101110000000000000000
000000000000000000010110001101000000000011010101100000
000000000000000000000000000101101101000011000000000100
000000000000000101100011001101000000000001110100000010
000001000000000000010000001001101000000000110000000000
.logic_tile 19 19
000000000000001001000010000001011000100000000000000000
000000000110000111100100000001011101110000000000000001
011000000110101000000111100101100001000011010000000010
000001000111110001000010111101101100000011000000000000
000100000000000000000000010001011011001111110000000000
000101000000000011000011110111111000000110100000000000
000001001110001001100010011101111101001100000000000000
000010100001010001000110100111011111001000000000000000
000000000000010001000110000101000000000000000000000000
000000000010110111110011110011000000000001000000000000
000100000010001101100000010011100000000010000000000000
000000100000001111100010000111000000000000000000000000
000000000000000111100011100111001101111101110110000010
000000000000000111000111111111111001111100110000000000
000000000110001000000110001111100000000001110100100000
000010000000011101010010010101101100000000110000000101
.logic_tile 20 19
000000001101100111100110100001000000000000000000000000
000000000000000000000111001101000000000001000000000100
011000000110000001100110011111011001010111110001000000
000010001010000001000010000001101111011011110000000000
010000000101010011100010000101100000000000000000000000
010000000010100000000000000101000000000001000000000000
110010001111011101000010100011011011110101110000000000
100100100110000001000010101111111011110110110000000000
000000000001110000000110010001100000000001000010100000
000000000000100000000010001111100000000000000000000000
000000100010000000000000001101100000000001000000000000
000000001000000000000000001101100000000000000000000000
000000000000100000000110110111101101011100000000000000
000000000000000000000010011011011010001100000000000000
110000000000001011100000000001100000000011000110000010
110100100000000101100010011001100000000010000000000000
.logic_tile 21 19
000000000000000000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
011000100000001001100110100000000000000010000000000000
000000001110000111000000000101000000000000000010000000
110001100011000001100010000011000000000010000001000000
110001001000100011010100000001100000000000000001100000
000000000000100000000000001001000000000000000000000000
000000001000010000000000001111100000000001000000000000
000010101000000000000011100001100000000001000000000000
000001001110000000000000001101000000000000000000000000
000001000000100000000000001001011001111100110010100000
000010000001000000000000001111101001111100100001000101
000100000000000000000011000000000000000000000100000100
000000000000110000000000000101000000000010000001000000
110000001100100011000000010000000000000000000000000000
110010000001010000000010100000000000000000000000000000
.logic_tile 22 19
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000001010000000101100001000011010001000000
000000000000000000000000000111101000000011000001000010
000000000000100000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000110000000000011100010000101000000000000000000000000
000000001010010000100100001101100000000001000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000111000000000001000001000000110000000000
000001000000000000000000001001101100000000100000000100
000000000000000000000000001111100000000001000000000000
000000000000000001000000000101100000000000000000000000
000000100011000000000000000000000000000000000000000000
000001000000100000000010010000000000000000000000000000
.logic_tile 23 19
000000000000001111000000000001000001000001000000000000
000000000001010111000000000111001101000011000000000000
011000100000010001010010010000000000000000000000000000
000001000000000000000111000000000000000000000000000000
010000000000000101100111010001101010010000000001000000
110000000000000000110011110101111100110000000000000000
000001000001010101100000000111100000000001000000000000
000010100000100000100000000011100000000000000001100001
110000000000001111100111100111011101010000000000000000
100010000000000011000100000001101010000000000000000000
000001100110000011100000000111100001000011010000000000
000011100000000000000010001011101000000011000000000010
000001000000100011100000001000000000000000000101000100
000010100001000011000010001001000000000010000000000000
010000001110000000000111000000000000000000000101000000
000010000110000000000000000111000000000010000000000100
.logic_tile 24 19
000000000011111001000000001011100001000000110000100100
000000000000000101010000001001001000000001110000000000
011000100000001111110110011001011001000000110000000010
000001000000000101100010110001011011101000110000000000
010000000000100000000111001001100001000000110000100100
110000000000010000000100001001101000000001110000000000
000000000000001111000000011001011001111111000000000000
000000000100000001000010000001011010010111000000000010
000000000110000000000000001000000000000000000100000000
000100001001000000000000000101000000000010000000000000
000001000000000001100000000000000000000000000100000000
000000100000000000000011000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001011000000000000001011000000000010000000000000
011000100000000000000000011000000000000000000100000000
000000100000000000000011011111000000000010000000000000
.ramb_tile 25 19
000000001110000111000011101000000000000000
000000010000000000010000000111000000000000
011000000000001000000000000000000000000000
000000000010001011000000000001000000000000
000000000000000000000000001000000000000000
000000000000001001000010001011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
001000000000000000000000000011100000000000
000100000000000000000000000111000000100000
000000100000001011100000001000000000000000
000001000001001011100010000111001010000000
000100000000000001000111001000000000000000
000100001010000000000000000001001111000000
110001000000001011000000010000000001000000
010010100110000011000011001001001111000000
.logic_tile 26 19
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000101011000000001011011000000011110000000100
010000000000010111000000000011001000100011110000000000
110000000000100000000011111001101100000110100000000000
010010100000010000000010010011001110001111110000000010
000000000001000000000010111101011100000011110000000010
000000000000100000000110001101111011000011100000000000
000000100000000001100000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000111100011110111000001000001010100000000
000100000000000001100010110111101101000001100010000000
000000000001010111010111101000000000000000000100000000
000000000000101001100100001101000000000010000000000000
000100000010000000000000001000000000000000000100000000
000000000000000000000010001111000000000010000000000001
.logic_tile 27 19
000001000001011011100000011011000000000000010000000000
000000100010101111100010000011101001000000000000000010
011000000001001101100111011101111011110011110000000000
000000000000000001100111100011101001010010100000000000
110000000000000111100110010001100001000000110000000000
010000001110000000000011110001001001000000010000000000
000000001101011001000011110011101101110011110000000000
000000000000101111100011111111101011010010100000000000
000010100001010001100010010101100000000000000000000000
000000000000101111000011000101000000000001000000000000
000000000000000011100000011111100000000000000000000001
000000000000010011000011111111100000000001000000000000
000001000000000000000000001101001100000000000000000010
000010001000000000000010010001101011100000000000000000
000010000000000000000110110000000000000000000100000100
000000000000000000000011000001000000000010000000000000
.logic_tile 28 19
000000001010100000000011110111011101110011110000000000
000000000001011001000010001101101101010010100000000010
011000000000001011100000011101011000001100000001000000
000010100000000001000011100101101010000100000000000000
110000000001000011100111101001011010110011000000000000
010000000001001011100011110101111010010010000000000000
000000000000001011100111010101101110110011110000000000
000000000100000111000111101001011101010010100000000000
000010100000010001000011110111101100100000000000000000
000001000000100000000011001001001000000000000000000000
000000000000000111000111001101000001000001010110000100
000000001010000000000110110101101101000001100000000000
001000001010000000000010001101000001000001010101000000
000000001101000000000111101001101111000001100000100000
000000001010001000000111001101100001000001010100000100
000000000000000101000100000001101101000001100001000000
.logic_tile 29 19
000000000000001000000110110101000000000000000000000000
000000000000001111000010000001100000000001000001000000
000010000001011101000110011001001011000000000000000000
000000000000000111100010011011101001100000000001000000
000010100000000011110110001001101011110011110000000000
000000000000001001000010011011001111010010100000000000
000000000000000000000000011011011000110011110000000000
000000000000000000000011111101101110010010100000000000
001000001010010011100010010111011111110011110000000000
000000000100001001000110100001011001010010100000000000
000010100000000000000110110011000000000011000000000000
000001000000000000000011010011000000000000000001000000
000000000001011000000010000011001000110000000000000000
000000000000000101000000001111111011000000000000000010
000000000000000000000110110001011110110011110000000000
000000001110000000000111011101011010010010100000000000
.logic_tile 30 19
000000000110001101000000010000001001001100111000000000
000000000000001011100011110000001111110011000000010000
000000101100000000000000000000001000001100111000000000
000101000000000000000010110000001000110011000000100000
000000000000000000000000000000001000001100111000000000
000000001110010011000000000000001000110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000001000000
000000000001010000000000000000001000001100111010000000
000000000000100000000000000000001001110011000000000000
000000000000000001000000000000001000001100111000000001
000000000000000000000000000000001110110011000000100000
000000000000000000000000000000001000001100110000100000
000000000000000001000000000000000000110011000000000000
000000000000100000000010101001100000000000000000000000
000010000000000000000100000011100000000011000000000000
.logic_tile 31 19
000001000000001001100010001011000000000011000000000001
000000000000001011000010011101101101000011010000000000
011000000000000001100110010001000001000000000000000000
000001000000000000000010001011101001000000010000000000
010000000000001101000011110001101010001001010000000000
110000000110001111100010000011001010001111110000000000
000100000000001011100111010001000000000000000000000000
000000000000000001000111001011101010000000010000000000
000000000000001000000010010001001110000000110000000000
000000000000001101000011010111101111000001110000000000
000000000001010000000111101111000000000011000000000000
000000001010000000000100001011001000000001000000000000
000000000000001001000110000111001011100011110110000111
000000000000001101000000000001011001110011110000100000
000000000000000000000000001101011011111101110100000101
000000000000000000000000001101001010111100110000000000
.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 20
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000001111100000000101100000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000110001000000011100000000001000000001000000000
000000000000001111000100000000001110000000000000000000
000000000000000000000010000000000000000000001000000000
000010100000000000000100000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001010000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000001000111100000000000001
000000000000000101000000000000000000111100000000000000
.logic_tile 3 20
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000001100000000101000000000000000000000000
000010000000000001000010101001100000000001000000000100
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000001001111000000000000000000000
100000000000000000000000000001101100100000000000000000
000001000000001111000000000000000000000010000000000010
000000100000000111000000000011000000000000000000000000
000000000000000000000000000000000001011010010100000100
000000000000000000000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 20
001000000000001111000010000101001001000000000000000000
000000000000000001000111000011011000100000000000000000
011000000000000111000010011111101011001011010000000000
000000000000000001100010000111001000001011100000000000
110000000100001101000111101111011000010000000000000001
010000000000000111000111001111011001000000000000000000
110000000000001001100110011001000000000010000000000000
100000000000001001000010001101000000000000000000000000
000000000001001001000010011101100000000010000000000000
000000000000001011100111001001001110000000000000000000
000000100110000000000110000101011010110000000000000000
000000000000000101000000000001111100010000000000000000
110100001110001101100000000101001001000000000000000000
100110100000001011000000000011111111100000000000000000
010000000000000001000011101011111010111100010100000001
000000000000000101000000001011001101111100110000000000
.logic_tile 5 20
000000000000001000000011101001000000000010000000000000
000000000000000001000000001111100000000000000000000100
011000000000000011000000000011000000000000010000000000
000000000000001001000010001101001010000000000000000000
000010000000001011100110001111111010111100000000000000
000001000000000001000010101101111010011100000000000000
000100001000001011000011111001000000000011000000000000
000000000000000001000010000101000000000010000000000000
000100000000001001100000001101000000000011000000000000
000000000000000101100000000101101110000010000000000000
110000000000100000000000001001100001000000000000000000
100000000000010000000000000111101000000000010000000000
000000000000000001000000011111000000000011010100000101
000000000000000000100010001001101011000011000000000000
000001000000000000000110001001100000000010100100000001
000000100010001001000111110101001100000010010000000000
.logic_tile 6 20
000000001110000011000010010111100000000000010000000000
000000000000000001100111011111001110000000110001000000
011000000000000011100010000001000001000000100000000000
000000000000000000100100000001001000000000000000000000
010000000000001011000000000001000001000000100000000000
010000000000000001100000000101101100000000000000000000
000000101110000000000000001111000000000010000001000000
000000000000000000000000000011101010000011000000000000
000000000110001000000000010000000000000000000100000000
000000000000001011000011011011000000000010000010000000
000001000111100001000000001000000000000000000100000001
000011000001010001110000001001000000000010000000000000
000000000000000011100011100000000000000000000100000000
000000000100000000000011100011000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000001001000000001111000000000010000001000000
.logic_tile 7 20
000000000000100000010111101101100001000011010000000000
000000001000010001000011010101001011000011000000000001
011000000000000101000010011001000001000000010001000000
000010100000001001100110111111101100000000110000000000
110001000000001001100110000001101111001000000000000000
110010100000001111000010001011001001001100000000000001
000100000000001001100111101001000000000000000001000000
000000000100101111000000000011000000000001000000000000
000010000100001000000000000001000000000000000000000001
000001000000000111000010010101100000000001000001000000
000000000000000001000111000001101100010111000000000000
000000000000000000000100000101001011101111000000000000
000000000000001000000111000001011000000000000000000000
000000000000001101000100001101111100100000000000000000
010000000000010000000000011000000000000000000110000000
000000000100000000000011001011000000000010000000000000
.ramt_tile 8 20
000001010000000000000011101000000000000000
000000111000000000000000000111000000000000
011000010000000011100011100000000000000000
000000010110001001000100000101000000000000
110010101111001000000111000000000000000000
110000000011111011000010001101000000000000
000001000000000111100000001000000000000000
000000000000000000010000001111000000000000
000010100111100000000000010001100000000000
000010100001110000000011111011100000000010
000000000000000000000000001000000000000000
000000000000000000000010000001001001000000
000010001000000000000011101000000001000000
000000000000000001000000000101001101000000
010100000000000001000000000000000000000000
010000000000000000000011101101001110000000
.logic_tile 9 20
000000001101000111100111100000000000000000000000000000
000000000000100000100111010000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000010000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000011000000000000000000000000000000000000
000001001111101000000000000000000000000000000000000000
000010000100110001000011000000000000000000000000000000
000010100010011000000111111011000000000000000000000000
000001100000000011000010111001100000000001000001000000
000000001110000000000000000011001101101100000000000000
000000000000010000000000000001011010111100000000000000
000010100000000000000000001001011010000011000000000000
000000000000000000000000000001111001000010000001000000
000010000000000000000000000000000000000000000100100000
000001000000000000000000000101000000000010000000000000
.logic_tile 10 20
000001000001000000000111100011001011111000000010000000
000000101100000000000100001011001000111100000000000000
011000100001111000010000000000000000000000000000000000
000001000010100001000000000000000000000000000000000000
010100000000000000000111000000000000000000000000000000
110100000000000111000011100000000000000000000000000000
000011001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000011000000001101000000000001000000000000
000000000000000000110011110111100000000000000000000000
000010000000000000000111100000000000000000000100100000
000000001000001001000000001001000000000010000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110010000000000001000000001000000000000000000100000000
010001000000000000100000001011000000000010000000000000
.logic_tile 11 20
000000001110000000000111000011000000000001000000000000
000001000000000000000110010101100000000000000000000000
011001001100010111100110101011011100111000000001000000
000010101110100000000000001011001010111100000000000000
110000001100101111000010011111111010000110100000000000
010000000001000001000111110101111111001111110000000001
000000001100000111100011100001001011110001010000000000
000000000000000000000010111101111001110000000000000000
000000000000100011000111001111101100000110100000000001
000000000001000001100111100101001111001111110000000000
000000000001000000000111101111111010000110100000000000
000000000000000001000000000001111110001111110000000100
000010000110100111000011100000000000000000000100000000
000001000001001111110100000111000000000010001000000100
010001000000101000000110100000000000000000000100000100
000010000101001101000111001001000000000010001000000000
.logic_tile 12 20
000000001010000111000111101001011010111000000000000000
000000100000001001000011001001101000111100000000000000
011100001010001011000011101101000000000001000000000000
000100000011010111000111111111000000000000000000000001
000010000000000001000110111111001010001111110000000000
000000000000001101100010001111101101000110100000000000
001000000000001011100011100001001010111001000001000100
000000000000001011000010011101111101111010000000000000
000000000000001111100111001001011001000110100000000000
000000001000001111000011100011011110001111110000000000
000010000000000001100000001111000001000011010100000010
000001000000001111100000000001001100000011110000000010
000000000001101011000000010101100001000011010100100000
000000001010000001100011110011101010000011110000000000
010000000001000111100011010101111000110011110100000000
000000001001110000000110110011101110110111110001000000
.logic_tile 13 20
000011000000001001100010010111001001001010000000000000
000011100000000001000111011101111000001001000000000000
011001000000110101100110101101000000000011000000000000
000010000101011001110011100001001011000010000000000000
110000000000000001000010011011100000000000000000000000
010010000000000000100110001001001000000000010000000000
000000000000010000000010001111111110000110100000000000
000000000000000000000100000111011110001111110000000000
000000000000000011100000001011100000000000000000000000
000000001010000000100011101101100000000001000000000010
000000100000000001000110010011100000000000010000000000
000000000000000111100011100011001000000000110000000100
000001001110001000000000001001100000000001010001000000
000100100001000011000010001011101001000010010000000000
010001000001010111000110001101100000000001000100000010
000010000100101001100000001011100000000000000000000000
.logic_tile 14 20
000010100000000000000110111001100000000001000000000000
000001100000001001000011100111000000000000000000000000
011010100000010011100000011111011000111000000000000000
000001000000000111100011101111101010111100000000000010
001000100000001001100010001111100001000001010000000010
000000000000000001100011001111001001000010010000000000
000000001010010000000111101001000000000010000000000000
000110000000000111000110000011000000000000000000000000
000001000000000101000110000011001100000011000000000000
000000100001010000000000001001011010000010000000000000
000000101110101001000000010011100000000011010100000000
000010100000010001100011001101101001000011110000000010
000000000001000111100111100101100001000011010100000010
000010000000100111100000001101101011000011110001000000
010101000000001011100110101011101110110011110100100000
000000101010101111000111110101001110110111110000000000
.logic_tile 15 20
000010100110000000000011110111100000000010000000000000
000001000000000000000111001001001011000011000000000000
011001000000000111100000011101101100000110100000000000
000010000011011111000011110001001100001111110010000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000011100110001001101110101000000000000000
000000000000000000000100001011101111100100000000000000
000000000000001111100000001000000000000000000100100000
000100000000000111000000001011000000000010000000000000
000000000110000101100011011000000000000000000100000000
000000000000000000000110100011000000000010000010000000
000000000000000011100010011000000000000000000100000000
000000000000000000100011011101000000000010000001000000
010000000000000000000000000000000000000000000100000000
010000000000100001000000001001000000000010000010000000
.logic_tile 16 20
000000001000101011100110000000000000000000000000000000
000000000000010111000111110000000000000000000000000000
011000000000000001100111011111101110001011110001000000
000000000001011001100110001001011111001111110001100000
111000000000001111000110000101100000000000000000000001
010000000001010111000100000111100000000001000000000000
000001000001101000000110000001001011111000000001000000
000000100101010001000010010001101010111100000000000000
000000000000000000000000011111000000000001000000000000
000000001000000000000011110011000000000000000000000000
000000101110000001100000001001001011111100110100000000
000011000010001111000000000011011000111110110000000000
000000000001010111000111001101001001111100110100000000
000000000000101001100010001001011111111110110000000000
010000000000000111000011100101100000000000000100000000
010000001100000000000100000101100000000001000010000000
.logic_tile 17 20
000000000010000000000010101111100000000000100000000000
000000000000000000000011110001001111000000000001000000
011100000000001101000000010011000000000010000001000000
000001000000001101000011100111001101000000000000000000
000000000000000000000000001001100000000010000010000000
000000000000000000000000001001000000000000000000000000
000010100000100001100000000101100001000000100001000000
000001000001001011000010001001001011000000000000000000
000000001110000000000111011000000000000000000110000000
000000000000001111000011101011000000000010000000000000
000001000000100011100000010011101001011000000100000010
000000000001010101000011101111011100010100000001000000
000000000000011000000111010000000000000000000101000000
000000000000100011000011111011000000000010000000000000
000000000000001000000000001000000000000000000101000000
000000000000000001000000000101000000000010000000000000
.logic_tile 18 20
000101000010000011000010011101000001000010000000000000
000110000000000000100110101101001110000011000001000000
011000001111010001100000011101000000000000000000100000
000000000100100000000010010001001100000000010000000000
000000000000001011000110001011100000000000100000000000
000000000010001111100010101001001001000000000000000000
000000000100000011100010101011111011000100000000100000
000000001110010000000010101101101110000000000000000000
001000000000001111100000011011001110000011110010000000
000000000000001011000010001001001011000011100000000000
000000000000001011000000010101100000000000000000000000
000000000000000011000010010101100000000001000000000001
000001000000001011000000000001000000000011110000100000
000000101100001011000000000011001101000011100000000001
110000000000101101100111000111011110000011100101000000
010000000000001001000100001101011001000011000000100000
.logic_tile 19 20
000011100000000111100111101001111010010000000000000000
000010100000001001010011001011011011110000000000000000
011000100000000001100000000001100000000000000010000100
000000001000100001000010100001000000000001000000000010
110000000011010000000110000001000001000000000001000000
010000000000001111000000001001101010000000010000100000
110000000110000011100000000111101101000100000000000000
100000000000000000100010110011001100001100000000000000
000000000000001111110110101111101110011100000000000010
000000000000001001100111101111101111001100000010000000
000100000000010001000000010001100000000000000000000000
000110000110101111000010101011100000000001000000000100
000001000000101111000010000111000000000000000000000000
000000000100011001100010010001101110000000010000000000
110101000000000011100010010000000000000000000100000010
010000000000000000110011010101000000000010000000000011
.logic_tile 20 20
000010001010101001100010011011001001111110000000000000
000000000101000001000010001101011111111111000000000000
011000000000001001100110101011001001010000000000000000
000000000000000001000110110011111010110000000000000000
010001000000011111100011100111111001000110100000000000
110010000000000101100100000101101010001111110000000000
001001001110001101100010000101111000111100000000000000
000010100000000101000000001001111110011100000000000000
000000000000000111000000011001101001000001110000000000
000001001110000000100010101101111111000000110000000000
000001001000000111000110000001000000000010000100000000
000011000000001001000100000001000000000011000000000010
000000000000100000000110001101000000000011000100000000
000000000000001111000000000001000000000010000000000101
000000000010000000000110000011101111010011110100000000
000000000000000000000110001001011101000011110001000000
.logic_tile 21 20
000000000000100001000010001001000000000010000000000000
000000000000011011000011001011100000000000000000000000
011000000000001000000000000011100001000001000001000000
000000001110011011000000001111001111000011000000000000
010000000000000000000010001011000000000001000000000101
010000000000000000000110100001000000000000000000000000
000000000100100000000010101101100000000000000000000100
000000000000000000000100000111100000000001000000000100
000001000000000111000000000101000000000011000000000010
000000001100000000000000000001100000000010000000000000
000000000000001000000000000101000000000000000000000000
000000000000000001000010000001100000000001000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110100100000001001000000010000000000000010000100000001
110001000000001111100011001111000000000000000000000000
.logic_tile 22 20
000000100000101111000110101111100000000001000000000000
000001001111000001000100001111100000000000000000000000
011000000000000000000000001011101111000011000000000000
000000000000000000000000000011101101000011010000000000
110000000000000001100000000001001100111000000000000000
010010001110000000000000000111011000111100000000100000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000001100000000000000111010000000000000000000000000000
000011101110000000000011000000000000000000000000000000
000000000001110001000010010000000000000000000000000000
000000001000000000100111010000000000000000000000000000
000000000000000011100000000011000000000000000000000000
000000000000010000100000000101100000000001000000000000
000100000010100000000010010000000000000000000101000000
000001000000010000000111011001000000000010000000000000
.logic_tile 23 20
000010100000000000000000001101111100000000000001000000
000011100000000001000011010001101001100000000000000000
011000000100001000000000000001111001000000000010000000
000000000000001111000011011101101100100000000000000001
010000000000100111000110000011000000000001000000000000
110000000001000001100011010001100000000000000000000000
000000000000000000000000001001111000100000000000000000
000000000000000000000011010011101011000000000010000000
001000100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000001100000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 24 20
000000000000001111100000010011001011111100010000000000
000000000000001011100011101101011010111100110001000000
011000000001000000000111111001100000000000000000000000
000100000110000000000011010111100000000001000000000000
110010000000001001100110011101100000000000000000000000
010000000000001111000010101111100000000001000000000100
000010100000000001100000010001001011000011010000000000
000000000000000000000011010101101101000011000000000000
000010100000001011100000000000000000000000000000000000
000001001110000011100011110000000000000000000000000000
000011101110000000000010001011101100000011110000000000
000010100010000000000011111001101000000011100000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000001000000000010000000000010
010010000000001000000010000000000000000000000000000000
000011000000000101000100000000000000000000000000000000
.ramt_tile 25 20
000000010000100111000011100000000000000000
000000010000010000000011111011000000000000
011000010000000000000000011000000000000000
000000010100000000000011010101000000000000
010000000000000001000010000000000000000000
010000001000000000000000001101000000000000
000100100000000000000011110000000000000000
000000001100001111000111000111000000000000
000011001111010000000000000111000000000000
000011100000100000000011000101100000000000
000010000010001001000000000000000001000000
000000001010000011000000000001001100000000
000000000000010000000000001000000001000000
000000000000001001000010011101001001000000
110000000000100000000000001000000000000000
010000000001000000000000001101001001000000
.logic_tile 26 20
000000000000000001100110011001000000000001010000100000
000000000000000000000011100101001101000001100000000000
011000000001010000000111000101000001000010010000000000
000000000100000000010100001011101100000001010000000000
010010001101000000000111101111000000000000000000000100
010000000000100000000111001111100000000001000000000010
000000000010010111000000011011111111001101010000000000
000000000000000111100011001101001001001100000000000000
000011001010000000000011110101001001110110000000100000
000011000000000000000011001111111110110101000000000000
000000000000000011100011101000000000000000000100000000
000000000000000001000000001011000000000010000000000010
000000000110000000000011000000000000000000000000000000
000000001011010000000010000000000000000000000000000000
001000000001000101100111101000000000000000000100000000
000000000110100000100100000101000000000010000000000000
.logic_tile 27 20
000000000000000101100000010000000000000000000000000000
000000101011010000100011110000000000000000000000000000
011010001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010011000000000000000000000000000000000000000000000000
010010001110000000000000000000000000000000000000000000
000000001101010000000000000000000000000010000001100001
000000000000000000000000000001000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100010
000100001000000000000000000000000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 28 20
000000100000000000000110001001111000010100000000000000
000001000000000001000010010001101110100100000000000010
011001000100001001100010110101000000000000000000000000
000000000000000001000110000011100000000011000000100000
110000100001010000000111001111100000000000000000000000
010000000000100000010000000101000000000001000000000000
000000000000000001100000000011101000000011110000000000
000000000000000000000000000000110000111100000000000000
000010100000000011100000010001100001001111000000000001
000001001110000000100011100000101001110000110000000000
000000000000000011000000000011100000000010100000000000
000000000000000000000010011001101111000010010000000000
000000000000100111000000001011111000000010000000000011
000000000001010000000011100111011000000000000000000011
000000001110000111100000011000000000000000000100000100
000010100000001101100011011111000000000010000000000000
.logic_tile 29 20
000000000000010000000011101101101011110011110000000000
000000000000000111000010011001011000010010100000000000
011000000000000001000000010001001100110000000000000000
000000000000000111100011110011001110000000000000000010
010000000001011011100111001011001001101000000000000000
010000000000001001000010000111111111011000000010000000
000000000100000111000000001111001011010100000000000000
000000001100000001000000000011101101100100000000000001
000000000000001111100010100000000000000000000100000000
000000000000000001100100001101000000000010000001000000
000000100000100011000111001001100001000001010100000101
000001000001011111000000000101101000000001100000000000
000000000000001000000010101000000000000000000100000000
000000001100000101000100000011000000000010000010000000
000000100000000011000111000101100001000001010100000000
000000000000000000000000000101001000000001100000000010
.logic_tile 30 20
000000000000000101000000001101111000110011000000000000
000000000000000000000000001011111100000000000000000000
011000000001000000000111010011000001000001010100000000
000000000000000000000011010001001100000001100001000000
110000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000011000000001000000010010000000000000000000000000000
000001000000000011000111000000000000000000000000000000
000010100000000011100110111000000000000000000100100000
000000000000000000000011101011000000000010000000000000
000000000000010000000000001111100001000001010100000000
000000000110100000000000001001101110000001100000000010
000000000000000011100000010000000000000000000100000000
000000000000000000000011101011000000000010000001000000
.logic_tile 31 20
000010000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000100000000000000001001000000000000000000000001
000000000000100000000000000011100000000001000000000010
010000000010000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000001100110010001100001000000001000000000
000000000000000000000010000000001011000000000000000000
011000000000000001000110000000001000001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000001100001001100000000000001001001100110100000000
000000000000000001000000000000001100110011000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000001100001001100110100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 3 21
000000000000000000000000000101011000100000000000000000
000000000000000000000000001101111010000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000010001000010100000000000000000000000000000
000000000000001101100000000101100001000000010000000000
000000000000000101000000000101001010000000000000000010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 21
000100000000000000000000010101000001000010000000000001
000100000000000000000010001001101011000011000000000000
011000000000001000000111000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
110001000000000000000000011001111011001000000000000000
110010100000000000000010010001111010001100000000000000
000010100000000001000010101000000000000010000000000010
000001000000000000000011100011000000000000000000000001
001010100000000000000000001001101011000100000000000000
000000000000000000000000000101111000000000000000000000
000000000000000011110000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000001000100010000000100000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000001000000000001000000000111000000000010000000000000
.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110100001101000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000101000000
010000000000000000000000001101000000000010000000000000
.logic_tile 7 21
000000000000000001000010111001000001000000000000000000
000000000000000000100010001101101101000000010000000000
011000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000001101100001000000000000000000
000001000000000000000000001101101101000000010000000000
000010000000000000000010001101101100111100100100000001
000001000000000000000110101011101101111100000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011011101101001111100100100000010
000100001000000000000111001011111000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000010000000000000000001000000000010000000000011
.ramb_tile 8 21
000000000000000000000000000000000000000000
000000011000000000000010010011000000000000
011100001011000000000000000000000000000000
000100000000000000000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000010100000000000000000010000000000000000
000010000000000000000011001011000000000000
000010000000000111100111000011100000000000
000010000000000001100111100111000000001000
000000000000000101100111011000000001000000
000000000000000001100111111011001011000000
000010101000000001000000000000000001000000
000001000001000111100000001001001101000000
110000000010000000000000001000000000000000
010000000110000000000010011111001100000000
.logic_tile 9 21
000000000000001000000000000000000000000000000110000001
000000101000000011000000000001000000000010001000000000
011001000000010000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
011010001111010000000111100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000001010110000010000000111000000000010001010000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000001111100000000000000000000000000111000000
000000000000011101100000000111000000000010001000000000
010011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 21
000000001110100000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000100000
011001000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
000100001111010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 11 21
000001001000000111100000000111111000111000000000000000
000000000010000011100010001111101010111100000000100000
011000001110001111100010110001100000000001000000000000
000000000000000111010010000111000000000000000000000000
010000000000010001100000000011000000000010000010000000
010000000000000011000000000011000000000000000000000000
000101000000000000000110000101100000000000000000000000
000000001000000000000000000101100000000001000000000010
000000000010000101100000001001100000000001000100000001
000000001110001001100011010011100000000000000000100000
000000000000001001100110001011000000000001000110000000
000000000000000001000000000011100000000000000000100010
000101100000001000000010001001000000000001000100000001
000001000000000011000100001001000000000000000000000000
010000000000000000000000001001000000000001000100000010
000000000000000000000010011011000000000000000000000000
.logic_tile 12 21
000000100000100001100000000101011000000110100000000000
000000000000011001000010001001001000001111110000000000
011010000100001111000011101111000000000001000000000000
000001000100000001000100001001000000000000000000000000
000000000000001000000000001011000000000001000000000000
000100000000000111000000001101000000000000000000000000
000001000001010011100011100011101100111000000001000000
000000100000000101100011001011101000111100000000000000
000000001000000111000011110111101110111000000000000000
000000100000001111100010001111101101111100000000000000
000000000001000000000111001111100000000000000000000100
000000000000000000000111101011100000000001000001000000
000010101000000111000011111111000001000011010100000000
000000001011001111100011010001101010000011110001000100
010110000001000111000111101111100001000011010110000000
000101000000000000000011101101001010000011110010000000
.logic_tile 13 21
000010100000101001000011101001011011101000000000000000
000001001110000001000100000101111100100100000000000000
011000001000001000000011101001000001000000110000000000
000000000000000001000000001001001110000000010000000010
010000001000000000000111100111000001000000110000000000
110000000000000000000100001011101101000000100000000010
000100100001000101100000001111000000000001010000000000
000001000001100000100010011111001101000010010001000000
000010101010000000000111111011111011101000000000000000
000011100000000000000011011111111100100100000000000000
000000000000000011100011001001100001000000110000000000
000000000000001111100110010011001110000000010000100000
000001100001110111010000011000000000000000000100000000
000001000000110000100010100111000000000010001010000011
010000000000000111100111100000000000000000000100000000
000000001100001001100011000001000000000010001000000010
.logic_tile 14 21
000000000001010111100000001111100001000001010001000000
000000000000001001100010010011001010000010010000000000
011001100001010000000110010011100001000001010000000000
000001100100000111000010000001101111000010010010000000
010000000000000000000010001111000000000000110000000000
110000000000001111000100000001101111000000100000000000
000000000000000001000110011111000000000000000000000000
000001000011010000000011000011000000000001000000100000
000000000000000001000000000101000000000000000000000000
000000000100000000100000000001000000000001000000100000
000000000000000001010000010101100000000000000000000000
000001001110001001100011100011100000000001000000000010
000000000110100001000110101101100000000001000100000000
000000000000000000100011111001100000000000000000000010
011000000000101000000000011001000000000001000100000000
000000000000001111000011111001100000000000000000000010
.logic_tile 15 21
000010000010001000000000010111100000000000110000000100
000001000000000011000010000011001101000000010000000000
011100000000010000000110010001111010111001000000100000
000100000000100011000011111101001110111010000000000000
110000000001010011100010001111111010101000000000000000
110001000000100101100010111111101010100100000000000000
000000001110010001100000011101000000000000100000000000
000000000000100111000011101011101010000000110000000000
000000000000000111100111111011011010101000000000000000
000000001100000111100011001011001010100100000000000000
000010000000000001000011111011111001110001010000000000
000001000000010001000011010011011001110000000000000000
000101100000100000000010010101101110111100000000000001
000000001100000001010111001001111000011100000000000000
110000000010001001000011100000000000000000000100000000
110000000000010001000110001011000000000010000000000000
.logic_tile 16 21
001101000110001111000000001001101010011011110000000000
000000101010000001100011110001111111010111110000000000
011000000000000111100011111011111010011011110000000000
000000001000001001000011110101101101010111110000000000
110010000011010001100011110000000000000000000000000000
010010000000100000000011110000000000000000000000000000
000000101010000111100000000001000000000000000000000000
000001000000001001100000000001100000000001000000000000
000000001110000000000011001111011000101111110101100000
000000100000000000010111101001001010001111110000000000
000000000001110000000000000000000000000000000000000000
000100000000010000000010110000000000000000000000000000
000000100000001000000011010111001110101111110110000010
000000000000100111000110101101011000001111110000000000
000000000000001101100000001111100000000011000110000100
000000100000000101010000000111000000000010000000000000
.logic_tile 17 21
000000000000000111100111000000000000000000000000000000
000000001011000000100010010000000000000000000000000000
011010001110000111110000010011100001000000100000000000
000101000000000111000010001001001111000000110000000000
010010100011010001100111111011001011111100000000000000
110000001000000011000111100001001010011100000000000000
000000000000000111010000000001111111000110100000000000
000000100000010111000000000001101000001111110001000000
000000000000001001000111000011111010000001110000000000
000000000000000111100100001001101100000000110000000000
000000000000001011000011101011001010010000000000000000
000001000000001101100010010011001011110000000000000000
000000000000000000000000001000000000000000000100000001
000000100110000000000000001011000000000010001000000000
011000000000000101000000010000000000000000000100000000
000000001010000000000010101011000000000010001000000100
.logic_tile 18 21
000001001100101001100010001011111100010000000000000000
000000100000011011000010000001101000110000000000000000
011001000001010101000111100111000001000000100000000000
000010101000101011000010011001101010000000110000000000
010000001000001011100010010001000000000000100000000000
010000000001000011000110001111101110000000000000000000
000000000000001111000110000111001101111100000000000000
000100000000010011000000000111001110011100000000000010
000100000000001000000000001101000001000010000000000000
000100101010000001000000001001101110000000000000000000
000000000000000001100010001101000000000010000000000000
000000000011000001000000001001001000000011000000000000
000010100000110011100011100101101010000011100000000000
000000000111010001100111001101001111000011110000000000
010000100000001111100000000011111011101000010100100000
110001101000000111100000001111011000111100110000000000
.logic_tile 19 21
000101000000101000000111101111011011111110000000000000
000110000001010001000110001001111111111111000000000000
011000000001111111100111010001001100010111110000000000
000010000000000111100111111001101010011011110001000000
110000001010001111100110000001100000000000100001000000
110000001010001101100011110101101011000000110000000000
000010001100001111100110000001100001000000100000000000
000000000000000001100011100111001101000000110000000000
000000000000000111100000001001111101010000000000000000
000000000000000011000000000011001110110000000000000000
000000000111100001100110100001111011000110100000000000
000010101111111111000100000011011001001111110000000000
000101000000101000000010001101011111000110100000000000
000100100001000111000110011111111010001111110000000000
000000000000000111000010001001000000000010000100000000
000000000000000000000010010101000000000011000000000010
.logic_tile 20 21
000000100000000001100111000101001111000011110000000000
000001000000000001000010001001101100000011100000000000
011000000000000111100011100111101001000110100000000000
000000000001011111000011000011111110001111110000000000
110010000000100000000110111001111010010111110000000000
110000000111010001000111101101011011011011110010000000
000000000000101001100010111001011011101100000001000000
000000000101000001000011110011001001111100000000000000
000010000010001111000111011011011010010111110000000000
000000000000000001100111101011111011011011110000000000
000000000000100001000000010111001101010000000000000000
000000000010011011000011111001001010110000000000000000
000000000110000111000011101001000001000000000000000000
000000001000001111100000000111001000000000010000000000
000001100000000111000010001011011000000011110100000000
000011001001001011100000000011111010100011110001000010
.logic_tile 21 21
000001000000000000000010100011000000000000000001000001
000010100010010000000111001101000000000001000001000000
011100000000000000000010101111000000000001000001000000
000110000000000000000000000111001001000011000000000000
010010101001110000000010100000000000000000000000000000
010001000000000101000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100001110000000000000101100000000000000000100000
000001000001010000000000000101000000000001000000000001
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000001000000000000000000100000000
110000001110001001100000001001000000000010000000000000
.logic_tile 22 21
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000011100101011011000001110100000100
000000000000000000000000000111011011000000110000000001
110000000000000001100110010000000000000000000000000000
010000000000100000000011000000000000000000000000000000
000010000000001000000011100101011010000001110100000000
000001000010000001000010100111111011000000110000000011
000000000000001000000000000101111001000001110110000010
000000000000001001000011100011011110000000110000000001
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001110000001100110000111111010000001110100000100
000100100000000000100000000111111000000000110000000000
.logic_tile 23 21
000000000000000000000000000001100000000000000001100000
000000100000000000000011111001100000000001000001000000
011000000010001101000111010001101011111001000001100000
000000000000000001100111100011001011111010000000000000
010000001010000101000111100111111001111001000010000001
110000001010000000100000000111001001111010000000000001
000000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000101100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010100001010000000000000000000000000000000000000000
000000000100100111000000000000000000000000000000000000
000000001110100001000000001000000000000000000101000000
000001000000010000100000000101000000000010000000000000
000000101011010000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
.logic_tile 24 21
000000000100000011100111010000000000000000000000000000
000000001110000111000010000000000000000000000000000000
011000000000011000000000010101111001000011010000000000
000000000110000001000011100001101101000011000000000000
010010000000100001000111101111001100001111110000000000
110000000001010000100100000101101101001110100000000000
000001000000000001000011100000000000000000000000000000
000000100110000000000100000000000000000000000000000000
001010100000000011100011100001000000000000000000000000
000001000000000000100011100101100000000001000000000000
000001100001000111100111100001101111101001010100000010
000001101000000000000000001011101100101010010010000000
000000000000000011100000000011100000000011010110000000
000000000000000000100010000001001001000011000000000010
000000100000100000000000000001001111101001010100000001
000001000001010000000000001111001100101010010000100000
.ramb_tile 25 21
000000000000010000000000000000000000000000
000000010100100000000000000111000000000000
011000000000001001000111100000000000000000
000000000000101011100000000011000000000000
000010001000000000000111001000000000000000
000000000000000001010000001011000000000000
000000000000001000000011111000000000000000
000000000100000011000011000001000000000000
001011000000100111000011101001100000001000
000011100000010000000000000011100000000000
000010000000000000000000001000000000000000
000000000000001001000010010101001010000000
000000000000000011000000001000000000000000
000000000000000000000000001101001011000000
010000000000000000000000000000000001000000
010000000110000000000000001011001011000000
.logic_tile 26 21
000000000000000000000111100011001110001101010000000100
000000000000000000000100000011011011001100000000000000
011110000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
110000000000000000000110001000000000000000000100000010
010000000000000000000000000111000000000010000000000000
000001000000000011100000001000000000000000000100000000
000000000001000000100000001011000000000010000000000000
000000000010000001000000011000000000000000000100000001
000000000000000111000011001111000000000010000000000000
000000000000010000000010000000000000000000000100000100
000000000000000000000100001001000000000010000000000000
000000000000000111000000010000000000000000000100000000
000001000000000000000010110111000000000010000000000000
010000100000000101100110110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
.logic_tile 27 21
000000001110000111000000011001000000000000000000000010
000000000110000000000011110001000000000001000000000000
011110100000000111000000001101100000000010000001000100
000000000100010001000000000101100000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
110001100001011000000111000000000000000000000000000000
010000000000000001000011100000000000000000000000000000
000010101100001000000000010011100001000010000011000000
000101000000001111010011010011001011000000000000100010
000010100000000011100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001011000000000010000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 28 21
000000000000010001100110000001111110101001010000000000
000000000000000001000010001011101000100101010000000000
011000000001101011100110010101100000000000000000000000
000000000001010011100011100000100000111111110000000000
110000000000000011000000001001001101101001010000000000
110000000001001001100010100011001010101010010000000000
001000000000000111000110010101001001111010110101000001
000000000000000011100010001001011000110110110000000001
000010100000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000001100000001100000000111101001110011110100000011
000000000000000001000000001101011100110010100010000000
000000000000001000000110101101101011101001010100000001
000010100000000001000100001111101001101010010000000010
010000000000001101010110101001101000110010100111100000
010000001000000011000000000101111110110001110000000000
.logic_tile 29 21
000000000000001101100110001011111000000000110000000000
000000000000001101000011100001101100000001110000000000
000000000000000011100011110111001000000110000000000000
000000000000001101100011110001111111001010000000000000
000100000000001001000111101001100000000000100000000000
000100000000000001000110011011001001000001000000000000
000000000000000001000111010001001100000001110000000000
000000000000000001100110001101011010000000110000000000
000011101100011001100110111101101001111100010000000001
000111100000100101000011001101111001111100000001000000
000000000000000000000110110111000000000000100000100000
000000000000000000000010010111001101000000000000000000
000000000000000111000111111001101100010100000000000000
000000001110001001000110000101101001100100000000000000
000000000000000000000000001101001010000010110000000000
000000000000000000010000000101101111000000110000000000
.logic_tile 30 21
000001000000000001100000000111011000100100000000000000
000010100000000000000011001101101111110100000000000000
000000001110000001100000010001000000000000000000000000
000000001000000000000010000000100000111111110000000000
000000000000000001100111110011100000000010100000000000
000000000000001001000110000101101111000010010000000000
000000000000000011100000011001101101011011110000000000
000000000000000000000010001111111100101011110000000000
000000000000000000000111110101011111011011110000100000
000000000000000000000111110101101110101011110000000000
000000000000000111000111101011100000000000010000000000
000000001010000000100010001101101011000000000000000000
000000000000000000000010011011000000000010100000000000
000000000000000000000011100101101111000010010000000000
000001000000001111000000010101100000000000100000000000
000010000000000111100010110001001010000000000000000000
.logic_tile 31 21
000000000000001000000110001101011010000100000000000000
000000000000000001000010110101101010001100000000000000
011000000000000001100010011001111101101000000000000000
000000000000001101000110001011111001100100000000000000
110000000000000001100000001111101011101000000000000000
110000000000000011000011010111101011100100000000000000
000000000000001001000010011111111101101000000000000000
000010000000001011000110001101011001100100000000000000
000011000000001000000000001011101011101000000000000000
000011000000001011000000000101101011100100000000000000
000000000000000000000110111011001000110011110100000001
000000001000000000000011100001011001010010100000000000
000000000000001000000011111111000000000011000100000000
000000001010011011000010001001001000000010000000000010
000000000000000001100000001011011000110011110100000110
000000000000000000000011001111001111010010100000000100
.logic_tile 32 21
000000000000001000000111100000000000000000000000000000
000000000110001011000100000000000000000000000000000000
011000000000001011000110010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
110010100000000000000000010011101000011011110000000000
010001000000000000000010000011011000101011110000000000
000000000000001000000111000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000001000000000000011001101011000100000000000000
000000000000101111000011111101011001001100000000000000
000000000000000001100111000111100001000010100000000000
000010000000000000000000000111101101000001100000000000
000010100000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000110001001111001110011110110000000
000000000000010000000000001001101010010010100000100100
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000011100000000000000010000000000010
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000001001000000000000000000000010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000001110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000010000100000000
000100000000000000000000000001000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 4 22
000000000000000111000000000000000000000010000000000000
000000000000000000100000001101000000000000000000000001
011000000110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000000000000000000011000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
010000000000000000000000000001000000000010001000000000
.logic_tile 5 22
000000000000000011000010000000000000000000000110000000
000001000000000000110100000111000000000010001000000000
011000000000000000000000000000000000000000000100000010
010000000000000000000000001001000000000010000001000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100100
.logic_tile 6 22
000000000110000000000010010101001011101001010101000000
000000000011011001000111000011101101101010010001000001
011001100000000000000111011001101010101100010100000000
000010100000001011000111100011101010111100010000100000
010000001000001111100011110000000000000000000000000000
010000000000000111100111110000000000000000000000000000
000110000000000000000111101111011000101100010101000010
000110100000000000000100000011101010111100010000000010
000001000000000111000111001001101000101100010110000000
000000000000001001000010011011111011111100010000100000
000010100000000001000000001001001100101100010100100001
000001001110000000000010000011011010111100010000100000
000000100000000000000010001011001100101100010100000100
000001000000000000010100001011011011111100010000000000
000100000000000111000000001111111010101100010100000001
000000001100000000000000000011011010111100010000100000
.logic_tile 7 22
000000101010001011100011101011100000000010000000000000
000000001101000001000100000101000000000000000000000000
011000000000001011000111100011100001000000000001000000
000000000000010001000000000001101001000000010000000010
010100000001000000000011011001100001000000010000000000
110100000000000000000111110001001010000000000001000000
000000000000001011100111100001001101000000000001000100
000000001110000001000000001101011010100000000000100000
000000000000000000000000001001001001010000000000000000
000010100000000000000011111101011101000000000000000000
000000000000000111000000000000000000000000000000000000
000000001010000000100010010000000000000000000000000000
000001000000000011110000000000000000000000000100000000
000010100100100000100000000111000000000010000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 22
000000010000000000000000001000000000000000
000010110000000000000000000111000000000000
011000010000000001000111101000000000000000
000100011100000000100100000011000000000000
010001000100000001000011101000000000000000
110010000000000000100011011111000000000000
000000000001000001000000001000000000000000
000000000000000000000000001001000000000000
000000000000110011100011100101000000001000
000000000100110000000000000101100000000000
000000000001000011100000000000000000000000
000000001010101001000000000011001101000000
001000000100000001000000000000000001000000
000010100000000000000010010111001100000000
010000000011110001000111001000000000000000
110000000001100000100000000001001111000000
.logic_tile 9 22
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111000000001000000000000010000000000000
000110100001010000010000000001000000000000000000000100
010100000000000001000010000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000110111100000000000000000000000000000000000
000010000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100101000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000010000000101000000000010000000000000
010100000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 10 22
000001000010001000000111100000000000000000000000000000
000000100000000011010000000000000000000000000000000000
011110000000000001000111100000000000000010000000000000
000100000100000000100000001011000000000000000000000100
110000001100001000000111100001101110100001010000000000
110000000000001111000100000011001000110011110000000001
000001000000000011000000000111101100000010000000000001
000000000000000000100010111011011010000000000001000000
000000000110000000000111000000000000000000000000000000
000000000000001101000111110000000000000000000000000000
000010001011001000000000000101000001000000100001100000
000000000000111111000000001001101001000000000000000000
000001000000001000000111001000000000000000000100100000
000010000000000011000000000011000000000010000000000000
010010101010000111000000001000000000000000000100000010
110000000000000000100000001101000000000010000000000000
.logic_tile 11 22
000000100000000001100011111001100000000001000000000000
000000000001011001000011000001000000000000000000000000
011010100000001011000000001001011100111000000000000000
000000101100001111000010011101001010111100000000000000
000001001000001001000111000001100000000001000000000000
000000000000000001010000001111000000000000000000000000
001000000000001011100000000011100000000000110000100000
000000000000000001000010010011101001000000100000000000
000000000000000111000010011011001110111000000000000000
000000001010101011100110001001101101111100000000000000
000010101110000001000000010101001011110011110100000100
000000001110001001000011111001101010110111110000000000
000000001011000000000111101111000000000011010100100100
000010100001011001000111010101101001000011110000000000
010010000110000000000000000011000001000011010100000000
000000000000000000000000000001001100000011110000100000
.logic_tile 12 22
000001000000000011100010101011111000000110100000000000
000110000000010011100111100011011110001111110000000000
011000100000100011000111110111101101111001000000100000
000001000001000000100011001001011000111010000000000010
000000001010001111100111001001011000110001010000000000
000000101110010001100000001001001010110000000000000000
001000000000001111000010011101101010110001010000000000
000000000001010001100111001101011110110000000001000000
000000100110010111000000011111101010001111110000000000
000001001001111101100010001101001001000110100000000000
000000001110000001000000001001001101111001000000000001
000000100000000001100000000101001000111010000000100001
000000000110001001000000000000000000000000000000000000
000110000000001101000000000000000000000000000000000000
000000000001010111100000000000000000000000000100000000
000000000001000111000000000011000000000010000001000000
.logic_tile 13 22
000000000010001001000000000111101101111001000000000000
000100000010001111000010000101101001111010000001000010
011000000000101000000011100001011001110001010000000000
000000100001000011000111010001011101110000000000000000
010000000000100101000011111101101100101000000000000000
110000001111000000100010001011011110100100000000000000
000000000110101000000111101001001110001100000010000000
000000000011010111000100000011111011000100000000000000
000110100011000001100011110001101111000010000001000000
000100000100001111000111100011101100000000000000000000
000011000110001111100011101011011000001100000000000000
000011100000001011000011010011101111000100000000100000
000000000000001111000111011000000000000000000100100000
000010000001011011100110111101000000000010001000000100
010000001000000000000000011000000000000000000100000010
000000001010000011000011100111000000000010001000000000
.logic_tile 14 22
000000000000001011000111111101111111101000000000000000
000000000000000001000010001001111011100100000000000000
011000100000100011000010001001000000000000110000000000
000000000010010001100110010111101101000000100000000010
110000000010000000000000001001111000000100000000000000
010101000000000000000000001111011000001100000000000000
110001000000000111000010000111000000000000000000000001
100010001100000000010011001111000000000001000000000000
000000100000000000000111000001000001000011010000100100
000001001000001111000011110011001000000011000000000000
001000000000100000000111000101101111101001010100000010
000000001110010000000000000111011101101010010001000000
000001100100001011100111000000000000000000000101000000
000101100000001111100110110000000000000010000000000001
000000100001101111000110010111101111101001010101100000
000100000001011111000111101001011101101010010000000000
.logic_tile 15 22
000100001000100000000111100011011010000110100000000000
000100000110010111000100001101001101001111110000000000
011001001010000111100111001011101111000110100000000000
000010101110000000100111001101101110001111110001000000
110000000000001011100011110001001011001111110000000000
110000000000000001100011010011101100000110100000000000
000000000000000111000111101101101010101000000001000000
000101000111011011000011010011101011100100000000000000
000000000000000011000000001001111001111100000001000000
000000001110000111100010011001011010011100000000000000
000000000000001011000000010000000000000000000000000000
000000000000001011100010110000000000000000000000000000
000010100100000011100010000000000000000000000100100000
000001000010000000100100000001000000000010000000000000
010100000001010000000000011000000000000000000110000000
000000000000101001000011101111000000000010000000000001
.logic_tile 16 22
000000001010000001100000000101000000000000110000000100
000000101000000001000010010101101100000000010000000000
011000001100001101110110010111101011001111110000000000
000000000000000111100011010111011101000110100000000000
000001100001011111000011010011001111101000000000000000
000000000000000111000010000111111000100100000000000000
000000000000001111100010000101111101111001000000000100
000000000000001011000110010001011000111010000010000001
000000100000111111100010001101101111101000000000000000
000001000000101111010000001101111000100100000000000000
000000000000001011000110110001000001000011000000000000
000100101010001101000111110011001110000010000000000000
000000000000101111010000011101101011110000000100000000
000000001110011011000010111001001100110001010000000011
010110000000001111000000001001000001000001000101000010
000001000000000001110000001001101100000011000000000000
.logic_tile 17 22
000000000000001000000111100011101111000110100000000000
000000000000000001000011100111111011001111110000000000
011000000000011101100010000001001011111100000000000000
000000100000001011000110000011001000011100000000000000
010010100110001001000011101001000000000001000000000010
010001000000011111100100001001100000000000000001100100
000000000110001111000111011101011001110110000000000000
000010000000000001000110110101101011110101000001000000
000000000000100011100110011101001101000011010000000000
000000000110000000000111100101011101000011000000000000
110000000000000001100010111011000000000001000100000000
100100000000001111000011010011100000000000000000100001
000000000000000111100000011001100000000001000110000110
000000000000000000100010100011100000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
.logic_tile 18 22
000010000101001101100000000000000000000000000100000010
000000000000000011000010000101000000000010000000000001
011000000000100011100010001011101000110011110100000000
000010100000000000100000000001011000110111110000100010
000000000001000011100000010101101110110000000110000010
000001000000000001000011011011101111110001010000000001
001000000000100000000011001111000000000000000110000000
000000000000110000000110011001000000000001000000000000
000000000001001000000111011000000000000000000100000000
000010100000000111000011011011000000000010000001000001
000100001100111000010000010001001100110000000110000001
000110100001111101000011011111001101110001010000000000
110010100010001111000111010101001111110000000110000001
000001000000000111000111011011001011110001010000000000
010000100000010000000000000000000000000000000100000100
000000000000010000000000001101000000000010000000000000
.logic_tile 19 22
000000100000000111000111100000000000000000000000000000
000001000000000000000111000000000000000000000000000000
011010000001001000000110010001111000111100010000000010
000001000000100011000010000011011010111100110000000010
110000000000101111000110000000000000000000000000000000
010000000000011101100011000000000000000000000000000000
000100000000000001000000001011101001110001010000000000
000000000000000000010010110011011001110000000000000000
000011100000000011000000001111111010000110100000100000
000010000000010101000011110111011100001111110000000000
001000000100001111000000000101001010111001000001000000
000100000000000111100000000001011011111010000000100000
000000000000000000000000000111100000000001000000000000
000000000000000000000000001001100000000000000000000000
010001000000000101000000000000000000000000000100000000
110000000000000011000010011001000000000010000000000000
.logic_tile 20 22
000000001000001001000111110101111000100000000000000000
000000100000001111000110001001011000000000000000000000
011100000000001111110011001001101110000000000000000000
000100000000100001100000000001001011100000000000000000
010000000001011000000011110001011101000010000000000000
110000100000100001000010001011011100000000000000000000
000000000000101111100000001011011010100000000000000001
000000001001000001100000000011001010000000000000000010
000000000000001000000111111011000000000010000000000000
000000000000000101000111011011101111000000000000000000
000010000000000101000010010000000000000000000000000000
000000000000001001000111010000000000000000000000000000
000000000000000011000010000101100000000001000000000000
000000000000100000000100001001000000000000000000000000
010011001100000000000000000000000000000000000100000010
000010001010000000000000001001000000000010000000000000
.logic_tile 21 22
000000000100001001100011001001000000000001000000000000
000000000001001011000111010101000000000000000000000000
011000000100100111100011111011011000000010000000000000
010010100001000001000111101001111110000000000000000000
000000000000000000000010001001000000000000010000000000
000010000000101001000100000101001111000000000000100001
111011100000000001100000001001100000000011000010100100
100011000000000000000000001011000000000010000001100000
000000000111110000000110100001000000000010000000000000
000000000000011101000010011101100000000000000000000000
001000000000000000000110001001011110000010000000000000
000000000000100000000000000111011010000000000000000000
000000000000000000000010000001100001000000010010000010
000000101000000111000011011001001000000000110000000010
010000000000011000000011100011000000000011000100000000
000100000010100111000000001011001111000011011000000000
.logic_tile 22 22
000000000001000101000010100001000001000011010000100100
000000000000100000000010000011101000000011000000100000
011000000000100000000010100000000000000000000000000000
000100100001000001000000000000000000000000000000000000
010000000000100000000111000101100001000011010000000010
110000000000010001000100000011001000000011000000000100
110000001000000000000010101001011010000010000010000000
100000001110000101000000000101111000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000011010000000010
000000000000000000000000000011101000000011000001000000
001001000000000000000000000000000000000000000101000001
000010100001110000000000000101000000000010000000000000
.logic_tile 23 22
000000000000000000000110000000000000000000000000000000
000000000000100000010011010000000000000000000000000000
011000001010010000000010100111101001110001010000000000
000000100000000000000100000111011001110000000000000000
010010100000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000001010000000000000111101001001101010000000000
000000000000001101000010110111011011001100000000000000
000010000000000000000000000011101000110110000000000000
000100000000000000000000000111111001110101000000100000
000000000000010000000110100111101001110001010000000000
000000000000100000000000000111011010110000000000000000
000001000001001111000011000000000000000000000100000010
000010100000100111000000001111000000000010000000000000
011000100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 22
000010100000000011100111110000000000000000000000000000
000101001110000001100111100000000000000000000000000000
011010000000000011010010011011100001000011010010000100
000000001000000011100010001101001001000011000000000000
110000000000000011100000000101011011000011010001000000
110000100000001011000000001011001111000011000000000000
000000000000001111100000010001001001000011010001000000
000000000000001011100011011111011101000011000000000000
000000000000000000000011001001001101111100010000000100
000000000000000000000011100001011001111100110000000000
000000000110000001000010011011100000000000000010000000
000000000000000111000111010011100000000001000000000000
110000000000100000000011100111111001000011110000000000
100000000000010000000111100101101010000011100000000000
000000100000000000000010010000000000000000000100000000
000100000000000000000111101001000000000010000000000000
.ramt_tile 25 22
000001010000010000000011111000000000000000
000000111100000000000011010101000000000000
011001010000001000000000001000000000000000
000010010100100011000000001011000000000000
110000000110000001000010000000000000000000
110010100000000000100100001101000000000000
000000000110100011100000000000000000000000
000000001010010000000000000111000000000000
000001000000000111000011100001000000000000
000011000001000000000000000101100000000000
000010100001000001000111010000000001000000
000000000000100000100011010011001100000000
000000000000000000000111000000000001000000
000000000000000001000100001001001101000000
010000100000000000000000011000000000000000
010001000000000000000011001111001101000000
.logic_tile 26 22
000000000000000111100110000001101000111001000000000001
000000000100000011000011011001011110111010000010000000
011000100000000001100000001101100000000000000000000000
000001100000000000000000000101000000000001000001000000
110100000000010000000000000000000000000000000000000000
110100001110100000000000000000000000000000000000000000
000010001010011011100011100011101111110001010000000000
000010100000000101010010101111001011110000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000001000000001001000000001111000000000010000000000000
000000001010000101100010011000000000000000000110000000
000100000000000000100111001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000100000000000000000011110001000000000010000000000000
.logic_tile 27 22
000000001100010011000000010011011001000011010000000000
000000000000101001100011101011011101000011000000000000
011001000000000000000111100000000000000000000000000000
000000000001000011000100000000000000000000000000000000
010000000000001011100000010111001010110001010001000000
010000000000000001000010110011011000110000000000000000
000000000001000000000000001101000000000001010000000100
000000000000100000000000001011001101000010010000000000
000000000000001011000111011111101011000011110000100000
000000000000000111100011011111111100000011100000000000
000010000000110000000110010111011000111001000010000000
000000100001110011000011010101001011111010000000000000
000100000110000101100000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
010000000000010000000110100000000000000000000100000000
000001000000000000000011110001000000000010000000000000
.logic_tile 28 22
000000000000000000000000011000000000000000000100000000
000000000000000011000011110001000000000010000001000000
011100000000001111000000001000000000000000000100000000
000000000000001111100011100001000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000001001000000000010000001000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
001001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000010100000000000000011101000000000000000000100000000
000001000001010000000000001001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000000000000
.logic_tile 29 22
000000000000000000000011100011111000101000000000000000
000010100000000000000010001101001110011000000000000000
011000000000001101100110100111111100010100000000100000
000000000000000001100100001011001100100100000000000000
010010001110000111000110011011111000011000000000000000
010001000000000000000010000101011110001000000000000000
000000000001000011100000000111111100000011110000000000
000000001000001111000000000000010000111100000000000000
000000000000001111000110001011100000000010000000000000
000000100000000001100000000101000000000000000000000000
000000000000000001100000000001101100000010000000000000
000000000000001001100010001001001011000011000000000000
000000000000000111000000000101111000101000000000000001
000000000000000000100000000101001110011000000000000000
000000000000000001100000011000000000000000000110000000
000000000000000000100011001111000000000010000000000000
.logic_tile 30 22
000000100000000000000000000011101110000010000000000000
000000000000000000000010000011011010000011000000000010
011000000000000000000110010001111101101000000000000000
000000000000000000000110010111111110100100000000000000
010000000000000001100000000000000000000000000101000000
010000000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000011000000000010000010000000
000000000000001011100011101000000000000000000100100000
000000000000001101000100001001000000000010000000000000
000000000010000001000000010000000000000000000100000000
000000000000000000000011101011000000000010000001000000
000000000000001111100000001000000000000000000100000000
000000000000001101100010000101000000000010000001000000
000101000000001000000000001000000000000000000100000000
000010000000000111000000001001000000000010000001000000
.logic_tile 31 22
000000000000001011000110010011100000000010100000000000
000000000000000001000011000101001001000001100000000000
000000000001000011100110000000000000000000000000000000
000000000001110000000010100000000000000000000000000000
000010000001000011100000001001011001000100000000000000
000001001110100000100000001101011010001100000000000000
000000000010000111000110001001001100011011110000000000
000000000000000000000100001011011110101011110000000000
000000000000000000000000001001001001000100000000000000
000000000000000000000011101001011010001100000000000000
000010100000000011000110101011100000000010100000000000
000001000000000000000110000001101111000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001100000001111101100011011110000000000
000000000000000000000000000001011110101011110000000000
.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000001011111111000110100000000000
000000000000000000000000001101001110001111110000000000
011010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000001011010010100000000
000000000000000011000000000000001001100101100000000100
.logic_tile 2 23
000000000000001000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001010110001101111111110110000000000000
000000000000001001100000000001011100010110000000000010
000000000000011000000010001101000001000000100000000000
000000000000100001000000000001001110000000110000000000
000000000000000000000000001101000000000000100000000000
000000000000000000000000001101001000000000110000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011101110110000001000000
000000000000001101000011001001111100010110000000000000
.logic_tile 3 23
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000001001100111010000000001000000001000000000
000000001010000001000010000000001010000000000000000000
110000100000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000101000000000000001001110011000000000001
000000000000000000000000010000001001001100111110000000
000000000000000000000011010000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001101110011000000000000
.logic_tile 4 23
000000000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 5 23
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
011000000000000000000110101000000000000000000101000000
000000000000000000000000001001000000000010000000000000
110001000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 6 23
000100000001010001000000000000000000000000000000000000
000100000000010000100010000000000000000000000000000000
011000000000000111100000000001101011000011010001000000
000000000000001111100000000001011000000011000000000000
010001000110000000000110101000000000000000000100000010
010000100000000000000100000101000000000010000000000000
000010100000000001000000000000000000000000000000000000
000001001111010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000101000000
000000000000000000000011101111000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000011011011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 23
000000000000000101100000000111000001000011000000000000
000000000000000000100010001101101101000010000010000000
011000000001010000000111110000000000000000000000000000
000000000110100001000011000000000000000000000000000000
110100000000000111000010000001000001000000010010000001
010000001100001001000000000101001010000000110000000000
110100000010000011100000000001000001000011000000000000
100000000000000000100000000011101001000010000010000000
000000000110000001000000011101000001000011010010000001
000000000000000000000011111001001000000011000010000001
000000000000000001100000001000000000000000000100100000
000010000000000000100011000111000000000010000000000000
000100000000000001100000000000000000000000000100000010
000100000000000000100011100111000000000010000000000000
010110001010001000000000001000000000000000000100000000
000100000000001001000000000011000000000010000001000000
.ramb_tile 8 23
000000001000100000000111000000000000000000
000000010000010000000111100011000000000000
011000000010010000000010000000000000000000
000000000000000000000100000101000000000000
000000000100010001000000000000000000000000
000100100000100111100000001001000000000000
000000000000101000000000000000000000000000
000000000001011011000000001001000000000000
000110000000000000000011100011000000000000
000100000000001001000100000111100000000100
000010101011011000000000001000000001000000
000101000110101111000000000101001111000000
000001000000000001000000001000000000000000
000010100000000001000000000011001010000000
111000000000000001000000010000000001000000
110000000000000000100011000111001001000000
.logic_tile 9 23
000001001110000111100000011011000000000000000001000000
000000100010000000100011000111000000000001000000000000
011000100000000001000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000010001000001000001010100000000
000001000100000000000010000001101000000010010000000000
110011100001000111000000000000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000001000000000001000000000101000001000001010100000000
000010100000010000000000001101101000000010010000000000
000001000000000011000000001111000001000001010100000000
000000000000000000000000001101001000000010010000000001
.logic_tile 10 23
000001001100100001100011101111001101101000000000000000
000010100001000111000011101001011111100100000000000000
011000000001010000000000011011100001000000110000000000
000000000000000111000011110011001110000000100000000000
010100000000001000000000000000000000000000000000000000
010100100000000001000000000000000000000000000000000000
000000100001010000000000000001011000101100000000000100
000001000100000000000000000101001000111100000000000000
000000000000000000000110101001000000000011000000000000
000000000000000011000000000111101100000010000010000000
000000000000001011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000100000000001011100000000111000000000010000000000000
011000001000001011110010000000000000000000000000000000
000000000000000101100100000000000000000000000000000000
.logic_tile 11 23
000000000001010000000110111011111111110001010000000000
000000001110110000000111001011011001110000000000000000
011000000000000011100000000000000000000000000000000000
000000000000010011000011010000000000000000000000000000
010000001110000000010010001001101001100001010010000000
010000001110000000000110010001011100110011110000000000
001000000000000000000000000101011101010000000011000000
000000000000000011000000001101101010000000000000100100
000100001100000111100010000011011100000110100000000000
000010000001010000000010011101111101001111110000000000
000000000000001001000111000000000000000000000100000000
000000000100001111100110011111000000000010001000000010
000001000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
010000100000000000000000000000000000000000000100000010
000001000000000000000010010011000000000010001000000010
.logic_tile 12 23
000000000000000000010111110101101101000110100000000000
000000000001001011000110110011111101001111110000000000
011000000001000011100011100111101010101000000000000000
000000100000000000100100001111011001100100000000000000
110000000000001001100110100101011100000110100000000000
110000000001010001000011111001101000001111110000000000
000010000000001111000111111111001101001111110000000000
000000000000000001100011000001011001000110100000000000
000000000001011111000010011011001110001100000000000000
000000001001001011100110000101001010000100000000000000
000000001101101111100010011111111011101100000000000010
000000000001010111100011000111111010001100000000000000
000000000000000011110111001011101011001100000000000000
000010100100000111100111100101101100000100000000000010
010000000000001111000110000000000000000000000100000000
000000000001000011100000000011000000000010001000100000
.logic_tile 13 23
000000000100001001000011001111001011101000000000000000
000000100000100011100110011111011101100100000000000000
011000000001010101100000011011101010001111110000000000
000000000110101011100010111011011000000110100000000000
010000000000001000000110001101001111000100000000000000
010100000010000001000011010001011011000000000000000000
000001000000000111100111101001101110000110100000000000
000000100000010000100111110001111001001111110000000000
000010000001100111100111000011011110000110100000000100
000101000000010111000011110111101000001111110000000000
000000000000000001000010001011001100111100000000000100
000000000000001001000111111101011100011100000000000000
000001101110001001010011111011100000000000000000100000
000010101100101011100010100101000000000001000000000000
011000000000001000000011011000000000000000000100000000
000001000000000011000011101111000000000010000000000001
.logic_tile 14 23
001010000001010000000110111011001100111100000000000000
000001000001100000000111000001101001011100000010000000
011000000001000111100111001001111100001101010010000000
010000000000101001100110010101111001001100000000000000
110000000001000001000111010111001011000110100000000000
010000000000000111000010110111111010001111110000000000
000000000000001111100000001011101011000110100000000000
000000001011001011100000001111001000001111110000000000
000011001011000011000110010000000000000000000100000000
000011000000100000110011111101000000000010001010000010
000000100000000000000000000000000000000000000100000011
000000000010000111000011010101000000000010001000000000
001000001100000111000000011000000000000000000110000000
000000100000000000000011000111000000000010001000000010
010110101101000111010000001000000000000000000100000000
000001001110000000010011101001000000000010001001000001
.logic_tile 15 23
000010100000010001000110010111001000001100000000000000
000000001000100001000011110011011000000100000000100000
000000000000001111000000001011101001101000000000000000
000000000000001111000011100111011111100100000000000000
000000001000010001100010011001011100000110100000000000
000000000000100001000111000101001011001111110000000000
000000000000100001000111000111011110000110100000000000
000000001110010000100011011011101100001111110000000000
000010101000011001010010000111001011111100000000000100
000001000000101111100110000101111000011100000000000000
000010000001011001000010000101111000010010100000000000
000001001010100111100011101011111010110011110000000010
000001000000110001000111010001111011101000000000000000
000010000001100001100010000111011101100100000000000100
000000000000000101100000001011001001101000000010000000
000000000000000001000011101011111111100100000000000000
.logic_tile 16 23
000010100000100001100111011001100001000011010010000101
000001000010001111000011101111001000000011000000000000
011100001000000111100111000001100001000010000000000000
000100000000000001010010101001101010000000010000000000
000010000000000000000111100111001100001100000000100000
000000000000010111000000001001111101000100000000000000
110100000000001001000000001011011100000110100000000000
100000001000100111100010001111011100001111110000000000
000000000000001011100110000101111100010010100000000100
000100000000000111100011011111101001110011110000000000
000010000010000111100000010101011110110000000100000000
000010100110000000000010111001101010110001010000000100
000000000010000000000111011001000001000001010100000000
000000100000000000000111100101001110000001100010000001
010010100000000111000111100001011111110000000101000000
000101000001010000000111011001001001110001010010000000
.logic_tile 17 23
000000000001010000000111011011011110000110100000000000
000000001110100000000011001011111001001111110000100000
011000000001000000000000000111100000000001000001000000
000000000000000000000000001001000000000000000000000000
010000000111010000000111110000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000001011001000000001011101100000110100000000000
000000000000000001100000000111001011001111110000000001
000001000001010000000111110011111101001111110000000000
000010100001111001000011011011101010001110100000000000
000000100000011001000010000111001111101100010110100000
000000000100100101000010011111101100111100010000000000
000001000001001001000011110000000000000000000000000000
000110100000100011000011010000000000000000000000000000
000000000000000001000000010011000001000011010100100000
000000000010001001100010110111101010000011000000000000
.logic_tile 18 23
000000000000010111100111100001000000001111000000000000
000100000000000000100100000000100000110000110001000000
011110100001010000000000001000000000000000000100000000
000100000000100000000000000011000000000010001000100000
110000000000000000000000000000000000000000000000000000
010000001110000000010000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000010100000000000000000010000000000000000000100000001
000000100000000000000011110111000000000010001000000010
000000000000000001000000000000000000000000000100000100
000000000010000000000000000001000000000010001000000000
000000001100000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000001010000000000000001101000000000010001000000001
.logic_tile 19 23
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000001000001000010000000000000000000000000000000
000010101000001111000100000000000000000000000000000000
010000100001000000000111011001111011001111110000100000
110100000000000000000111100011101101000110100000000000
000000000000001000000000001001100001000011010000000000
000000000000000001000000000011001000000011000001000000
110001000110001000000011101011001010000110100000000000
100000000000000101000010010111111100001111110000000000
000000000001001101100000010000000000000000000110000000
000010000000001111000011001001000000000010000010000000
000000000001010000010000000000000000000000000100000010
000010000110100000000000001011000000000010000000000000
010000000010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 23
000000000000001101000111111101011010100000000001000000
000000000000001001000111110111001010000000000010100000
000001001010001000000000000000000000000000000000000000
000000100000000001000010110000000000000000000000000000
000000000000001101000000010001001101100000000001000000
000000000000001001000010000001001000000000000000000000
000000000000001111000000000001100000000000110000000001
000100000000000001000000001111101011000000100000000000
000000000001010101100010001011000000000000000000000000
000000000000100000010100000101101001000000010000000000
000000100000001000000000000011111000100000000001100000
000011001010000101000000000101001000000000000000000100
000000000001110000000000011001001100010000000000000000
000000000001110000000011100101111001000000000000000000
000010100000110101100000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
.logic_tile 21 23
000000000000010111000010011101111110100000000001000000
000000000000100001000010001011101000000000000000000000
000000000001010001100110010001011011000000000000000000
000000000000100000000011000001111010100000000000000000
000000000001011011100011110011011100000010000000000000
000000000000100101100010000011011101000000000000000000
000000000000000101100111011011101011100000000001000000
000000000000000101000110100001101011000000000000000000
000010000000001111100000001101011010000000000000000000
000000000000001011000010001101101011100000000000000000
000100000000000000000010010101101001010000000000000000
000100000000000000000010010001111010000000000000000000
000000000000000000000000001001100000000000000000000010
000000000000000000000000000111100000000001000000000000
001000000001001001000000000101111000000010000000000000
000001000001010001110000000101011001000000000000000000
.logic_tile 22 23
000000000000000011100000000001001100000011100001000000
000000000000001111100000001101001100000011000000000000
011000001101000000000000001101100000000001000000000000
000001000000100000000011011011000000000000000000000000
110001000000000000000010000000000000000000000000000000
110010100000001011000111000000000000000000000000000000
000000000000000101000010000011100000000000110001000000
000000000000001111100111101101101010000000100000000000
000001000000001001100010000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
001000000000100000000111001101111000111000000000000100
000000000000000000000010001101111101111100000000000000
000000000000000000000011000000000000000000000100000000
000000001000000000000000000001000000000010000000000000
010000000000000000000000001000000000000000000100000000
000010000000000000000000000101000000000010000000000000
.logic_tile 23 23
000001000000001000000000000011111101000011110000000000
000010000000001111000000001011101110000011100000000000
011001000000000000000011110000000000000000000000000000
010010000000000000000010100000000000000000000000000000
010000000000000000000111101000000000000000000100000100
110000000010000000000100001001000000000010000000000000
000000100010000001000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000011111101000000000010000000000000
000000000001000001000111000000000000000000000000000000
000001000000100000100100000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
010000000000000111000000001000000000000000000100000000
110100000000000000000000001001000000000010000000000000
.logic_tile 24 23
000000000010000111100110101001001111000110100000000100
000000000000001111000111011101011010001111110000000000
000100000000001011000011011101011001000110100000000100
000101000000000011100010001001001000001111110000000000
000000100001011011000000011101101011110110000010000000
000001000000001111100011011001011110110101000000000000
000000000000001011000011000001011111110110000010000000
000000000000010111100010110111011100110101000001000000
000010100001010000000111001101000000000001000000000010
000001001000000001000000000111000000000000000000000000
000000100000001011100111001011111111001101010000000000
000001000000001011100100000111001101001100000000100000
000000000000000000000000000001001100110011110000000000
000000000000001011000011001001111100110010100000000000
000000000000000011100110001011111111001101010000000000
000000001000001001100000000111001011001100000000000000
.ramb_tile 25 23
000001000000100111000011101000000000000000
000010110000000000000000000111000000000000
011000000000101000000000000000000000000000
000000000000011011000000000001000000000000
000010000000000000000000001000000000000000
000010000000001001010000001011000000000000
001000000000000000000000001000000000000000
000000000000000000000011001011000000000000
000000001100010000000000000101100000000100
000000000000001111000000000011100000000000
000000000000001000000111101000000000000000
000000000000001011000110000111001010000000
000000000000000000000111001000000000000000
000000000000000000000000000001001111000000
110000000000001101100000010000000001000000
010000000000000011100011001001001111000000
.logic_tile 26 23
000000000001010000000000000011111111001101010000000000
000100000000010111000010010001111001001100000000000001
011000000000001001000111010001101001110101000001000000
000010000000000111100111100011011111110110000000000000
110000000000001001000011110101011011110110000000000010
110000000000001111000011100111001101110101000000000000
000000000000111001000111101101001100010010100000100000
000100000001010001100011001101101111110011110000000000
000001000000001011000000000001111110001101010000000000
000010000000001101000000000001011010001100000000000000
000000000000000001100010001101111100001101010000000000
000001000000000000000111011001011110001100000000000000
000001000000000111000011101101011101110110000001000000
000000000010001011100010001101101101110101000000000000
010000000010001000000000001000000000000000000100000000
000000000000001011000011010111000000000010000000000010
.logic_tile 27 23
000000000000000101100111110101111001000110100001000000
000000000000000000100111000101001011001111110000000000
011000001000001011100111101101100000000001000000000000
000000000000001111000000001001000000000000000000000000
010000000000000011010010100001001100111100010000000010
010000000000000000100100001101101111111100110000000000
000000000001110111000011000011011000000011110000000000
000000000001011001000100000001001101000011100000000000
000000000000000001100011000000000000000000000000000000
000000000000010111000010010000000000000000000000000000
000000000000000011100011101000000000000000000100000011
000000000000000000100100000011000000000010000001000000
000000000000000000000110000000000000000000000100000000
000000001010000000000000001011000000000010000001000001
010000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000001
.logic_tile 28 23
000000000000000000000011101000000000000000000100000000
000000000000000000000100001111000000000010000000000010
011000000000000000000000000000000000000000000100000000
000010100000000000000000001101000000000010000001000000
110000000000000000000000010000000000000000000100000000
010001000000000000000011111111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000001000000
000000000000001000000000000000000000000000000101000000
000000000000000101000000001001000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000001000101100110111000000000000000000100000000
000000000000000000000010101111000000000010000001000000
.logic_tile 29 23
000000000000001000000111110001100000000000001000000000
000000000000001011000111010000001000000000000000001000
011000000100000011100111000101001000111100001000000000
000001000000000000000100000000101100111100000000000010
110000000000000000000111000001101000000011110000100000
110000000000000001000000000000100000111100000000000010
000000000000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000010111111101000110100000000000
000000000000000111000010110101001011001111110000000000
011000000000000011100010110001000000000000100000000000
000010000000000001100011101101001010000000110000000010
010100000000001101100110000000000000000000000000000000
010100000000000001100010010000000000000000000000000000
110000000000000111000111001011011001000110100000000000
100000000000000111000100001111011010001111110000000000
001000000000000000000011011001101100000110100000000000
000000010000000001000111000101011100001111110000000000
000000010000000011100110001001100000000011000001000000
000000000000000000100000001001000000000010000000000000
000100000000000000000000000001100000000000100001000000
000000010000000000000000001011001011000000110000000000
010000000000001000000000001000000000000010000100000000
000000000000000111000011001011000000000000000000000000
.logic_tile 2 24
000001000000000001000111110101101010110110000001000000
000000000000010000000010000011011010010110000000000000
000000000010000000000010001111011001000110100000000000
000000001000001001000111100011101111001111110000000000
000000000000001001000111001101000001000000100000000000
000000000000001011100011101001001010000000110000000000
000000000000001001100000001101011110110110000000000010
000000000000000001010010001101101000010110000000000000
000000000001010000000000001101000000000000100000000000
000000010000001001000000001011001110000000110000000000
000000000000000011100000010111011101000110100000000000
000000000000001001100011011001101111001111110000000000
000000001110000001100010000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000000000000011000000001001011110110110000001000000
000000000000000000000010001001101000010110000000000000
.logic_tile 3 24
000000000000001001100110000000001000001100111100000000
000000100000000001000011100000001000110011000001010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
010000000000000000000000000000001000001100111100000100
010000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000000
000000100000000000000000010000001001001100111100000000
000001010000000000000010000000001000110011000000000100
000000010000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000100
010000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
.logic_tile 4 24
000001000000001011100000000000000000000000000000000000
000010000100000111000011100000000000000000000000000000
000000000000000001000000000011000000000000100000000000
000000000000000000100000000101001011000000110000000000
000000000000000001100011010111011101000110100000000000
000000000100001001000010001011101101001111110000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100000000000100001000000
000000110000011111000011110001001011000000110000000000
000000110000000111100000000101001001110110000001000000
000000000000000000100010000001011000010110000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 24
000001100001000000000110010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
011000000000001001000000000001100001000001010100000000
000100000000000111000010001001001000000010010000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000001001100001000001010100000000
000000000000000111000010111101001000000010010000000000
110100000000000000000000001101100001000001010100000000
000100010000000000000000001011001001000010010000000000
110000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000001100000000000000000101100001000001010100000000
000000010000000000000000000101001001000010010000000000
000000000000001000000000001001000001000001010100000000
000000000000000001000000000111101000000010010000000000
.logic_tile 6 24
000100000000000000000110001011000001000001010101000000
000100000000001111000000001001101000000010010000000000
011000000000000001000110110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001100110000011000001000001010100000000
000000000000000000000000000111101000000010010000000000
110000000000000111000111011011000001000001010100000000
000010110000000000000011011101001000000010010000000000
000000010000000000000000001111000001000001010100000000
000000010000000000000000001001001000000010010000000000
000000000000001111100000001111000001000001010100000000
000000010000000101010011100101101000000010010000000000
000000000000000000000000000001000001000001010100000000
000000000000000000000000001001001000000010010000000000
.logic_tile 7 24
000010000100001000000010010001000001000001010100000000
000001000001010111000110000001101000000010010000000000
011000000000000001000000011011000001000001010110000000
000000000000000001000011110011001000000010010000000000
010000000000001111000110000101000001000001010100000000
100000000000001111000011101101101000000010010000000000
110100000000011011100011100101100001000001010100000000
000000000000000101000110000101001000000010010000000000
110000000000011000000000001011100001000001010100000000
000000010000000011000000001001101000000010010000000001
000000010000000001100010001101100001000001010100000000
000000010000000000000100001101101000000010010000000000
000001000000000000000000000111000001000001010110000000
000010110000001001000000001001001000000010010000000000
000000000000000000000000001101000001000001010100000000
000000000000000000000000000101001000000010010010000000
.ramt_tile 8 24
001000010000000000000011101000000000000000
000000010000100000000000000111000000000000
011000010010001101100110111000000000000000
000001010110001101100111111001000000000000
110101000000000000000110100000000000000000
110110000000100000000100001101000000000000
000000000000011001000000001000000000000000
000000001010001111100000000011000000000000
000001100000000000000010001101100000000000
000010101000000000000000000001000000001000
000000000000000011100000001000000000000000
000000000100000001100000000001001001000000
000010100000000000000011101000000001000000
000000010000000000000010001001001100000000
010000000001000001000000000000000000000000
110000100000000000000000001011001111000000
.logic_tile 9 24
001000000110000001100111100111100001000001010100000000
000010101100100000000000001101001000000010010001000000
011010100000000001000011010101000001000001010100000000
000001000100000001000011011111001000000010010000000000
011000000000000011100110000101000001000001010100000010
100000000000001111100010011011101000000010010000000000
110000000000000001100110000011100001000001010100000000
000000000000000000000000000101001000000010010000000000
110000000001000111000000001011000001000001010100000000
000000010001010000100010010101001000000010010001000000
000000011000000000000000000111000001000001010100000000
000100010000000001000000000001101000000010010000000000
000000010001000000000111111001000001000001010100000000
000000010000000000000111111101101000000010010010000000
000000000000001000010000001001100001000001010100000000
000000100000001011000000001001101000000010010000000000
.logic_tile 10 24
000000000100000000010011100001000001000001010100000000
000000000001010000000010011101101000000010010000000000
011000000000100001000000001011000001000001010100000000
000000100000000001000000000011001000000010010000000000
010001001101001001100111110000000000000000000000000000
100100000000100001000011000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000101000001000001010100000000
000000010000000111000000000101101000000010010010000000
000000010000000001100000000001000001000001010100000000
000000010000000000000000000101101000000010010000000000
000000001011000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 11 24
000001000100001111000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
011000000000001001100000001001000000000000000000000000
000000000000000001000000001011000000000001000000000000
110000001000010001100010100000000000000000000000000000
010010100000100000000000000000000000000000000000000000
000000000110000000000000001101011001000100000000000010
000000000000000000000011000001001011000000000000000000
000000000000000011100000000001011101000110100000000000
000001010000000000000011100111001111001111110000000000
000000000010000111000010001001001010101000000000000000
000000000010000000100100000111111100100100000000000000
000000000000100001000111000000000000000000000100000000
000000010000000000000100001111000000000010001000000100
010000000001010000000010000000000000000000000000000000
000000000000111011000000000000000000000000000000000000
.logic_tile 12 24
000000001100001011100011111101101101101000000010000000
000100000001010111100111010011111000100100000000000000
011000000000001111100111110001001111101000000000000000
000000000000000111100111110011011010100100000000000100
110000001110000011100000011001000001000011000000000000
010000000000001111000010001111001001000010000000000000
000000000000001101000111111101101110111100000000000100
000000000000000111100010110001001011011100000000000000
000000000100000111000110000111000000000000110000000000
000000010000010111000111010011101110000000010000100000
001000000000001111000000011111101000101001010100000000
000000000000001011000011010111011010101010010001000100
000110101100000111100110011001101000101001010100000000
000101010000000000000111011011111010101010010000000100
000001000000001001000111001101101000101001010110000000
000010000000000111100100000011111010101010010000000000
.logic_tile 13 24
000101000110100000000111110111111001101001010110000000
000010100001000001000111111011111000101010010000000100
011000000000101000000111100111111011101001010100000100
000000000100010111000100000101111010101010010000000000
010000000000000000000000000011111001101001010100000100
010100000000000111000000000001011000101010010000100000
000001000000011011100111100111111011101001010100000010
000000000001000111000111011001011010101010010000000100
000000000000000111100011101011111001101001010100000000
000000011001001111100111100101111000101010010000100100
000000000000000101000011100011111011101001010100000000
000010100000000000000010011011111010101010010000000100
000000100000000101100000000101111001101001010100000001
000000010000000000000000000011111000101010010000100000
000001000000100001000110100111011011101001010110000010
000000000001010000100010100011011010101010010000000000
.logic_tile 14 24
000001000000100000000000000001100000000000001000000000
000010000011000000000010000000001001000000000000000000
000000100000000111000000000000001000001100111000000000
000011100000000000100000000000001011110011000000000000
001010100000000000000000010000001001001100111000000000
000001101010000000000011010000001100110011000000000000
000110000000000000000000000000001001001100111001000000
000000000000000000000000000000001101110011000000000000
000000000000000111100000000000001001001100111000000100
000010111110000000000000000000001111110011000000000000
000110010000000000000111000000001000001100111000000000
000000000000000111010100000000001111110011000000000000
000000001010000011000000000000001000001100111000000000
000000010000000000100010000000001110110011000000000000
000001000000000000000011000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 15 24
000001000000001111100000010101000000001100110000000000
000000100000000001000010100000001100110011000000000000
011100000000100101100111000001001111101001010100000010
000100000001010000000110010001001110101010010001000000
110010000000001000000111101011011101101001010111000000
010000001000001111000100001101011100101010010000100000
000100000000000000000111111111101111101001010101000100
000000000000000000000110101001101110101010010000100000
000010000110000011100000010001111101101001010101100000
000000011100000011100011111101011100101010010000000000
000000011010001000000111101001001111101001010100100010
000000000000000111000100001111101110101010010000000000
000110000000001111100000001101111101101001010100100010
000101010010000011100000001001111100101010010000000000
000000001100001011100010100111101111101001010100000000
000010100000000111100110010111001110101010010001000100
.logic_tile 16 24
000000100000110000000000010000000000000000000000000000
000001101000010000000011110000000000000000000000000000
011011000000000111000000011111101010010010100000000000
000010100000000011000011011101111110110011110000000000
000000000010000001100010011011111110101000000000000000
000000000001000000000010000011111001100100000000000000
000001000001001000000110101111011010010010100010000000
000010100000001101000111100001011110110011110000000000
000000000111010001000111001011100000000000110000000010
000000010000101111100100000001001100000000100000000000
000000110000001001100011010001101010000100000000000000
000000100000001011010011011011101011001100000000000000
000100100110000001000010001101101100110000000100000000
000000010000000111000000001011001111110001010011000000
010000100000000000000011100000000000000000000000000000
000010001100000000010111010000000000000000000000000000
.logic_tile 17 24
000001000000000001100000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
011000000000000000000000010101100000000001000100100000
000001000000100000000010000001100000000000000001000000
110000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
001000000100100000000110000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000011111010100000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000001111000000000001000110000000
000001011100001111000000001001000000000000000010000000
010000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 18 24
000001100000001111000000000111111100000010000000000000
000010000000000001100010011101101010000000000000000000
011100000000000001000010000111001001000010000000000000
000100000000100000100000000101111010000000000000000000
110010000000000111100111100001101100100000000010000000
010001000000000101000000000111001000000000000000000000
000000000110100011100010000011100001000011000000000001
000000000000000011100011011011101001000011010000000000
000000000000000001100011111101111100101001010101000000
000000010000001111000011101101111100101010010000100001
000010110100000101000011100101111110101001010100000001
000000010001000000000110010001011110101010010000000011
110000000001000011000010100000000000000000000000000000
100000011010001111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
.logic_tile 19 24
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000010100011111100000011110010000000
110000001000000000000000000000010000111100000000000001
001010000000100011100000000101111110000011110010100000
000000000000000000100000000000000000111100000000000000
000000000000000000000000001000000000000000000101100010
000000010000000000000000001111000000000010000000000000
000001110001000111000010100000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100011100000000000000000000000000000000000000000000
011001000001000101000010000000000000000000000100000000
000000100000000000000000000001000000000010000010000100
.logic_tile 20 24
000010000000000111000010101111100000000000110000000001
000001001110000000000110101111101001000000100000000000
011000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000011111010000011110001000000
000000000000000000000000000000010000111100000000000000
000000000000000001110000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000010000001001000000011110000100100
000000011000100000000100000000010000111100000000000000
000000010000000111100000010001000001000000100000000000
000000000000000000000011011011101111000000110000000000
000000000001010000000000001001100001000000110100000000
000000010010100000000000001011001010000001110010000000
010000000000000000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
.logic_tile 21 24
001000000001000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000100001010000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
011000001110000000000000000011000001000011010000000000
010100001110000000000000000011101000000011000000000000
110000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000010000000001000000010000000000000000000000000000000
000001010001011001000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000100000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000100000000000001000000000000000000110000010
000000000001000000000000000011000000000010001000000000
.logic_tile 22 24
001010000001000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
011000001110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011010101000000000001000000000000000000100000000
000100001010000011000000001101000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 23 24
000000000100001000000000001101011010001111110000000000
000000000000000111000010011011111110001110100000000000
011010100000000000000000001001011100001111110000000000
000000001000000000000000001101011100001110100000000000
010010100000001001100011100000000000000000000000000000
110001000000000001010010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000010111000000010000000000000000000000000000
000000001010100000000011010000000000000000000000000000
000001000000000001000000000101100000000011010100000000
000010010010000000000000001001101010000011000010000010
000000000000000000000000001011100000000011010101000000
000010101010000000000000000011101010000011000000000100
.logic_tile 24 24
000000000000000111000010001001011010000110100000000000
000000000000001001100010001001001111001111110000000000
011000000000001111000010111001011001000110100000000000
000000001100001011000111101101001100001111110000000000
010000000000001001100011101001101011001111110000100000
010000000000000001000000000101001111000110100000000000
000000000000001001000000010101001010110011110000000000
000000000000001111100011100011011101110010100000000001
000000000000000111100111111011100000000001000000100000
000000010000000000100111101011100000000000000000000000
000000010000000011100011101000000000000000000100000000
000000000000000000100110011001000000000010000000000100
000000000000000000000011100000000000000000000100000000
000000010000000000000000001011000000000010000000000000
110000000000000011000010000000000000000000000100000000
110000000000000000100000001001000000000010000000000001
.ramt_tile 25 24
000010010000000111000011100000000000000000
000001010000000000000000001011000000000000
011000010001010000000000010000000000000000
000000010000001011000011010101000000000000
010000000000100011100011001000000000000000
110000000001001011000100000001000000000000
000010000000000000000011010000000000000000
000000000100100000000011000111000000000000
000000000000000000000000011111100000000000
000000000000000000000010111101000000000001
000011000000001001000000000000000001000000
000010100000000011000000000001001100000000
000000000000000000000000000000000001000000
000000010000101001000000000101001001000000
110011100000001000000000001000000000000000
010000100000000111000000001101001001000000
.logic_tile 26 24
000000001000000111000000000011100000000000000000000000
000000000000000000100010010101000000000001000000000010
011000000000000101000000001000000000000000000100000000
000000000100000111100010010001000000000010000000000000
010010100000000011100000001000000000000000000100100000
010001000001000000100000001001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000001010000000000000000000001000000000010000001000000
000000000000000011110000000000000000000000000100000000
000001000110000000000000001011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000001110100000000000000000000000000000000100000000
000000000101010000000000000001000000000010000000000000
.logic_tile 27 24
000000000000000101100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000110001001000010000000000000000000000000000000
110010100000001011100000010101000001000011010000000000
110001000000001111000011011001001001000011000000000000
000100000000010111000110110101101011000011010000000000
000010000000000000000011011101001011000011000000000000
000000000000000000000000001000000000000000000100000000
000000011110000000000000001101000000000010000000100000
110010110000000000000000000000000000000000000100000000
100000000001000000000000000001000000000010000000000010
000000000000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000010000000000001000000000000000000100000100
010000010000100000000000000001000000000010000000000000
.logic_tile 28 24
000000000000000011000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011000000010000001000000001000000000000000000100000010
000000000000000000100000000001000000000010000000100000
010000000000000000000000000000000000000000000100000010
010000000110000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000111000000
000000000000000000000000000011000000000010000000000100
000000000000001000000000001000000000000000000100000000
000100010000001111000000001011000000000010000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
010000000001000000000000000000000000000000000110000000
000000000000100000000000000001000000000010000000000100
.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000101000000000110010101100000000000001000000000
000001000000000000000010000000100000000000000000001000
011001000000001001100010110000000001000000001000000000
000010000000000001000010000000001001000000000000000000
000000000001000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001000001100111101000000
000000000000000000000011000000001001110011000000000000
000001000000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000100000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000001010000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000010
.logic_tile 2 25
000000001110000000000110001001101101000110100000000000
000000000000000000000111101111001000001111110000000100
011000000000001111100010001000000000000010000000000000
000000000000001111000000001001000000000000000000000110
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001111100000011101111101000110100010000000
000000000000000001000010101101011100001111110000000000
000000000000000111100010100011101001000110100000000000
000000000000000000000100001001011000001111110000000000
000000010000000011100000000101100001000000100000100000
000000010000000000100011101011001010000000110000000000
110000000010010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000000000000111100110001000000000000000000100000000
110000001010000001100100000111000000000010000000100000
.logic_tile 3 25
000010000000001001100110010000001000001100111100000000
000001000110000001000010000000001000110011000000010001
011000000001011001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000100
110000000000000000000000000000001000001100111100000001
010000000110000000000000000000001001110011000000000000
000000100001000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000001000000
000000000001010000010000000000001001001100111100000001
000000010000000000000011000000001000110011000000000000
000010000000000000000000000000001001001100111100000000
000000000100010000000000000000001000110011000000000100
000000000001110000000000000000001001001100111100000000
000000011010000000000000000000001001110011000000000100
010000000000000000000000000000001001001100111100000010
000000001010000000000000000000001001110011000000000000
.logic_tile 4 25
000000000000000000000011001101111111110110000000000000
000000000000000000000100001111101100010110000010000000
000000000000000000000000000111011010000110100000000000
000010000000000000000011011011111100001111110000000000
001100000000000001100110010011100000000000100000000000
000100000000000001000010001011101011000000110000000000
000000000001000011000111010011101100000110100000000000
000001000000000000100110001001101100001111110000000000
000000000000001001000111111101011111110110000010000000
000000000000001011000111100111101100010110000000000000
000000000000000011100111011011100001000000100000000001
000000000100000001100111100011001111000000110000000000
000100000000000111000011101101000000000000100000000000
000000000000000001100011100101001010000000110000000000
000000000000000011100111010001101110110110000000000010
000010000000001111000011111111101110010110000000000000
.logic_tile 5 25
000010000000101111000010011001000001000001010100000000
000001000001000001000010001101101000000010010000000000
011000000001000001000000000101000001000001010100000000
000011000000000001000000001011101000000010010000000000
010000000000000001110010000001000001000001010100000000
100000000000000000000100000001101000000010010000000000
111011100001011000000110001101000001000001010100000000
000000100000000001000000000011101000000010010000000000
110000100100000000000110000001000001000001010100000000
000000000000000000000000001001101000000010010000000000
000000110000000001100000001101000001000001010100000000
000001010000000000000000000101101000000010010000000000
000000000000000000000000000001000001000001010100000000
000010111000000000000000000101101000000010010000000000
000001000000000000000000000101000001000001010100000000
000000001010000000000000000001101000000010010000000000
.logic_tile 6 25
000100000000001000000000010000000000000000000110000000
000100000000000001000011111101000000000010000000000000
011000000000001000000110000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
010001000000000000000110010000000000000000000100000000
010010100000000000000010000001000000000010000000000010
000000001100000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000010001010000000000001011000000000010000001000000
000000010000000000000000001000000000000000000100000000
000000010000000000000011011001000000000010000000000010
001000000000000000000000001000000000000000000100100000
000000110000000000010000000001000000000010000000000000
010000000000000000000000000000000000000000000100000010
000010000000000000000000001101000000000010000000000000
.logic_tile 7 25
000000001100000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010001001000001
110000000000100000000000000000000000000000000000000000
010000000011010000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010001010000000
000010001010000011100000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100100000
000000000010000000000000000001000000000010001000000000
.ramb_tile 8 25
000000100000000000000000001000000000000000
000000110000000001000000001001000000000000
011000000000001011000000000000000000000000
000000000000001101100011000111000000000000
000000001110000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000000000000000001000000000000000
000000000000000001000000001011000000000000
000110000000000111000011101011000000000000
000101000000000000000111100011100000000010
000010000000000001000111000000000001000000
000000000000001001100000000011001000000000
000000000000000000000000000000000001000000
000100010000000111000000000001001000000000
110000000000000001000000001000000001000000
110000000000000000000000000011001010000000
.logic_tile 9 25
000000001010000001000000010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110010100000100000000000000000000000000000000000000000
010001000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100011000011100000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000000000000000000000000001000000000001010100000010
000000010001000000000000000011001001000010010000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 25
000001001111000000000000000000000000000000000000000000
000000100011110000000000000000000000000000000000000000
011001000000000001000011100000000000000000000000000000
010110000000000000000100000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
100000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011100010000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001100010000001001100000001011100001000001010100000000
000100010000000011000000001001001000000010010000100000
000010100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000000001000000001111100001000001010100000100
000000000100000000000000000011001000000010010000100000
.logic_tile 11 25
000000001000000011100011100001101011000110100000000000
000000001111110000000010001011001101001111110000000000
011001000000100011100000010000000000000000000000000000
000010000000010000100011010000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000101101000011100000000000000000000000000000
000000000000001001100111101101101100000100000000000000
000000000000000001000000000101001000000000000000000010
000010100000101000000000010001000000000000000000000000
000001010000010001000011111001100000000001000000000000
000000010000000000000111011111111000101000000000000000
000000010000000000000111111011011011100100000000000000
000000000000000000000000001000000000000000000100000010
000000011100000000000000001101000000000010000000000000
010000000000000011100000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
.logic_tile 12 25
001000000001000011000111001001011010010010100000000100
000000100000100000000000000001001101110011110000000000
011000000000010111100000000000000000000000000000000000
000000000001011111100000000000000000000000000000000000
010110100000000000000111110000000000000000000000000000
110100001000001001000111000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000011000110000000000000011111101010010010100000000000
000011110000000000010011000001101101110011110010000000
000001010110000000000000010101101110000110100000000000
000010011010000000000011111001111011001111110000000000
000000001010000000000011101000000000000000000100000000
000000010110000000000100001011000000000010000001000000
010000000000000000000000011000000000000000000100000010
000000000001110000000010010001000000000010000000000000
.logic_tile 13 25
001000000001010001000000010101111000010010100000000000
000001000000100000100011110101111111110011110000000000
011000000000000001100010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
010000000110000111100111111111001101101000000000000000
110000001101000000100110000111011100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000100001000000010010000000000000000000000000000
000000000000100001000110100000000000000000000000000000
000000010000000000000010001001101100000100000000000000
000100010000001111010110010101101011001100000000000000
000000000000000111100010000001100001000000110000000010
000100110000101011100000000111001101000000100000000000
000000000000000111000000000011001001101001010101000000
000000000000000000000000000001111101101010010000000000
.logic_tile 14 25
000000000000000011100000000000001001001100111001000000
000000000001010000000010010000001100110011000000010000
000010000000000111000000010000001001001100111001000000
000001001000000000100010110000001000110011000000000000
000001000010000000000111000000001000001100111000000000
000010000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000010100000101011000000000000001100110011000010000000
000000000000000011000000000000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000000010000000000000000000000001001001100111000000000
000000011011000001000000000000001010110011000000000000
000000100000100000000000000000001000001100111000000000
000000011001010000000000000000001011110011000000000000
000000000000010000000000000000001000001100111000000000
000000100000100000000000000000001000110011000000000000
.logic_tile 15 25
000000000000001111000000001001001100001100000000000000
000000001000000001000010010101001011000100000000000000
011000000000000000010000011111000001000010000000000000
000000000000000000000011011011001011000011000000000000
010000000000000000000110001101101100101100000000000100
010000000000000000000011101011011000001100000000000000
000101001000011001000111101011011000101000000000000000
000010000000101101100011011111111011100100000000000000
000000000000000001110111011000000000000000000111000000
000000011100000000000011000111000000000010000000000000
000001011110000000000011010000000000000000000100000010
000010010000000000000111100111000000000010000010000000
000000000000001111100000001000000000000000000100000000
000010011110011011100000001101000000000010000001000000
010001000000000001000000000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
.logic_tile 16 25
001110000000100111100111010101000001000000110000000010
000101000001001001100011100001101111000000100000000000
011000100001000111100111010011011110101000000000000000
000001000010100011100111111111001000100100000000000000
010000000001000001100111110001001010000100000000000000
010000000110100111000110001101101010001100000000000000
000011000010010111100011100001111100101001010100000010
000000000000000000000011000011001101101010010000000010
000010000000101111100011110001111110101001010100100000
000000010000011011000011011011101111101010010000000000
000000010000000000000000001001111100101001010101000000
000000010000000111000000000001101101101010010000000010
000010101000000000000011111101111110101001010101100000
000001110000000011000011110101101111101010010000000000
000010100000000011000010000101111100101001010100000000
000001000000000111100000000111101101101010010000100000
.logic_tile 17 25
000000001110100000010010010101111111110000000111000000
000000000001010000000011111111001101110001010000000000
011000000000000001000111000011011101110000000100000100
000001000000000000100100001111001101110001010000000001
000000000000010000000111100101011111110000000101000000
000001001010101111000111001111001110110001010010000000
000000100000001011000010000101011101110000000110000100
000001000000001011100100001111101000110001010000000000
000000000110101000000000000001011110110000000100100100
000000010001000011000010001111101101110001010000000000
000100010000100000000010000001011101110000000101000000
000000010000011101000110011111101001110001010001000000
000000001100001000010010000101011111110000000100100000
000000110000001011000110011111101011110001010000000000
010010100000100011100000000101111100110000000110000000
000000000001001101100000001111001110110001010000100000
.logic_tile 18 25
000010100000001001000110111101011000100000000000000000
000001000000000101000011110001101010000000000000000100
011000000000001001100111110001001111000010000000000000
000010000000000001000010101001001010000000000000000000
010010100011000001100010111001001111000010000000000000
110000001010101001000010000101011001000000000000000000
000000000000100111100010001101100000000000000000000100
000001000000011111100100001001101100000000110000000000
000000000000010001000111101011101010000010000000000000
000000010000000000100100000011101111000000000000000000
000000010000000000000011000011111110000010000000000000
000000010001011001000010010111101101000000000000000000
001000000000000101000010000000000000000000000110000000
000000010000001111100111111001000000000010000000000000
010001000110001101000000001000000000000000000100000000
000000000000001111110000000111000000000010000000000000
.logic_tile 19 25
000000000000001111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
011000001000001000000010010011111010000011010000000100
000010000000000111000110111101001000000011000000000000
010000000000000000000111000011111110000011110000000000
110100000000000000000010000000000000111100000000100000
000000000100000101000110110001101100000011110001000000
000010000110000000100010010000010000111100000000000000
000000100000000000000000010000000000000000000000000000
000000010000000101000010100000000000000000000000000000
000100010000101111000000000001101100000011110000000000
000000010000011111000011000000100000111100000001000000
000001001000000000000000011101100000000000000000000000
000010010000000000010011101101100000000001000000000010
000010000000001000000000000001011101101100010100000000
000001000000000101000000001111011001111100010000000001
.logic_tile 20 25
000000100000001111000110100011000000000000001000000000
000111000000001011010110000000100000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000010000000000000000000001110000000000000000000
000000101001000000000000000001001001111100001000000000
000000000001010000010000000000101100111100000000000000
000001000000000000000000000001001001111100001000000000
000000100000100000000000000000001110111100000000000000
000000000001010000000010000001001001111100001000000000
000000000001110000000100000000001100111100000000000000
000001010000010000000010000011101001111100001000000000
000010110000100001000110000000101110111100000000000000
000000000000000000000000000011101001111100001000000000
000000010000100000000000000000101100111100000000000000
000000000000000001000000000001001001111100001000000000
000000001010100001000000000000101110111100000000000000
.logic_tile 21 25
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000010000110
.logic_tile 22 25
000000000000000111100011100000000000000000000000000000
000000000001010011100100000000000000000000000000000000
011001000000100111100000000111011011110001010000000000
000000100000000000110000000001111000110011110000000010
010100000000000000000011101001000001000011000001000000
110100000000000000000000000011101011000010000011000000
000000000000000000010110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000010000000000000000000001000000000010000000000000
010010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000010011111000001000000110001000000
000000000000000000000111100011101011000000100000000000
000000000000000000000000011101011110110011110000100000
000000000000000000000010110101111100110010100000000000
000000000000100001100000010111000001000000110000000000
000100000000000000000011100011101011000000100000000000
000001000000000111100000000000000000000000000000000000
000000110000000111100000000000000000000000000000000000
000010010000000111010000001111000001000000110000000000
000100000110000011100000001001101011000000100000000000
000000000000000000000011101111100001000000110000000000
000000010000000000000000000011001001000000100000000000
000010000000001000000000010000000000000000000000000000
000000001000001011000011100000000000000000000000000000
.logic_tile 24 25
000001000000000001100110100001011011110011110000000000
000000100000000000000100001101011100110010100000000100
011010100000001000000111011101101100000110100000000000
000000000000001101000010101001001110001111110000000000
110010000000000000000110110000000000000000000000000000
010001000000000000000011000000000000000000000000000000
000000000000000101000000010001100000000001000000000000
000000000000000000100011000011000000000000000000000010
000000000000001001000000000000000000000000000000000000
000010110000001101100011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000010001000000000001001011011110011110000000010
000010110000000011000000001001111110110010100000000000
010000000000100001000000000000000000000000000100000000
000000000011000000100000001101000000000010000000000000
.ramb_tile 25 25
000000000000000000000111100000000000000000
000000011000000000000100000111000000000000
011000100001011001000000000000000000000000
000000000000001011100000000011000000000000
000010100000000000000011101000000000000000
000001000000000000000000001011000000000000
000010100000001000000011011000000000000000
000001000100000011000111000001000000000000
000000000000000111000011101011100000000000
000110100000000000000000000011000000000000
000000000000100001000000001000000000000000
000000000101001001000010010101001001000000
000000000000000101100000000000000001000000
000000010000010000100000001101001011000000
010000000000000000000000000000000001000000
010001000000000000000000001011001011000000
.logic_tile 26 25
000000000000011001100111100111001101110011110000000100
000000000000101011000100000101101001110010100000000000
011010000010000001000011110001011111001111110000000000
000000000000000000100111111001001001001110100000000000
110000000110000011000111111001101001001111110000000000
110000000000000001100110000111011100001110100000000000
000000100000000001000000000111100000000011010100000100
000011000000001111100000000101001011000011000000000000
001000000000000111100000000000000000000000000100100000
000000010000000000000011101011000000000010000000000001
000000000000000011000011101101000000000011010110000000
000000000000001001000000001011101000000011000000000000
000000000000000000000111111111011100101001010100000000
000000010000001001000110100101001011101010010010100010
000000000000000011000000001000000000000000000100000101
000000000000000000000000000101000000000010000000000000
.logic_tile 27 25
000000000001010000000000000101101100000110100001000000
000000000000100001000010101111001000001111110000000000
011000000000001101110000000101011001000110100001000000
000001000000001111000000001011001011001111110000000000
010100000000000111000110100101011100000110100000000000
010000000000001101000000001111011000001111110000000000
000000000000000000000000000000000000000000000000000000
000100000000001101000010010000000000000000000000000000
000000000000000101100011101000000000000000000100000000
000000010000000000100000000111000000000010000000100001
000000000000000000000011001000000000000000000100000010
000000000000000000000100000001000000000010000000000001
000000000000000000000011100000000000000000000100000000
000000010000000000000000001101000000000010000000000101
010000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000001000010001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010001
011000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
.logic_tile 2 26
000000000000000000000011011111000000000010000010100000
000000000000000111000010101011001111000000000000000010
011010000000001001000011001111000000000000100001000000
000000000000000111000100000101101011000000110000000000
010001000010000000000000011111001011000110100000000000
100000100000000001000010000001001101001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000011111001000110100010000000
000000000100000000000000001001111101001111110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001000000010000000000000000000000110000000
000000000000000011000100000000000000000010000000000000
000010000000000000000000000001000001000001010100000000
000001000000000000000000001001001000000010010010000000
.logic_tile 3 26
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
011010000000101001100110010000001000001100111100100000
000101000101000001000010000000001000110011000000000000
110000000000110000000000000000001000001100111110000000
010000000000110000000000000000001001110011000000000000
000000000001000000000000000000001000001100111100000000
000000000001110000010000000000001001110011000000000001
000001001110000000000000000000001001001100111100000000
000000000100000000000011100000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
.logic_tile 4 26
000000000000000011100111110001111110110110000001000000
000000000000000001100111110001001001010110000000000000
000000000000001001100110011111000000000000100001000000
000000000000000001000010001011101111000000110000000000
000100001000001011000000010101111110110110000010000000
000000000000001111000011110111101001010110000000000000
000000000001000000000111000001101100110110000000000010
000000000110000000000011000101001011010110000000000000
000100000000000000000111011111100001000000100000000000
000100000000000111000111000011101001000000110000000000
000000000000000001000111000011000001000000100000000000
000000000000001111100110011001101001000000110000000000
000010100000000011100010000011101100000110100000000000
000001000000001001100111000101011111001111110000000000
000000000000011000000000010011111010000110100000000000
000000000000001011000011000001111110001111110000000000
.logic_tile 5 26
000011000010101011100000000011100001000001010100000000
000001000100000001100000001101101000000010010000000000
011000000000000001000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
010000000000010000000110010011100001000001010100000000
100000000000100000000010000001101000000010010000000000
110000000000010000000000000011100001000001010100000000
000000001000000000000000000001101000000010010000000000
110001000100000000000000000011100001000001010100100000
000000000000001011000000000011101000000010010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000011100001000001010100000010
000000000000000000000000001101101000000010010000000000
.logic_tile 6 26
000000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
011010000000000001000111000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
010000000000000000000000000011000001000001010100000010
100000000000000000000000000001001000000010010000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000011000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000001100001000001010100000000
000000000000000000000000001001101000000010010000100000
000000000000000000000000001001100001000001010100000100
000000000010000000000000000011101000000010010000000000
.logic_tile 7 26
000000100000000111000111100101001100100101100000000000
000000000000000000100110111011001001001100110000000000
011000000000000001000011100111001100101001010000000000
000000000000000001000000001101011010110000000000000000
010000001100000001000000001011000001000001010100000000
100000000000001011000010111101101000000010010000000000
110000000000000000000110010011100001000001010100000000
000000000000000111000010001001001000000010010010100000
110000000000001111100010010101100001000001010100000000
000000000000001011100110000101001000000010010010000000
000000000000000000000000001011100001000001010100000010
000000001110001011000010001101101000000010010000000000
000000000000000111100000000001100001000001010100000000
000000000010000000110000001011101000000010010000000100
000000000000000000000000000011000001000001010100000000
000000001010000000000000000001001000000010010001000000
.ramt_tile 8 26
000000010000000111100000001000000000000000
000000010000000000100000000111000000000000
011000010000000011100000000000000000000000
000000010000000000000000000011000000000000
010000000000000001000011101000000000000000
110000000000001001100000001111000000000000
000000000000000001000000000000000000000000
000000000000000000000000000001000000000000
000000000000000011100011100001100000000000
000000000000000000000000000101000000010000
000000000000000001000000001000000000000000
000000000000001001100000000111001101000000
001000000000000001000000000000000001000000
000010100000000000000000000111001100000000
010000000000001001000111000000000001000000
110000000000100011100000000101001100000000
.logic_tile 9 26
000000000000000101000000000001111111101001010000000000
000000101100010000100000000101011001110000000000000000
011000000000000001100110011001111010100101100000000000
000000000000000001000010001111101000001100110000000000
010100000000000101000000001001101101101001010000000000
100110101110000000100000000011111001110000000010000000
110000000000000001100110000001111010100101100000000001
000000000110000000000000001011111111001100110000000000
000001001100001000000111100000000000000000000000000000
000000100000000111000100000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000001001010000000000000000011100001000001010100100100
000010000000000000010010000011101000000010010000000110
000000000000000000000000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
.logic_tile 10 26
000001001101011000000000010001100001000001010100000010
000010100000000001000011100011101000000010010000000000
011000000000000001000111100000000000000000000100000010
000100000000000001000000000000000000000010000000000000
010001000000000000000111110101000001000001010100000000
100010100000000000000111111001101000000010010001000000
110000000000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110001000000001000000000000000000000000000000100000000
000010100001010111000000000000000000000010000000000000
000000100000000001000000000000000000000000000100000000
000000000000010000100000000000000000000010000000000001
000000000000000000000000000011100001000001010100000000
000000000000000000000000000001001000000010010000000000
000000000000000000000000001101000001000001010101000010
000000000000000000000000001101101000000010010000000000
.logic_tile 11 26
000000000000000011100111110000000000000000000000000000
000000000000100000000111110000000000000000000000000000
011000000000000111100011000111011110010010100000000000
000000000000000111000000001111011001110011110000000000
010000000000000000000111001111101100000100000000000000
010000000000000000000011001011101111001100000000000000
000000000000000101100111001101101010101000000000000000
000100000001000111100100000111011000100100000000000000
000000001111000001100000010101000001000000110000000010
000100100000001111000010000011101000000000100000000000
000000001100000000000011001011000001000000110000000010
000000000000000000000110011001101010000000100000000000
000001000101010011000110000000000000000000000000000000
000010101101000000000010010000000000000000000000000000
000000000110001000000111001101100001000001010100000000
000000000000000011000010011011101000000010010001000000
.logic_tile 12 26
000000000000000000000111101011011000001100000000000000
000000001100001001000111111011001000000100000000100000
011000000000000111100010001101100001000001010100000001
000000000000000001100000000101001001000010010001000000
010010100000010001000110000000000000000000000000000000
100101000000000000100011000000000000000000000000000000
110000000000001111000000000101000001000001010100000000
000000000010000001100000001001001001000010010000000001
000000000000000111000000000011100001000001010100000000
000010001010000000100000001101101000000010010000000100
000000000000100000000111100001000001000001010101000001
000000000001010000000111111101101001000010010000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 13 26
000000000000001011100110010011001101101000000000000000
000010000000000001100011111101101111100100000000000000
011000000000001001000110110001100000000000110000000000
000000000000000001000110000001001010000000100000000010
010000000000000000000111101111001011101100000000000010
100000000000001001000100001101101001001100000000000000
000000000000001001100111001011100001000010000000000000
000000000000001011000111101111101011000011000000000000
110000000000000111100111100101111001001100000000000000
000000000000000000000000001111011010000100000000000000
000000000000000111000011111001001111101000000000000000
000000000010001001000111110011101101100100000000000000
000010100000000111100111110111101000001100000000000000
000001100000001111000111011111011000000100000000000000
000000100000001000000011110011100001000001010100100000
000000000000001101000110110111001000000010010000000001
.logic_tile 14 26
000000000001010000000000000000001000001100111000000000
000000000000100000000000000000001110110011000001010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000001000000
000000000000000000000000000000001000001100111000000000
000000100000000000000000000000001101110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000010000001000101100110100000001000001100111000000000
000001000000010011100111010000001100110011000000000010
000000000100000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000001
000001000000000011000000000000001001001100111000000000
000010000000000000000010000000001110110011000000000010
000000000001110001000000010000001000001100111000000000
000100000000100000100011000000001111110011000000100000
.logic_tile 15 26
001000100000001111100111000101011011101100000000000100
000001000000001011100010010111111100111100000000000000
011000000001111001000011101001011011000110100000000000
000001000001101111100010011011001100001111110000000000
110000000000000001100110111111101001101000000000000000
010000000000001001000010001111011011100100000000000000
000011100000100101100111010000000000000000000000000000
000010000000010011100011010000000000000000000000000000
000000001000000000000111101101100000000000110000000000
000000001100000111010010010001001010000000100000000000
000000100000101001000010000011101101000100000000100000
000001001000010001100110011011101111001100000000000000
000000001000000111100000001001001011101001010100000000
000000000000000000000000000111001001101010010010000010
000000000000000011100111001101001001101001010110100000
000000000000001001000111101001111000101010010000000010
.logic_tile 16 26
000000100001010111000110000001011001000110100010000000
000000001000101001000011100011001110001111110000000000
011000000000000101100011011111101000000100000000000000
000010000001000000100011011111011001001100000000000000
000000000000000011000000010011101101000110100001000000
000000000110000011100011110011111110001111110000000000
000000000000101000000000010001001100101000000000000000
000000000001010001000011010011011011100100000000000000
000110100010000011100111101111000000000001000010000000
000101000000000111000011010111000000000000000000100010
000000001010001000000011100111000000000000110000000000
000000000000000001000100000101001110000000100000000010
000000000001001001100000011111011011110000000101000010
000000001100000111000011101001101111110001010010000000
010000000000000011100010001101011101110000000101000000
000000000000000000100011111101001001110001010000000000
.logic_tile 17 26
000000000000000001000010010001111011110000000100000001
000000001010000001000111100111001101110001010011000000
011000000000000111100111010011101011110000000101000000
000100000000001001000111010011001001110001010000000000
000001000000001011100000000001011010110000000100000010
000010100000001111100000000111101000110001010000000001
000000000000001000000000000001101010110000000101000010
000000000000000101000000000011101101110001010000000000
000010101000000101000010010101011010110000000101000000
000001100000000111010011100111001100110001010010000000
000000001010001001000000000001001011110000000101000000
000000000000000101000010010011101100110001010000000000
000001000000000101000000000001011010110000000101000001
000010100000000000000000000111001101110001010000000001
010000000000100000000000010001101011110000000101000000
000000001110010000010011100011001111110001010000000001
.logic_tile 18 26
000000000000000001100110000111011010000011110000100000
000000001100000000000000000000110000111100000000000000
011000100000001011000010010101101110000011110000000000
000001000000000001000111100000100000111100000000000000
000000100000001001100000011001011011100000000000000000
000001000000000001000011110101101110000000000000000010
000000000001000001000110010111001100000010000000000000
000000000000000111100010110101111100000000000000000000
000000000000000101100010010001101010000011110000000000
000000000000000000000110100000010000111100000000000000
000000000100000000000010111111111101000010000000000000
000000100000001001000010100111101001000000000000000000
000000000000000111100110111001011101000010000000000001
000000000000000000100011101011011000000000000000000000
010000001100101001100110111101011000110000000110000100
000000000001000101000011001111011101110001010000000000
.logic_tile 19 26
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000000010001101110000011110000000000
000100001000000000000010110000110000111100000001000000
000000000000000000000000000111111110000011110000000000
000000001110000000000000000000100000111100000000000001
001000000110001011000000000011101100000011110000000010
000100000000001101000000000000010000111100000000000000
000000000000000000000011110101111100000011110000000000
000000000000000000000010100000010000111100000001000000
000010000000000101100010000111100000000000000000000000
000001000000000111000110101011100000000001000000000000
000000000000000000000110100111011100000011110010000000
000000000000001001000000000000000000111100000000000000
000100000000001000000010000101111100000011110000100000
000100000000010101000110010000010000111100000000000000
.logic_tile 20 26
000001000000001111100000010011101000111100001000000000
000000100000000111000011000000001010111100000000010000
000011100100000000000000000001001000111100001001000000
000011100010011111000000000000101100111100000000000000
000000000000000001000000000111101000111100001000000000
000000000000000000000000000000001010111100000000000000
001000000000000000000000000001101000111100001000000000
000001001110000000000000000000001100111100000000000000
000000000001010001000000000111101000111100001000000000
000000000000000111000000000000101010111100000000000000
000000000000110111000000000011001000111100001000000000
000000000000010000000000000000001100111100000000000000
000001000000100000000000000001001000111100001000000000
000010000001010000000000000000001010111100000010000000
000000001100001000000000000001001000111100001000000000
000000000110011111000011100000001100111100000001000000
.logic_tile 21 26
001010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 26
000000000100000000000000000000000000000000000000000000
000000000000000001010011000000000000000000000000000000
011000000000000001100010000101100001000011010001000000
000000000000000000000100000011101000000011110000000000
010000000000000000000000000001100001000000010000000000
010000000000000000000000001111101100000000000000000101
000000000000010000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001001000000000101100011001011011110001100000000000000
000000100000000000000100001111101000101100000000100000
001000000001010000000000000111100000000010000000000100
000000000000100111000000001011100000000011000000000100
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000110001000000000000000000100000000
000000000000000111010000000001000000000010001000000000
.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000001000000000111100001000011010001000000
000100001100000000000000001111101000000011000000000010
110001001110000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000100000010000000000001011000000000001000000000000
000000000010000000000000001111100000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000110000000010111010000000000000000000101000000
000000000001000000000010100111000000000010000000000000
.logic_tile 24 26
000000000000100111000000010000000000000010000000000000
000000100000010000100011101001000000000000000000000100
011000000000000000000110100000000000000010000000000000
000000000000000000000000000001000000000000000000000100
010000000000000000000111001000000000000010000000000000
110000000000000000000000000101000000000000000000000000
000000000000001111000000001000000000000010000000000000
000000000010000001110000000101000000000000000000000000
000000000000000000000000000000000000000000000110000100
000000000000000000010000000111000000000010000000000000
000000000000000111000000001000000000000000000101000100
000000000000000000100010010011000000000010000000000000
000000000000000111010000001000000000000000000100000000
000000000000000000100000001011000000000010000000000100
010000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000100000
.ramt_tile 25 26
000000010000001000000000000000000000000000
000000010000001011000000000001000000000000
011000010001011000000000011000000000000000
000000010100000011000011000111000000000000
110010000000000001000010000000000000000000
110001000000000000100100001101000000000000
000000000000000000000000001000000000000000
000000001010000000000000001011000000000000
000000000000000111000111100011000000001000
000000000000000000000000000101100000000000
000000000000010011100010000000000000000000
000000000000000111100000000011001110000000
000000000001000000000110001000000001000000
000000000000001001000100001001001100000000
010000000000001000000000011000000001000000
010000000000000011000011001111001100000000
.logic_tile 26 26
000000000000001011100000000011001011001111110000000000
000000000001010001100011110011111001000110100000000000
011000000000000011100000000001000001000001100000000100
000000000000100000000010010001001000000001010000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000011000101000000000010000000000000
000000000001000011000000001000000000000000000101000000
000000000000010000000000000011000000000010000000100000
000000000000000000000011000000000000000000000000000000
000000000000001111010100000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 26
000000000000101000000111001000000000000000000100000001
000000000000001011000111011111000000000010000000000000
011000000010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010011000000000000000000001000000000000000000100100000
010011000000000000000000000111000000000010001010000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000001000000
000001001010000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100011100110000000000000000000000110000001
000000000000000000100100001001000000000010000000100000
.logic_tile 28 26
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 27
000000000000000101100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111010001100000000000100001000000
000000001010001011000110101011001010000000110000000000
000000100000001000000010001101101010000110100000000100
000001000000001011000110000101111011001111110000000000
000000000000000101100010000001001100000110100000000000
000000000000000001000010010001111001001111110000000100
000000001000000000000111001101111010000110100000000000
000000000000000000000010001001101011001111110000000100
000000000001000000000000001001111010000110100000000000
000000000000100000000000001001011001001111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010100
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000010
000000000000010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000010
000000000000000000000000010000001001001100111100000000
000000000000000000000011010000001000110011000000000100
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000010000000000000000001001001100111100000000
000000000000100000000000000000001001110011000000100000
.logic_tile 4 27
000000000000000001000011101001001100000110100010000000
000000000000000001100010000101011001001111110000000000
000000000000000011000011011001011010000110100000000000
000000000000000000000010000011011011001111110000000100
000000000000000011100011000101111101110110000001000000
000000000000000111100110011111111100010110000000000000
000000000000000011000011101001001010000110100010000000
000000000000000000100111001001001011001111110000000000
000000001110000111000111000001001100000110100000000000
000000000000000111000000001101001001001111110000000100
000000001010000111100111011001000000000000100000000000
000000000000001001100011010001001111000000110000000000
000000000000000000000111011001000000000000100000000000
000000000000001001000111101011101100000000110000000000
000000000000000000000111000001111110110110000001000000
000000000000000000000000000101111110010110000000000000
.logic_tile 5 27
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000101100111010101111001101001010000000000
000000000000000111000110010001111001110000000000000000
010000000000000000000010000000000000000000000000000000
100000000000010000000100000000000000000000000000000000
000000000000000000000110011001111010100101100000000000
000000000000001001000010011101011000001100110000000000
000000000000000000000000000001111011110110000000000000
000000000000000000000000001101001100010110000000000010
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 6 27
000000000001000000000010010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
011000000000000000000000001011100001000001010100000010
100000000000000000000000001101001000000010010000000001
110100000000000000000010100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000001010110000001
000001001100000000000000001001101000000010010000000000
000000100000000011100000000000000000000000000101000000
000001000000000000100000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 7 27
000000000000001101000010100101100000000000001000000000
000000000000001101010110110000001000000000000000000000
011000000000000000000111100001101000001100111100000100
000000000000001001000100000000001001110011000000000000
010000000000100000000000000101001000001100111101000000
100000000001010101000000000000001001110011000000000000
000000000000000000000000000000001000001100110100000001
000000000000001101000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000101000000000011000010000000
000100000000000000000000000001100000001100110100000000
000100001100000000000000000000100000110011000010000000
010000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 8 27
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 27
000000001100000000000000000111100000000000001000000000
000000001110000101000000000000001111000000000000000000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000001100110011000000000000
010100000000000101000000000011001000001100111110000000
100100000001000000000000000000101000110011000000000000
000000000000000000000000000000001000001100110101000000
000000000000000000000000000000001111110011000000000000
000010000000000101100110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000000000110000000
000000000000000000000000000111100000000011000000000000
000100000000000000000010110000000000000000000000000000
000100000000000000000010100000000000000000000000000000
010000000001001000000000000000000000000000000000000000
100000000000100101000000000000000000000000000000000000
.logic_tile 10 27
000001000000001001000111000000000000000000000000000000
000110101100000011000011100000000000000000000000000000
011000000000000101100011101001111111101001010000000000
000000000000000101000010010001111111110000000000000000
010001000000000101100111010101111100101001010000000000
010000000000000000000010100111001000110000000000000000
000000100000000101100000001001011000100101100000000000
000001000000000101000010010011001011001100110000000000
000000000000100000000111101111111011100101100000000000
000000001110000000000000001111111010001100110000000000
001000000000000011000000010101000000000001010100000000
000000100000000000000011010001001001000010010010000000
000001000000000111100000001001100000000001010110000000
000010100000000000000000001011101011000010010000000000
000000000100000000000011010111000000000001010100000000
000000000000000000000010011011001001000010010000000010
.logic_tile 11 27
000000000000110000000000010101001101101001010001000000
000000000100100000000010001101111001110000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000001000001100110000101101010100101100000000000
100000000000000000100011000101111011001100110000000000
000000000000000000000000010001000000001100110100000000
000000000000000000000011100000100000110011000010000000
000000000000100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 27
000010100000001011000010001111011000101001010000000000
000001001010001111000000001111001111110000000000000000
000000000000001111100010100111011010100101100000000000
010110100010001011100011001101111000001100110000000000
000000000000000000000000001001011010100101100000000000
000000001100000000000010010101111101001100110000000000
000011100000001011100010101111011001100101100000000000
000001000000001111110011000001101101001100110000000000
000000000000001011100111011011000000000010000000000100
000000000010000011100110100011101100000011000000000000
000000000000001000000110100001000001000000110000000000
000000100000001111000000000011001010000000100000100000
000000001010101101110011110001101010101001010000000000
000000000000010111000110100111111111110000000000000000
000000000000100000000110100001111010101001010000000000
000000000001010000000000001111101001110000000000000000
.logic_tile 13 27
001010100000000000000110100001000001000000001000000000
000001000001010000000000000000101100000000000000000000
011010000000000000000110110101001000001100111101000000
000001000000000000000010100000001010110011000000000000
010000000000001101100000010101001001001100111100000000
100000000000000101000010100000101001110011000001000000
000000000000000000000000000000001001001100110101000000
000100000000000000000000000000001001110011000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000100010110000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
100010100000010000000000001001000000000011000010000000
.logic_tile 14 27
000011000110001000000000010000001001001100111010000000
000011101100000011010011100000001100110011000000010000
011000000000000001000000000000001001001100111000000010
010000000000000001000000000000001111110011000000000000
010000001100000000000000000000001000001100111000000001
100000000001010000000000000000001000110011000000000000
110000000000000000000110000000001000001100111000000001
000000000000000000000000000000001101110011000000000000
110000001110001000000011000000001000001100111000000000
000000000000000011000100000000001100110011000000100000
000000000000001011100111000000001001001100110001000000
000010100000001101000000000000001101110011000000000000
000100000000000000010000011011100001000001010100000010
000100000000000000000011011101001000000010010000000100
000000000000000000000000000001000001000001010100000000
000101000000000000000011101111101000000010010001000000
.logic_tile 15 27
000000000000011111100000010000000000000000000000000000
000000000000101111000011110000000000000000000000000000
011000000000001000000111011101001010000100000000000000
000000000000000111000111000011101011001100000010000000
110010100000001001000010011101101101101000000000000000
010001000000001111100110000001111101100100000000000000
000000100000100000000000000001101110101000000000000010
000000000000010000000010000111111111100100000000000000
000000000000000000000011111001000000000001010100000010
000000000000000000000011101111001000000010010000000000
000000001010000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000001011000011100111100000000001010100000000
000010001110000011100011100111101000000010010000000001
000000000000000000000011011001000000000001010100000000
000000000000100000000111101001101010000010010000100000
.logic_tile 16 27
000000001010001111000110110001011010110000000110000000
000000000110000111000111101001101100110001010000000010
011000000000100000000000000001011001110000000100000001
000000100000010101000000001101001101110001010010000001
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000001010000000000000001011011110000000100100000
000010100000001111000000001001001100110001010000000000
000001000000001000000010000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 17 27
000000000000000001100011000011001000000011110000100000
000000000001000000000000000000110000111100000000000000
011000000100001001000000000101111010000011110000000000
000000000000001101110011000000010000111100000000000000
000000100000001001100000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000101100010001001001011000010000000000000
000000100000000000000000000001001001000000000000000010
000000000000001000000000000101011100110000000101000000
000000000000001001000000000011001011110001010000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000100010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 18 27
000000000000001001100111101011011100000010000000000000
000000000110001011000100000001011010000000000000000000
011100000000000001100000000001000001000000010000000000
000100000100001101000011101011001000000000000001100000
000000000001111101000000000000000000000000000000000000
000001000001010001100010110000000000000000000000000000
000000000001010101100110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000101000110100101001011000100000000000000
000000000000000111000000001111101001000000000000000010
000000000000000000000010100101111010000010000000000000
000000000000000000000000000111011111000000000000000000
000000001110001101000010110000000000000000000000000000
000000000000001111000010010000000000000000000000000000
010000101010000000000000000111001100110000000100000100
000000000000000000000000000001001001110001010000000010
.logic_tile 19 27
000010100000000001000111000001001100000011110001000000
000000000000001111000100000000100000111100000000000000
000000000100001000000111100111011110000011110000000000
000000000000000001000100000000010000111100000001100000
000000100000001001000000011111100001000000100000000000
000001000001001111100010001011001000000000000000000000
000000000000000001100011000001011010010000000000000000
000000000110000000000100000001001011000000000000000000
000000000000001101100011101011111001000010000000000000
000000001110000101000000001101111110000000000000000000
000000000000000000000111100011101110000010000000000000
000000000000001001000010010101001101000000000000000000
001000000001010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000101001000110100101001100000011110000000000
000000000000011011100000000000000000111100000010000000
.logic_tile 20 27
000000000000001011000000000111001001111100001000000000
000000000001011111000010010000001100111100000000010000
000010000000000000000000000001001001111100001000000000
000001001000000000000000000000001100111100000000000000
000010000000000000000000000001001001111100001001000000
000000000000000000000000000000001100111100000000000000
000000000010000000000000000001001001111100001000000000
000100000000000000000000000000101100111100000000000000
000000000000000111000000000011001001111100001000100000
000000000000000000100000000000001100111100000000000000
000000000000100001000010000111101001111100001000000000
000000000011011001100100000000001100111100000000000100
000100000000000111000000000011101001111100001000000000
000100000000000001000000000000101100111100000000000000
001001000000000001000000000111001001111100001000000000
000000000000010000100000000000001100111100000000000000
.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111001010000011110000100000
000000000000000000000000000000010000111100000000000100
.logic_tile 22 27
000000001010000001000110010101100001000011000101000000
000000000000000001000011100001001010000011011000000000
011000001000100101000010000111011010101011110100000000
000000000000000000000100001001001011100111111000000000
010000000000000001100000000011111000101011110100000000
010000000000000000000010100101001000100111111000000000
000000000000001101000000000011011010101011110100000000
000000000000000001000000000001001011100111111000000000
000000000000000000000000010001111000101011110100000000
000000000000000111000010001011101000100111111000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 23 27
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000001110000000000000001001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000110000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 24 27
000001000000000000000010100011000000000000001000000000
000000100000001011000010100000001000000000000000001000
000000000000000011100111110111100000000000001000000000
010000001010000000000010100000101001000000000000000000
000000000000001111100011110101100001000000001000000000
000000000000000111100011100000001001000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000111100000000000101010000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000010000001000000000000001011000000000000000000
000001000000000000000000000001100000000000001000000000
000010100000000000000010000000101010000000000000000000
000010100000000000000010100101100001000000001000000000
000001000100000000000100000000001000000000000000000000
.ramb_tile 25 27
000000000000000111000010001000000000000000
000000010000000111000000000111000000000000
011000000000000000000111000000000000000000
000000000000000111000100000001000000000000
000010000000000000000000001000000000000000
000001000000000000000000001011000000000000
000000000000000000000000001000000000000000
000000000000000000000011011101000000000000
000000000000000000000000000111000000000000
000000000000000000000000000001100000000100
000000000000001011100000001000000000000000
000000000000001011000010000111001001000000
000010100000000011100000001000000000000000
000011000000000000100010010001001110000000
110000000000001111000000001000000001000000
010000000000000011000000001001001100000000
.logic_tile 26 27
000000000001011000000010010000000000000010000000000000
000000000000101001000110011111000000000000000001000000
000000000000001000000000000000000000000010000000000000
000000000110001111000000000101000000000000000001000000
000000000000001101000011110000000000000010000000000100
000000000000001001110010011101000000000000000000000000
000000000000011000000010100000000000000010000001000000
000000000000001001000100000011000000000000000000000000
000000000000000111100000001101001000110011000000000000
000000000000000000000010010001111000000000000000000000
000000000000000001000000010011101100110011000000000000
000000000000000000100011110111111100000000000000000000
000000000000000000000010000000000000000010000000100000
000000000000000111000100001001000000000000000000000000
000000000000000000000000001101101011110011000000000000
000000000000000000000000000011101010000000000000000000
.logic_tile 27 27
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001111011100000000000000000
000000000010000000000000001001011100000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 28 27
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000000000000010100000000000000010000011000000
000000000000000000000110110101000000000000000000000000
011000000000000000000000001101100000000000000100000000
000000000000001101000000000011000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001001100000000000000101000000
000000000000000000100000000011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000111100000000001000000000000
010000000000000101100000001001000000000000000100000000
000000000000000000100000000011100000000001000000000000
.logic_tile 30 27
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001001100101100000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000010
010000000000000000000000000101100000000000000101000000
000000000000000000000000000001000000000001000000100000
.logic_tile 31 27
000000000000000011100000000011000001000000001000000000
000000000000001001000000000000001100000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010011100001000000001000000000
000000001000000011000010100000101011000000000000000000
000000000000000111000010110011100000000000001000000000
000000000000001101000110100000101101000000000000000000
000000000000001000000011010111000001000000001000000000
000000000000000101000111010000001010000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000100010110000001100000000000000000000
000000000000001000000010000111100000000000001000000000
000000000000001111000000000000101101000000000000000000
.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000001001100110010000001000001100111100000000
000000000000000001010010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000100000000000000000000000000001001001100111101000000
000100000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 28
000001100000011001000110110011111001000110100000000000
000000100000000101000011110101101101001111110000000100
000000000000001001000011100001011110110110000001000000
000000000000001011100100001101101000010110000000000000
000000000010000101100000000011101011000110100000000000
000000000000001001000010000001101101001111110000000001
000000000000001011100111001111001100000110100010000000
000000000000000101000110000101101110001111110000000000
000000000000001011100000001011101101000110100000000100
000000000000001111100000000101101101001111110000000000
000000000000000000000010000111011001000110100000100000
000000001100000000000010001001101001001111110000000000
000100000001000000000010001001111011000110100000000000
000100000000100001000000001101111101001111110010000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 28
000000000000011001100110000000001000001100111100000000
000000000000000001000011100000001000110011000000010010
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
011000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000010000000000000000001001110011000000000010
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
.logic_tile 4 28
000000000001010001100011001001001010110110000000000000
000010000000001111000000001111001010010110000001000000
000000000001010011000110001011100001000000100000000000
000000000000000000000000000001101110000000110000000000
000000000000000001000000010111011010000110100000000000
000000001000000111100010000001001111001111110000000000
000000000000000000000000000101000001000000100000000100
000000000000001001000011010011001011000000110000000000
000000000000000011100111001001101010110110000001000000
000000000000000000100100000111101010010110000000000000
000010000000000000000111101011100001000000100000000000
000000000000001111000110001011101111000000110001000000
000000000000000000000010001111001100000110100000000000
000000000000001111000000000011011111001111110000000000
000000000000001011100111010011100000000000100000000000
000000000000000111100110001001101011000000110000000000
.logic_tile 5 28
000010100001001101000000000011000000000000001000000000
000001000000000111100000000000001000000000000000000000
011000000000000000000000000101001000001100111101000000
000000000000000000000000000000101101110011000000000000
010000000000000101000010100001001000001100111100000000
100000000000001101000000000000001010110011000010000000
000000000001000000000000000000001000001100110110000000
000000000000100000000000000000001010110011000010000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011000000001100110101000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
100000000000100000000000000011000000000011000000000010
.logic_tile 6 28
000000000000000000000000001101101101100101100000000000
000000000000000000000000000011011010001100110000000000
011000000000001000000110111001111001100101100000000000
000000000000001111000010000011011001001100110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001101100000001001101101101001010000000000
000000000000001111000000001001101010110000000000000000
000000000000000000000010100000000000000000000100000000
000000000001001011000000000000000000000010000000000000
000000000000000001010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 7 28
000000000000000000000000000011011100100101100000000001
000000000000001001000000000001011010001100110000000000
011000000000001101000011110111011101100101100000000000
000000000000000011000110001111011011001100110000000000
010000000000000101000010100011101100101001010000000000
100000000000000000000000000101111110110000000000000000
000000000000000101010000001001111110101001010000000000
000000000000000000000010110001111100110000000000000000
000000100001000111100010001011011111100101100000000000
000000000000000000000100001111011010001100110000000000
000000000000000000000110011101011000101001010000000000
000000000000000000000011111001101100110000000000000000
000100001110100111100000000000000000000000000100000000
000100000001010000000011000000000000000010000000000000
000000000000000000000111010000000000000000000100000000
000000000000000000000010000000000000000010000000000000
.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000000111000110000101111001100101100000000000
000000000000000000100011101011011110001100110000000000
011000000000000001000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000011000001000001010110000000
000000000000000011000000000001001000000010010000000000
110000000000000000000000010000000000000000000000000000
000100000010001111000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000000000000000000010000010000001
000000100001000101100000000001000001000001010100000000
000010000000000000000000001001101000000010010000000010
.logic_tile 10 28
000000000001011111100111011011001001101001010010000000
000000000010100101100110001101111000110000000000000000
011000000000001101100000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
010000000000000000000111000001001101100101100000000000
100000000001010000000100001101011011001100110000000000
000000000000001101100110011101111100101001010000000000
000000000000000001100010001101011000110000000000000000
000000000000000000000010101001011001100101100000000000
000000000100000000000000001011001001001100110000000000
000000000000000000000000000001000000001100110100000000
000000000000000000000011110000000000110011000001000000
000000000000000000000000000101100000001100110100000000
000000001000000000000000000000000000110011000000000000
010000000000000000000000000001000000001100110100000000
100000000000000000000000000000100000110011000000000000
.logic_tile 11 28
000010100000001000000010001011011101100101100000000000
000001000110001111000000001011011001001100110000000000
011000001000001000000110100111111100101001010000000000
000010100000001111000010110101111100110000000000000000
110000000000000011000010010001100000000001010100100000
010000000000001001000111110001101011000010010000000000
000001000000001101100000010000000000000000000000000000
000010000000000111000010100000000000000000000000000000
000000000000000111100000001101000000000001010100000001
000000000000001111000011110001001011000010010000000000
001000000000000000000110110101000000000001010100000010
000000000000000000000011111101001001000010010000000000
000000000000000000000000000101100000000001010100000010
000000000001000000000000000011101011000010010000000000
001000000000000000000110101101100000000001010100000000
000000000000000000000000000101001001000010010000000001
.logic_tile 12 28
000000000000000011000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000110000000000000000011011101101001010001000000
000000000000000000000000000001101110110000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000010011100001000001010100000000
000010100000001011000011010101101000000010010010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000000000000000010000000000000
.logic_tile 13 28
000001100000010111100000011111100000000001010110000000
000010000000100111000011000011001000000010010000000000
011001001111000000000000010101000000000001010100000000
000010100001010000000011110001001010000010010010000000
010101000000000101000000000011100000000001010100000100
010100100000000111000000000111101000000010010000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010111000011001001100000000001010100000010
000000000000100111000100000011101010000010010000000000
000000000000000001000000000000000000000000000000000000
000000000010100000100000000000000000000000000000000000
000000000000000000000000001101100000000001010110000000
000000000000000001000011011111001010000010010000000000
.logic_tile 14 28
000000000001010001000000010001111111100101100000000000
000000000000100001100011010001011111001100110000000000
011000001100000111100111011101101000100101100000000000
000000000000000000000011101001011111001100110000000000
010000000000000011100111110101011001101001010000000000
110000000000000000100111011011111010110000000000000000
000000000000000111100000001101011001101001010000000000
000000000000000000000000001011011000110000000000000100
000000000000000000000000010111000001000001010110000000
000000000010000000000010100111101100000010010000000000
000000001100000111000110100111100001000001010100000000
000000000000000111000010010001001110000010010000000010
001010000000000011100000010000000000000000000000000000
000000000100000000000010100000000000000000000000000000
001001000000000101100110101011100001000001010100100000
000010100000000111000011010011101110000010010000000000
.logic_tile 15 28
000000000000011101100000000011000001000000001000000000
000000000000000101010000000000001010000000000000000000
011000001000000000000000000011001000001100111100000000
000010100000000000000000000000001111110011000000000000
010000000001010000000000010001001000001100111100000000
100000000000100000000010100000001111110011000000000000
000000001010000011000000000000001000001100110101000000
000000000000000000100000000000001011110011000000000000
000010000000001101110000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000010000000011000000000011000010000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000001000000001100110100000000
100000000000000000000000000000000000110011000001000000
.logic_tile 16 28
000000000001010101100000001011111100100101100000000000
000000000110000000000000001001011010001100110000000000
011000000010000001000111111111111101100101100000000000
000000000000000001000110001101001001001100110000000000
010000000000000101100000001101111011101001010000000000
100000000010000000000000000101011110110000000000000000
110000000001001101110110010111111001101001010000000000
000000000000000001000011100001111100110000000000000000
110000000001000111000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000001111100110101011100001000001010110000000
000000000000000001000010001111101000000010010001000000
000000000001010000000111101111100001000001010100000000
000000000000100000000000001101001000000010010000000000
000000000000000111100110110111000001000001010100000000
000000000000001001000010000011101000000010010010000000
.logic_tile 17 28
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100000000000000000000010
000010100000000000000000001111000000000001000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000010000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000000000000000010000000000000
.logic_tile 18 28
000000100000000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000011100011100101001000000011110000000000
000000000000000000100000000000010000111100000000000100
000000000000100001000000010001101010000011110000100000
000001000001001011100011100000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010000011110000000000
000000000000000000000000000000010000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 19 28
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000111101100000011110000000000
000000000000000000000000000000110000111100000000000000
001100000000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000000001010000000000000000011011110000011110000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000100000001000000010000101001110000011110000000000
000001000000000101000000000000000000111100000010100000
000000000000000101100110000111011100000011110000000000
000000000000000000000100000000100000111100000001000000
.logic_tile 20 28
000000000000000001000000000011101000111100001000000000
000000000000000000000010010000001010111100000000010000
000000000000000000000111100011101000111100001000000000
000000000000000000010000000000001000111100000001000000
000000000000000001000000000001101000111100001000000000
000000000000000000100000000000101010111100000000000000
000000000000000001000000000001001000111100001001000000
000010000000000000100000000000101000111100000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000011100000101010111100000000000000
000000000000001111000011000011001000111100001000000000
000000000000001111100100000000101000111100000000000000
000000000000001000000000000111001000111100001000100000
000000000000000011000000000000001010111100000000000000
000000000000000000000000000101101000000011110010000000
000000000000000000000000000000000000111100000000000100
.logic_tile 21 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000000000010010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000001001000000110000000000000000000000000000000
000000000000100001010000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000100000000000000001101000000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000010000000000001001100000000011000100000000
000000000001110000000000000011001011000011010000000110
.logic_tile 23 28
000000000000001000000000001000000000000010000000000000
000000000000000111000011010001000000000000000000000000
011000001000000111100110000000000000000010000000000000
000000001010000111100000000111000000000000000000000000
010100000001000111000000000000000000000010000000000000
010100000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000001001000000000101000000000000000000000000
000000000000000111100000001011011101110011000000000000
000000000000001111100000000111011000000000000000000100
000010000000100000000010001011100000000001000000100000
000001001100000001000100000001000000000011000000000000
000000000000001000000000000000000000000010000000000000
000000000000001101000000000011000000000000000000000000
010010000000000111000000001101000000000000000100000100
000001000000000000000000001001000000000001000000000000
.logic_tile 24 28
000000000000001111100000010011100000000000001000000000
000001000000000101100010100000101000000000000000010000
000000000000000000000010000111100000000000001000000000
000000000000000000000111000000001011000000000000000000
000000000000001101100110110011000000000000001000000000
000000000000001011000011010000001001000000000000000000
001010001000001111000000010111000000000000001000000000
000001001010001101100010100000101010000000000000000000
000000000000000011100000000001100000000000001000000000
000001000000000000100000000000101010000000000000000000
001000000000000000000111000101100001000000001000000000
000000000000000000000100000000001010000000000000000000
000000101110000000000111000001000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000101100000000001100001000000001000000000
000000000000000000100000000000101011000000000000000000
.ramt_tile 25 28
000000011010000111000111000000000000000000
000000011000000000000011100011000000000000
011000010000000000000111001000000000000000
000000010000000111000100000101000000000000
010000000000000001000010000000000000000000
010000000000000000000000001101000000000000
000000000000001000010000010000000000000000
000000000101010011000011000111000000000000
000000000000011000000000010001000000000000
000000001001011011000011000101100000010000
000010000000001001000000000000000001000000
000000001010000011000000000001001100000000
000000000000000000000000000000000001000000
000000000000001001000000001011001000000000
110000000000000000000000001000000001000000
010000000000000000000000001101001001000000
.logic_tile 26 28
000000000000000000000000000000000000000010000001000000
000000000000001001000000000001000000000000000000000000
011000000001000101000010101001100000000001000110000000
000000000100101101100110110011000000000000000000000000
000000000000000000000010100001100000000001000110000001
000000000000000000000110111111000000000000000000000000
000010000000000000000000001001100000000001000100000001
000010001010000000000000000011100000000000000000000001
000000000000000000000000000001100000000001000110000010
000000000000000000000011011111100000000000000010000000
000000000000000001000000001011000000000001000100100100
000000000000000000100000000011100000000000000000000000
000000000000000000000010000101000000000001000110000000
000000000000000000000100001111100000000000000000000000
010000000000100000000000001101000000000001000110000000
000000000000000000000000000011100000000000000000000000
.logic_tile 27 28
000000000100000001000111000011111001000000000000000000
000000000000000011000110000101001001100000000000000000
000000000101001001000110010101000000000000000000000000
000000000000100001100010001001100000000001000000000000
000000100000001001100111000111001011110000000000000000
000001000000000001000000000011101000000000000000000000
000000000110000111100010001101100001000000110000000000
000000000000000000100100001011001001000000000000000000
000000000000000101100010001001001100110011000000000000
000000000000001001100100001101011000010010000000000000
000000001110001001100111100000000000000000000000000000
000100000000001101100100000000000000000000000000000000
000100000000100000000000001011011110110011000000000000
000100000001000000000011010011001001010010000000000000
000000000000000000000000000101111100110011110000000000
000010000000000011000000000001101100010010100000000000
.logic_tile 28 28
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 28
000000000000000101000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001100000000000000000000
001000001010000000000010100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001111110011000000000000
.logic_tile 30 28
000000000000000000000111001000000000000010000000000000
000000000000000000000000001101000000000000000001000000
011000000000000111000110111000000000000010000000000001
000000000000000000000010100001000000000000000000000000
000000000000000000000011101000000000000010000001000000
000000000000000000000000000101000000000000000000000000
000000000000000001100110011000000000000010000001000000
000000000000000000010010001101000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000001101000000000000000000000000
000000000000000000000010001101100000000000100100000000
000000000000000000000000001011001001000001000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000001111100000000001000000000000
010000000000000000000010001001100000000000000100000000
000000000000000000000000001011100000000001000000000000
.logic_tile 31 28
000000000000000011000010000001100000000000001000000000
000000000000000111000010010000101101000000000000010000
000000000000000000000010000001100001000000001000000000
000000000000000000000110010000101010000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000101000000000000101100000000000000000000
000001000000001101000000000101000001000000001000000000
000010100000001011100010110000001101000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000001111100010110000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000011101000000000000101000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000100000000000000000001100000000000000000000
.logic_tile 32 28
000000000000001111000111100101100001000000001000000000
000000001100001011000110100000101000000000000000001000
000000000000000000000000010101000000000000001000000000
000001000000100101000011110000001010000000000000000000
000000001110000011100000000001000000000000001000000000
000000000000001011000011010000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000100101111000011100000101001000000000000000000
000000000000010111000000000011000000000000001000000000
000000000000100111000000000000001001000000000000000000
000000000001000000000011110011100001000000001000000000
000001001000000111000010110000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000001100000000000000000000001000000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000100000000000000000101011000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000010000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
010000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 2 29
000000000000011000000111110111000000000000100000000000
000000001010000111000011010001101100000000110001000000
000000000000001011100000010011000000000000100001000000
000000000000000001100011010011101101000000110000000000
000000000000001000000000000111000001000000100001000000
000000000000000011000000001111101001000000110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001111000010001111000001000000100000000000
000000000000011101000111101111101010000000110000000000
000000000110000011100000000001101001110110000000000000
000000000000000000100000001001011000010110000000000010
000000001100000000000111000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000111001011000000000000100000000000
000000000000000000000000000011101010000000110010000000
.logic_tile 3 29
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010001
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010110000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000100000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
.logic_tile 4 29
000000000000000001000111110001101111110110000000000000
000000001010001011100011010101011100010110000010000000
000000000000001001100111101011101100110110000000000001
000000000000000101000011001101111110010110000000000000
000000000000001111100000001101101111110110000000000001
000000000000000011100000000001011100010110000000000000
000000000000001101100000011001001100110110000000000000
000000000000000001000010101001011110010110000010000000
000000001000001011100011110011000000000000100000000000
000000000000001111100011100011101001000000110000000000
000000000000000000000000010111000000000000100000000000
000000000000000001000011100001101010000000110000000000
000000000000100000000011111001001111110110000000000000
000000000000010001000011100101111100010110000000000010
000000000000000000000000000001101100110110000000000010
000000001010000000000000000011111110010110000000000000
.logic_tile 5 29
000000000000000001000110000101111000101001010000000000
000000000000001001000010101001011100110000000000000000
011000000000000001010110001011011100100101100000000000
000000000000000001000000001001001011001100110000000000
010000000000000001000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000001001100000000001000001000001010100000000
000000000000000001000000000011001000000010010000000000
110000000000000011000010000000000000000000000100000000
000000001000000111000100000000000000000010000000000000
000000000000001000000000000001000001000001010100000000
000000000000000001000000001001001000000010010000000000
000000000000000000000000001011000001000001010100000000
000000000000000000000000000101101000000010010000000100
000000000000000000000000000101000001000001010100000000
000000000000000000000000000001001000000010010000000010
.logic_tile 6 29
000000001100000011100111010101111000100101100000000000
000000000000000000100111111101011110001100110000000000
011000000000000000000010100000000000000000000000000000
000000001010000101000000000000000000000000000000000000
011010000000000000000111000000000000000000000000000000
010001001110000000000100000000000000000000000000000000
000000000110001000000111101101111000100101100000000000
000000000000001111000000000011101111001100110000000000
000000001110100000000000000001101001101001010000000000
000000000001011011000000000111111011110000000000000000
000000000000000001000000000001101101101001010000000000
000000000000000000000000001111001010110000000000000000
000010000000000101100000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000100000
.logic_tile 7 29
000000000000001101000110100101000001000000001000000000
000000000000000101000000000000101010000000000000000000
011000000000001101100000000001001000001100111101000000
000000000000000101000000000000001010110011000000000000
010100001110100000000000000001001001001100111101000000
100100000000001101000010110000101000110011000000000000
000000000000000101000000000000001001001100110101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000001101000000000011000010000000
000000000000100000000000000001000000001100110101100000
000000000000000000000000000000000000110011000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000001000000000011100000010000000000000000000000000000
000110000000000000100011110000000000000000000000000000
011000000000000011100011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010001000001000011000010110000000000000000000000000000
000001000000000000000000000011101000101001010000000100
000000100000000000000000000101111000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000000000000000000001111100001000001010100000000
000000000000000111000011101001001000000010010000000010
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000111100000000011100001000001010100000000
000000000000000000100000001101001000000010010000000100
.logic_tile 10 29
000000000000001011000011010011001011101001010000000000
000000000000001111100111000101111000110000000010000000
011000100000001111100000000011001001101001010000000000
000000001000001111000011010011011000110000000000000000
110000000000001111100010110001101110100101100000000000
010010100000001111000111011001001110001100110000000000
000000000000000001000000000001101010100101100000000000
000000000000001001000000001101011111001100110000000010
000000000000001101100111001001000000000001010110000000
000000000000001111000111100101101000000010010000000000
001000000000000000000000001111000000000001010100100000
000000000000000000000000001111001010000010010000000000
000100000000001101100000011001000000000001010100000000
000100000000001111000010101001001000000010010010000000
000010100000000000000111111111100000000001010100000000
000001000000000000000111110101101010000010010010000000
.logic_tile 11 29
000000000000000101000110110101000000000000001000000000
000001001010000101000110100000001011000000000000000000
011000000000000111100111000001001000001100111100000000
000000001010000000000000000000101000110011000000000000
010000001001010101100110100001101000001100111110000000
100000000000000101000100000000101010110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001100000000011000000000010
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000010100000000000000000000000000000000000000000000000
000011000000001001000000000000000000000000000000000000
011100000000000000000110000000000000000000000000000000
000100001010000001010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100001001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000001010000000100000000000000000000000000000000
000000000000000000000000000001011001101000110100000000
000000001010000000000000001011001001000000110000100000
000010100110000000000000000000000000000000000100000000
000001000000000000000000000000000000000010000000000000
000000000000000000000000000001011001101000110100000000
000000001000000000000000001011001011000000110000000000
.logic_tile 13 29
000000000000001000000000000101111000101001010000000000
000000000000001111000010111001011011110000000000000000
011000000000001001000110101101011000100101100000000001
000001000000000001000000001001101011001100110000000000
010010100000010000000111000000000000000000000000000000
100001000001110000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000110111100000000000000000000000000100000000
000000001110110000100000000000000000000010000000000000
000000000000000000000000000001000001000001010100000100
000000000000000000000000000011001000000010010000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000001
.logic_tile 14 29
000000000000001001000010101001011000101001010001000000
000000000000001111100010111101001000110000000000000000
011000000000001101100110011001001011100101100000000000
000000000000001111010010000001011001001100110000000000
010000000000001001100010101011101110101001010000000000
100000000000001111000110111001011000110000000000000000
000000000100001001100110010001101100101001010000000000
000000000000001111000010001101001010110000000000000000
000000000000100000000000000101011010100101100000000000
000000000000000011000000000011001001001100110000000000
000000000001000111000000000001011111100101100000000000
000000000000000000000000001111001011001100110000000000
000010000000000000000000001001000000000000000100000000
000001000000000000000011010101100000000011000000000000
010000000000000111000000000101000000001100110100000000
100000000000000000000000000000000000110011000000000000
.logic_tile 15 29
000000000000000101000000001101100000000001010100100000
000000000000000111000000000111101100000010010000000000
011000000000000000000000000111000000000001010100100000
000010100000000000000000000011001110000010010000000000
110000000000000111000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000110111101100000000001010100000100
000000000000001101000010100101101110000010010000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000000000000000000000001000000000001010100000000
000000000000000000000000001111001110000010010000000001
000100000000001101000000010001000000000001010100000001
000100000000000111110010100101001100000010010000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 29
000000000000000101000010100101000000000000001000000000
000000000000000000100100000000101100000000000000000000
011000000000000000010000000101101000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000101001000001100111100000000
100000000000001101000010110000001101110011000000000000
000001000001000111100000000000001000001100110100000000
000010000001000000100000000000001000110011000000000000
000000000000011000000000010000000000000000000000000000
000000000000101011000010100000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000001101000000000011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
.logic_tile 17 29
000001000000000000000000001011111010100101100000000000
000000100000000000000000000101011010001100110001000000
011000000000000101000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
010000000001010101100000000101111001101001010000000000
100000000000100000000000000101101110110000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 29
000000000001010000000000000000000000000000000000000000
000000000100100000000011010000000000000000000000000000
011000000000001001000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000001011000000000000101100001000011000001000000
010000000000001111000000001011001001000011010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000001110000000000011010000000000000000000000000000
110000000000000000000000000011111001001111110000100000
100000000000001001000000001111001000101111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000001000000000001011000000000011010100000000
000000000000000101000000000111101010000011000010000000
.logic_tile 19 29
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001001100110110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
110000000000000000000110010000001001001100111000000000
010000000000000000000010000000001001110011000000000000
000000000100000000000110000000001001001100110000000000
000000000000000000000000000000001101110011000000000000
000000100000000000000000011111111001010000000000000000
000000000000000000000011011001011011000000000000000110
000000000000000000000110001001100001000010000000000000
000000000000000000000000001001101101000000000000000100
000000000000000111000000000101000000000001000100000000
000000000000000000100000000111100000000000000000000000
010000000000001000000000001101011000110000000100000000
000000000000001011000000000001101001110001010000000000
.logic_tile 20 29
000000000000100000000110010000000000000000000000000000
000000000000010001000010000000000000000000000000000000
000001000000001101100000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000000001001100000000010000000000000
000100000000001001000000000001000000000000000001000100
000000000000000101100000000101111001000011100000000000
000000000001000000000000000101001100000011110000000000
000010000000000000000111000011111001111100110000000000
000000000010000000000000000001001101010100110001000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000001000000000000100001000000
000000000000000000000000001011101001000000110000000000
.logic_tile 21 29
000000000000000000000000001111111001010111110000000000
000000100000000000000010010011001110011011110000000001
011000000000000001000110001011100000000000000010000000
000000000000000000000000000011000000000001000001000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000011
000000000000000000000000000101000000000011000000000001
011000000000000101100000001000000000000010000110000000
000000000000000101000000001001000000000000000000000000
.logic_tile 22 29
000000000000000101100110000101100000000000001000000000
000000000000000000110000000000000000000000000000001000
011000000000001000000111000101100000000000001000000000
000000000100001111000000000000101111000000000000000000
110000000000000011100011100101001001111100001000000001
010000000000000000000010000000101101111100000000000000
000000000000000000000110110111101000000011110000000000
000000000000001101000010000000100000111100000000000000
000000000000000000000111110001100000000000000000000000
000000000000000000000111010101100000000001000000000000
000000000000001000000110001001100000000000000000000000
000000000000000001000010001101001000000000010000000000
000001000000000000000011000011011100000010000000000010
000010100000000000000010001111111011000000000000000000
010000000000000000000110000011100000000011000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 23 29
000000000000000001000000010000000000000010000000000000
000000001010000000000011011001000000000000000000000000
000000000000001001100010000000000000000010000000000000
000000000000001111000100000001000000000000000000000000
000000001110000111100010101000000000000010000000000000
000000001110000111000100001111000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010111011000000000000000000000000
000000000000000000000011100101111000110000000001000000
000000000000001111000011101011101011010000000000000000
000010100000000000000111100001101010110011000000000000
000000001010000000000000001011001010010010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000011001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.logic_tile 24 29
000000000100000001000110110001000000000000001000000000
000000000111000111100010100000001001000000000000010000
000000100000000111100000010001000000000000001000000000
000000001010000000100010100000001010000000000000000000
000000000000101101100011110001100001000000001000000000
000000000000000101000111110000001001000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000011011000000000000101001000000000000000000
000000001100001000000000000101000001000000001000000000
000010100000001011000011010000101011000000000000000000
000000000000000011100000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001111000000000000000000
.ramb_tile 25 29
000000000000000001000111001000000000000000
000000110000000000000000000101000000000000
011000000000011011000000000000000000000000
000000000000001011100000000011000000000000
000000000001000011100000011000000000000000
000000000000100000100011001011000000000000
000000000001010111000111000000000000000000
000000000100000000000100000001000000000000
000000000000000111000011101001000000000000
000000000000000000000000000011100000000100
000000000001000111100000001000000001000000
000000000100101001000010010001001100000000
000000000000000000000000001000000000000000
000000000000000000000000001101001010000000
010001000000000000000000000000000000000000
010000100000000000000000001011001011000000
.logic_tile 26 29
000001000000000000000000000011100000000000001000000000
000010000000000000000000000000000000000000000000001000
000001000000000000000010100000000001000000001000000000
000100000000000000000010100000001010000000000000000000
000000000000010101000010100000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000111000110100000001000001100111000000000
000000000000000000100100000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 27 29
000000000000000111000000011011101100110011110000000000
000010100000000011000010000111111100010010100000000000
000000000000001001100110000001001111011111110001000000
000100000000000001000011001101011010111111110000000000
000000000000001001000010101011111111110011110000000000
000000000000000001100110100101001001010010100000000000
000000000000000111100111000011101011110000000000000000
000000000000001101000100000001111001000000000000000000
000000000000000001000010000111001111110011000000000000
000000000000001111100110010101101011000000000000000000
000000001100101001100111011011100000000000000000000000
000000000001010111100110111111000000000001000000000000
000000000000000000000110001111101100110011000000000000
000000000000000111000011010011101101010010000000000010
000001000000001011100000001001101000000000000000000000
000000100000001011100011100001011010100000000000000000
.logic_tile 28 29
000000000000000000000000010000000000000010000010000000
000000000000000000000010001001000000000000000000000000
011000000000000000000000001111000000000000000101000000
000000000000100000000011011101100000000001000000000000
000000000110100000000000001111100000000000000100000000
000000000000010000000000001001100000000001000000000000
000001000000000000000000001111100000000000000110000000
000010100000000000000011011101100000000001000000000000
000000000000000000000000011111000000000000000100000000
000000000000000000000010101001000000000001000010000000
000000000000000101100000001011000000000000000110000000
000000000000000000000000001101100000000001000000000000
000000000110001101100110101011100000000000000100000000
000000000000000101000000001001000000000001000010000000
011000000000000000000110111111000000000000000110000000
000000000000000000000010101101000000000001000000000000
.logic_tile 29 29
000000000000000101100110110000001001001100111000000000
000000000000000000010010100000001000110011000000010000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001010110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000100000000000000000001001001100111000000000
000100000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000100000000000000000000000000001001110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 30 29
000000000000000000000000001000000000000010000001000000
000000000000000000000000000011000000000000000000000000
011000000000001000000010101000000000000010000001000000
000000000000000101000100001101000000000000000000000000
000001000000000000000000010000000000000010000001000000
000010000000000000000010110011000000000000000000000000
000000000000000111100110001000000000000010000000000001
000000000000000000100011001001000000000000000000000000
000010000001011000000000001000000000000010000010000000
000001000000100111000000000101000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000111000000001111000000000000000010000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000010000000
010000000000000000000000010001100000000000000100000000
000000000000000000000011111101000000000001000000000000
.logic_tile 31 29
000011001011011000000110100011100001000000001000000000
000001100000000011000011100000101100000000000000010000
000000000000001000000010000001000000000000001000000000
000000000000000101000100000000001100000000000000000000
000000000000010000000010000011000001000000001000000000
000000000000101001000100000000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000001101000011100001100000000000001000000000
000000100000001111100100000000101011000000000000000000
000010100000000000000011000001000000000000001000000000
000000000000001101000000000000101001000000000000000000
000000000000000111100010100101000000000000001000000000
000000001100001101100110110000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 32 29
000000000000000111000011110001000000000000001000000000
000000000000001011000011000000101000000000000000010000
000000000000001000000000000001000001000000001000000000
000000000000000111000000000000101100000000000000000000
000000000000000101100111100001000000000000001000000000
000000001110000000100100000000001011000000000000000000
000010000001000000000000000011000001000000001000000000
000000001000000011000011000000101011000000000000000000
000000000000000011100011100011000001000000001000000000
000000000000000000000111100000001100000000000000000000
000000000000001011100000000101000001000000001000000000
000000000000000111100011100000001010000000000000000000
000000000000000000000000010011000001000000001000000000
000100000000000000000011100000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000101111000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000000000
000100000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 30
000000000000001000000110100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000111100000000000100010000000
000000000000000000000000001001101010000000110000000000
000000000000000011100000000011100000000000100000100000
000000000000000000000000001111101000000000110000000000
000000000000000001000111000111100001000000100000100000
000000000000000000000000000011101100000000110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
.logic_tile 3 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000001
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000010001110000000000000000000001001001100111100000000
000001000000000000000011100000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 4 30
000000000000000001100010011001011100110110000000000010
000000000001010000000111110001011001010110000000000000
000000000000001111000000000011000000000000100000000000
000000000000000101000011011001101101000000110000000000
000010100000001101100000010000000000000000000000000000
000101000000000101000011110000000000000000000000000000
001000000000000000000000001011111110110110000000000000
000000000000001011000000000001111011010110000000000010
000000000000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011110001111110110110000000100000
000000000000000000000011110101111011010110000000000000
000010100000000000000000000101111100110110000000000000
000001000000000000000000000101011001010110000000000010
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000001100110011111100001000001010100000100
000000000000000000000010001001101000000010010000000000
011000000000000001000111101111000001000001010100000000
000000000000000001000010111001101000000010010000000000
010000000000000000000000001111100001000001010100000000
100000000000000000000000001101101000000010010000000000
110000000000000000000110000111000001000001010100000000
000000000000000000000000000001101000000010010000000000
110000000000000000000000000111100001000001010100000010
000000000000000000000000001001101000000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001000001010100000000
000000000000000000000010001001101000000010010000000000
.logic_tile 6 30
000000000000000000000010111001001100101001010001000000
000000000000000000000111011001101001110000000000000000
011000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000001110000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000001001011100101100000000000
000000000000000000000000000011111011001100110000000000
000000000000000000000000000001100000001100110100000000
000000000000000000000000000000000000110011000000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000111100000001101101110101001010000000000
000000000000000000100000000101111010110000000000000000
011000000000000111100000000101011110100101100001000000
000000000000000001100000000001101010001100110000000000
010100000000000111100010100001011011100101100000000000
100100000000000011100100000111011010001100110000000000
110000000000000101000000011011011001101000110100000100
000000000000000000000010000011101000000000110000000001
000000000000000000000000000000000000000000000100000100
000100000000000000000011000000000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000001001100000011100000010000000000000000000100000000
000010000000000000000010110000000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000000000000010100101000001000000001000000000
000000000000001101010100000000101011000000000000000000
011010100000000000000000000001001000001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000101000000000101101000001100110101000000
100000000000000000100010110000101010110011000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000100000000000000000000001101100000000011000000100100
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
011000000000000001000011111001101101100101100001000100
000000000000000001000111010011111001001100110000000000
010000000000000000000000001111011101101001010000000000
100000000000000000000000001101101001110000000000100000
110000000000001000000011100000000000000000000100000000
000000000000001101000100000000000000000010000000100000
110000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001100000011001011001101000110110000000
000000000000000000000010100111001010000000110000000000
000000000000000000000000001011011001101000110100000000
000000000000000000000011000111101101000000110000100000
000000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001010110001011011011100101100000000000
000010000000001101000010111111011011001100110000000000
010011100000000000010000001001111110101001010000000000
100011000000000000000000001001111100110000000000000000
000000000000000001100110001101111100101001010000000000
000000000000001101000010110101011110110000000000000100
110000000000000000000111001111011101100101100000000000
000000000010001011000100001011001000001100110000000100
000000000000000001100000000000000000000000000100000000
000000000000001001000010100000000000000010000000000000
000000000000000000000000001011011001101000110100000000
000000001100001011000000001111101100000000110000000000
000000000000000000000010010000000000000000000100000000
000000000000000000000110000000000000000010000000000000
.logic_tile 12 30
000000000000000111100000001101001101100101100000000000
000000000000000000100010000101111111001100110000000000
011000000000001001000110000001011000100101100000000000
000000000000001101000010100111111000001100110000000010
010000000000000000000000001101101110101001010000000000
100000000000000000000010011011101001110000000000000000
000000000000000101000110000101111000101001010000000000
000000000000000000000010100011101011110000000000000000
110000000000000101100110101101011000100101100000000000
000000000000000011000011100001111110001100110000000000
000000000000000000000110111111011010101001010000000000
000000000000000000000010101011101011110000000000000000
000000000000000101100110100111111000101000110101000000
000000000000000011000000001011101100000000110000000000
000000000000000000010110100000000000000000000100000000
000000000000000000000010000000000000000010000000000000
.logic_tile 13 30
000000000110001011000111010001000000000000001000000000
000000000000000101100011100000101100000000000000000000
011000000000001000000111000001101000001100111100000000
000000000000000101000100000000001011110011000001000000
010000000000000101100110110101101000001100111100000000
100010000000000101000010100000101011110011000001000000
000000000000000000000000000000001000001100110100000000
000000000000000000000010000000001010110011000000000000
000000000000000000000000000001100000001100110100000001
000000000000001011000000000000100000110011000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000001100000000011000001000000
000000000000000000000000000111000000000000000110000000
000000000000001011000000000101000000000011000000000000
010000000000000000000000000001000000001100110100000000
100000000000000000000000000000000000110011000000000100
.logic_tile 14 30
000000000000000000000010100001100001000000001000000000
000000101100000000000000000000001001000000000000000000
011000000000000101000000010011001000001100111100000000
000000000000000000000011010000101011110011000000000000
010000000000000000000000000101101000001100111100000000
100000000000000000000010100000001111110011000000000010
000000000000000000000000000000001000001100110100000001
000000000000000101000000000000001001110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000101100110001001101001100101100000000000
000000000000000000000100000011011000001100110000000000
011000000000001111100000001101011101101001010000000100
000000000000000001000011100101101000110000000001000000
010000000000001101100110001001111110100101100000000000
100000001110000001000110111001011010001100110000000000
000000000000001000000000000011111001101001010000000000
000000000000000001000000000001111000110000000000000000
000000000000001000000000000101000000001100110100000000
000000000000001011000000000000000000110011000000000000
000000100000001000000000010011000000000000000100000010
000001000000000101000010101101000000000011000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
.logic_tile 16 30
000000000000000000000010000001011100100101100000000000
000000000000000000000110101111111001001100110000000000
011000000000000001000111000101101110101001010000000000
000000000000000000000100001101111001110000000000000000
010000000000000000000000001001011101100101100000000000
100000000000000000000010101011101010001100110000000000
000000000000000101000110001111111100101001010000000000
000100000000000000000000001001011001110000000000000000
110000000000000000000000000111011000101000110100100000
000000000000000111000000000011001111000000110000000000
000000000000000001100110010000000000000000000100000000
000000000000000000000011100000000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000100001000000000000000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 17 30
000000001000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001011001101000110100000000
000000000000000000000000001111001000000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001011000101000110100000000
000000000000000000000000001111001000000000110000000000
001010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 30
000000000000000000000000010101100000000011000001000000
000000000000000111000010000001100000000010000000000000
011000000000001000000110010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
010000000000000000000000001011100000000010110000000000
010000000000000000000000001001101000000000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001001101101000010000000000100
000000000000000000000000001111111100000000000000000000
010000000000000000000110101000000000000010000101000000
010000000000000000000000001001000000000000001000000000
.logic_tile 19 30
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000110000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000000011000011010101101000111100001000000000
110000000000000000000010000000001110111100000000000000
000000000000001000000110000111001000000011110100000000
000000000000000001000000000000100000111100001000000000
000000000000000111000000000101101010000011110100000000
000000000000000000100000000000010000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000101100000001111000100000000
010000000000000000000000000000100000110000111000000000
.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000001100001001100000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
011000000000001001100000000001100000001111000000000000
000000000000000001000000000000000000110000110000000000
110000000000000001000110010011011101101011110100000000
010000000000000000000010001101101100100111111000000000
000000000000001000000000001001011111101011110100000000
000000000000000101000000000001001110100111111000000000
000000000000000000000111011001000001000011000100000010
000000000000000000000111000011001110000011010000000000
000000000000001011100000001001011111101011110100000000
000000000000001011000000000101101110100111111000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001011100000000101011111101011110100000000
000000000000001011000000001101001110100111111000000001
.logic_tile 23 30
000000000000001001100000010000000000000000000000000000
000000000000001111000010110000000000000000000000000000
011000000000000111100010000101100000000000110000000000
000000000000000111000100001011101010000000000000000000
000000000000001011000000001000000000000010000000000000
000000000000000011000000000011000000000000000000000000
000000000000000000010011101001101000110000000000000000
000000000000000000000100001001011000010000000000000000
000000000000000000000011100001100000000001000100100000
000000000000000000000011101011000000000000000000000010
000000000000000000000000000101000000000001000100000000
000000000000001001000000001111000000000000000000000010
000000000000100000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
010000000000000000000000000001000000000001000101000000
000000000000000000000000001111000000000000000000000010
.logic_tile 24 30
000000000000000001000010000011000000000000001000000000
000000000000000001000010010000001011000000000000010000
000000000000001000000000000011100000000000001000000000
000000000000001101000000000000101011000000000000000000
000000000001000101000110100011000000000000001000000000
000000000000010011100110110000101010000000000000000000
000000000000000001000000010101100001000000001000000000
000000000000001101100010110000001011000000000000000000
000100000000000011100010000001000000000000001000000000
000100000000000000000110010000001101000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011010000101010000000000000000000
000000000000100000000000000001000001000000001000000000
000000000001000000000000000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000
.ramt_tile 25 30
000000010000001000000000010000000000000000
000000010000001011000011000001000000000000
011000010000101000000000001000000000000000
000000010101010011000000001011000000000000
110000000000000001000010000000000000000000
010000000000000000100110001101000000000000
000000000001000000000000001000000000000000
000000001010100000000000000111000000000000
000000000000000111000000000101000000000000
000000000010000111000011100101100000000001
000000000000010111000111000000000000000000
000000000010000000000000000011001110000000
000000000000000000000000000000000000000000
000000000000001001000000001001001100000000
010000000000000000000000011000000001000000
010000000000000001000011001111001100000000
.logic_tile 26 30
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001010110011000000010000
000000000000000000000000000000001001001100111000000000
000010100000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011100000001011110011000010000000
000000000000000011000011000000001000001100111001000000
000000000000010000000100000000001101110011000000000000
000000000000000000000111100000001001001100111000000000
000000001110000000000000000000001110110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000010100000001111110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100000010000001000001100111000000010
000000000000000000000010100000001011110011000000000000
.logic_tile 27 30
000000000000100000000111000000000000000010000001000000
000100000000011001000011101011000000000000000000000000
011000000000001011100111110101101100110011000001000000
000000000000000101100111010011101010010010000000000000
000000000000000101100000000111011010110011000000000000
000000000000001001000010010111001000000000000000000010
000000000000000011100010001111111001110011000000000000
000000000000000001100100001111111101010010000000000000
000000000000000011100000010101001000110000000000000000
000000000000001001100011111111111001100000000000000000
000000001110000000000010001001100000000001000110000000
000000000000000000000100000001000000000000000000000010
000100000000011101100111001001100000000001000100000101
000100000000101111100000000101100000000000000000000000
010000000000000000000011001101000000000001000101000010
000000000000000000000010000001000000000000000000000000
.logic_tile 28 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000010000001000000
000000001010000000000000000011000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000010000000000000001111000000000000000000000000
000000000000101000000111100000000000000010000000100000
000000001011010011000100001001000000000000000000000000
000000000010000000000000010011100000000000000100000000
000000000000000000000010101011100000000001000010000000
000000000000000101100000010111000000000000000100000000
000000000000000000000010100101100000000001000000000001
010000000000000000000000010111000000000000000100000000
000000000000000000000010111011000000000001000010000000
.logic_tile 29 30
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000000000000000000000110110000001001001100111000000000
000000000100000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000010
000000000000000000000000000000001001001100111000000000
000000100000000000000000000000001110110011000000000000
000000000000000101100110110000001001001100111000000000
000010000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000010100000000101000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
.logic_tile 30 30
000000000000000000000111100000000000000010000001000000
000000000000000000000110111001000000000000000000000000
011000000000000000000000011000000000000010000001000000
000000000000000000000010001111000000000000000000000000
000000000000001000000111101000000000000010000001000000
000000000000000101000100000111000000000000000000000000
000000000000000101100111000000000000000010000001000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000011101101000000000001000000000000
010000000000000001100000010101100000000000000100000000
000000000000000000000011101001000000000001000000000000
.logic_tile 31 30
000000000000000111000010100011100001000000001000000000
000000000000000000000110000000001011000000000000010000
000000000000000101000000000001000000000000001000000000
000000000000001101100010010000101001000000000000000000
000000001110000011000000000001000000000000001000000000
000000000000000000000010110000001110000000000000000000
000000000000000001000010100001100000000000001000000000
000000000000000000100110110000101011000000000000000000
000000001101010001000111000011000001000000001000000000
000000000000101101100100000000101000000000000000000000
000000000000000111100000000101000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 32 30
000000000000001111100000000001100001000000001000000000
000000000000001011100011010000001000000000000000010000
000000000000001111000000000011100001000000001000000000
000000000000001101100011100000101011000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000011011000011110000101100000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000011100011000000101010000000000000000000
000000000000010111000000000101000000000000001000000000
000000000000100111000000000000101110000000000000000000
000000000000000000000011110101100000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000001000110000101001000101001010000000000
000000000000000001000000001111111010110000000000000010
010000000000000111100110000101001000100101100000000000
100000000000000111000000001001011010001100110000000010
110000000000001001100000000000000000000000000100000000
000000000000000011000000000000000000000010000000000000
110000000000000000000010001011000001000001010100000000
000000000000000000000010000101101000000010010000000000
000000000000001000000000001011000001000001010100000000
000000000000000001000000001001101000000010010000000000
000100000000000000000000011011000001000001010100000000
000100001110000000000010100011101000000010010000000000
000000000000000000000000001011000001000001010100000000
000000000000000000000000000101101000000010010000000000
.logic_tile 6 31
000000000000000011000111000001000001000000001000000000
000000000000000000100000000000001001000000000000000000
011000000000000011100000010101101000001100111100000000
000000000000001101000010110000001011110011000000000001
010000000000000000000000000001101001001100111110000000
100000000000000000000011110000001000110011000000000000
000000000000000101000000000000001000001100110100000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000010011110000000000000000000000000000
110000000000001000000000001111011000101000110100000000
000000000000000111000000000101001011000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000101000111001101011010100101100000000000
000000000000000001000110110111011010001100110000000000
011000000000000001000111010001111110101001010000000000
000000000000000001000110000001101010110000000000000000
010000000001110101000111001101011101100101100000000000
100000000001010111000100000011011010001100110000000000
110000000000001101000110011101111100101001010000000000
000000000000000001000010001001101010110000000000000000
110000000000000001000000000001011000101000110100000000
000000000000000000100000000001101001000000110000000000
000000000000001000000110000101011001101000110100000000
000000000000000001000000000011101010000000110001000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000000000000000000010000000000000
000000000010000001100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 10 31
000100001000000011100111000001011010100101100000000000
000100000000000000000000000101101110001100110000000000
011000001100000001100011110001111010101001010000000000
000000000000010001000110001111101001110000000000000010
010001000110000011100111000101111000101001010000000000
100000100000000000000000000111011011110000000000000000
110000000000001001100000001101011000100101100000000000
000000000000000001000010000001111111001100110000000010
000000001110000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111111000101000110100100000
000100000000000000000000000111101000000000110000000000
000000000000001101100000010000000000000000000100000000
000000000000000011000010100000000000000010000000000000
000000000000000000000010000111111001101000110100000000
000000000000000000000000000111101011000000110000000000
.logic_tile 11 31
000000000000001101000111010001000001000000001000000000
000000000100000101000010100000001010000000000000000000
011000000000000001100111000001001000001100111100000000
000000000000000101100000000000001011110011000000000100
010100000000000101000000000001101000001100111100000000
100100000000000000000010100000101001110011000000000010
000000000000000001100000000000001000001100110100000000
000000000000000000100000000000001001110011000000000000
000000100000001000000110101011000000000000000100000010
000000000000000101000000000001100000000011000000000000
000000000000000000000000000011000000001100110110000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001100000000000000100000010
000000000000000000000000000101000000000011000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000000000000000110100011101001100101100000000000
000000000000000001000011001101111010001100110000000000
011000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000001101100000001001011111101001010000000000
000000000000001001000011010101101101110000000000000000
110000000000001111000000001001011100101001010000000000
000000000000001111100000000101101000110000000010000000
000000000000000001100010000011011001101000110100000001
000000000000000000000000000011001011000000110000000000
000000000000001111000000000111011001101000110100000000
000000000000001111100000000111001110000000110010000000
000000000000000101100000000011011001101000110100000000
000000000000000000000000000011001100000000110000000001
.logic_tile 13 31
000000000000000000000111001001101100100101100000000000
000000000000000000000100000011111110001100110000000010
011000000000000001000111001101101111100101100000100000
000000000000000001000100000011111010001100110000000000
010000000000000000000111000011011111101001010000000000
100000000001000000000100000111101011110000000000000000
110000000000000000000111000000000000000000000100000000
000000000000000101000100000000000000000010000000000000
110000000001010111100110000001011001101000110100000000
000000000000101001100000000011101111000000110000000000
000000000000001001100110000101011001101000110100000000
000000000000000001000000000011101101000000110000000000
000010000001010101100110100000000000000000000100000000
000001000000100000000000000000000000000010000000000100
000000000000001000000010100101011001101000110101000000
000000000000000001000000000011101110000000110000000000
.logic_tile 14 31
000000001000000000000000010101000000000000001000000000
000000000000001101000010100000001101000000000000000000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000001011110011000000100000
010000000000000011100000000011001000001100111100100000
100100000000001101000010110000001001110011000000000000
000000000000000000000000000000001000001100110101000000
000000001000000000000000000000001101110011000000000000
000000000000000101100110100111000000000000000100000000
000010100000000000010010100001100000000011000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
010000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 15 31
000000000000000111100111101101111111101001010000000000
000000000000000111100111000101011001110000000000000000
011000000000000001000000010001111010100101100000000000
010000000000000001000011110001111011001100110000000000
010000000000000000000111111101111011100101100000000000
100000000000000111000110101011101010001100110000000000
110000000000001101000110010101101001101001010000000000
000000000000000001000011111101111011110000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000010010000000000000010000000000000
000000000000000101100000010001011001101000110100000000
000100000000000000000010001001001100000000110000000100
000000000000000000000000000101011000101000110100000000
000000000000000000000000001101001101000000110000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000000000000000010000000000000
.logic_tile 16 31
000000000000000101000000000101111011101001010000000000
000001000000000000100010110101011110110000000000000000
011000000000000001000110011111111100100101100000000000
000000000000000001000010101101001000001100110000000000
010000000000000101000000000001111101101001010000000000
100000000000000000100010111001101110110000000000000000
110000000000001000000110011111111010100101100000000000
000000000000000001000010000011011011001100110000000000
110000000000011111000000000000000000000000000100000000
000000000000101111100000000000000000000010000000000000
000000000000001001100000000011011001101000110100000000
000000000000000001000000000011001011000000110000000000
000000000000001111000000000111011001101000110100000000
000000000000001111100000000111001001000000110000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 17 31
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111010000011110100000000
000000000010000000000000000000100000111100001000000000
010000000000000000000000000101101000000011110100000000
100000000000000000000000000000110000111100001000000000
.logic_tile 19 31
001000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000001011010010010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
010000000000000011000011000000000000000000000000000000
000000000000000000010000010000000001011010010000000000
000000000000000000000010000000001011100101100000000000
000000000000000000000000000001101011011011110000000000
000000000000000000000000001101011001010111110000000000
000000000000000000000000001011100000000011100000000000
000000000000000001000000001001001010000011110000100000
110000000000000000000000001001000001000011010100000000
100000000000000000000000000011101000000011000000100010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000000000000000000000000001011010010000000000
000110000000000000000000000000001001100101100000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001101000000000001000110000001
000000100000000000000000001111000000000000000000000000
010000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000001110000011100000000000001000111100000000000000
000000000000000000100011000000000000111100000000010001
011000000000001111100000011000000000000010000000000000
000000000000001111000011010101000000000000000000000000
000000000000000111000000001000000000000010000000000000
000000000000100000000010110101000000000000000000000000
000000000000001011100000000000000000000010000000000001
000000000000001111110000000001000000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000001111101011110011000000000000
000000000000000000000000000001111001010010000010000000
010000000000000000000000001001000000000001000100000010
000000000000000000000010000001100000000000000010000000
.ramb_tile 25 31
000000000000000111000011100000000000000000
000000010000000000000000001011000000000000
011000000000000001000000000000000000000000
000000000000000000100000000001000000000000
000000000000000000000000001000000000000000
000000001100000000000000001011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000000000000111100011100000000000
000000000000000111000111100111100000000010
000000000000001000000010001000000001000000
000000000000001011000010000111001000000000
000000000000000001000000010000000001000000
000000001000000000000011000011001110000000
110000000000001011100000000000000000000000
010000000000000011000000001001001111000000
.logic_tile 26 31
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000010010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001111110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000000000001000001100111000000000
000010000000000101000000000000001110110011000000000000
000010000000001101100000010000001001001100111000000000
000000000000000101000010100000001100110011000000000000
000010100000000101100110110000001000001100111000000000
000000000000000000000011100000001101110011000000000000
.logic_tile 27 31
000010000000001101100000010001100000000001000100000000
000001000000000011000010100001000000000000000000100001
011100000000001101100000000101000000000001000100000100
000100000000000101000000000101000000000000000001000000
000010000000001011100000000001000000000001000100000000
000001000000000011000000000001000000000000000000000101
000000000001000000000110110101100000000001000100000000
000000000000000000000010100101100000000000000001100000
000010100000000000000000000101100000000001000100000000
000001001110000000000000000001100000000000000001000010
000000000000000000000000000001000000000001000100000000
000000000000000000000000000101100000000000000000000110
000000000000000000000000000111100000000001000100000000
000000000000000000000000000001100000000000000000100000
010000000000000000000000010001100000000001000100000010
000000000000000000000010010101000000000000000000000000
.logic_tile 28 31
000000001100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000111110000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001001100000000000000101000000
000000000000000000000000000011000000000001000000000000
000000000000000000000000001011000000000000000110000000
000000000000000000000000000111000000000001000000000000
000000000000001000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000000001111000000000000000101000000
000000000000001001000000000111000000000001000000000000
000000000000000101100110100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000001111000000000000000110000000
000000000000001001000000000111100000000001000000000000
.logic_tile 29 31
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000010000
000000000000000101100110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000110100000001001001100111000100000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010000001001001100110000000000
000000000000000000000010100000001101110011000000000000
.logic_tile 30 31
000000000000000000000110011000000000000010000010000000
000000000000000000000010100001000000000000000000000000
011000000000001101100011000000000000000010000001000000
000000000000000001000110011001000000000000000000000000
000000000000000000000000001011100000000000000100000000
000000000000000000000000001001100000000001000000000000
000000000000000000000110101001000000000000000100000000
000000000000000000000010011101100000000001000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000001001100000000001000000000000
000000000000001000000110001011100000000000000100000000
000000000000001001000100001101000000000001000000000000
000001000000000000000000001001100000000000000100000000
000010000000000000000000001001000000000001000000000000
010000000000000000000000001101100000000000000100000000
000000000000000000000000001101100000000001000000000000
.logic_tile 31 31
000000000000000011000111000000001000111100000001000000
000000000000000000000100000000000000111100000000010000
000000000000001101100110111000000000000010000000000000
000000000000001111000010100001000000000000000000000010
000000001100000000000011001000000000000010000000000000
000000000000000000000100000001000000000000000000000000
000000000000000000010000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000010000000000001000000000000010000000000000
000000000000100000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.logic_tile 32 31
000010100000001111000110100001100001000000001000000000
000001000000001011000000000000101011000000000000010000
000000000000000111000111000101000000000000001000000000
000000000000000111000111000000001001000000000000000000
000000000000000111100011010001100001000000001000000000
000000000000000111100110100000001001000000000000000000
000000000000000000000110110001000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000001000000000000001000000000000001000000000
000000001110001111000000000000001011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100000000100000
000000000000000000000000000000000000111100000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
011000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
010000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000001101000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000101101100101001010000000000
000000000000000000000000000101101000110000000000000000
000000000000000000000000000001011000100101100000000000
000000000000000000000000000011011000001100110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000001011111000101000110101000000
000000000000000001000000000011101001000000110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000101000000
000000000000000000000010110000000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
010000000000010000000000001011011001101000110100000000
100000000001100000000000000011101101000000110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000100000000000000000000001011011001101000110100000100
000100000000000000000000000011101001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000001011000000000101111100101001010000000000
000000000000001111000000001011111000110000000000000010
011000000000000011100010111001001010100101100000000000
000000000000000001100010001001001100001100110000000000
010000000000000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000011001011000100101100000000000
000000000000000000000010001011011111001100110000000000
000000000000000101100000010001011000101001010000000000
000000001000000000000010100111011000110000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000000000000000001011111001101000110101000000
000000000000000000000000000001101001000000110000000000
.logic_tile 11 32
000000000000000011100110100101000000000000001000000000
000000000000000000000000000000001011000000000000000000
011000000000001000000000000101001001001100111100000010
000000000000000101000000000000001011110011000000000000
011000000001101101100110000001001001001100111100000000
100000000001010011000100000000101000110011000000100000
000000000000000000000000010000001000001100110110000000
000000000000000000000011010000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000000001101011001101000110100000100
100000000000001111000000001101001001000000110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001101011000101000110100000000
000100000000000000000000001101001001000000110000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000100000000100000000000010000000000000000000000000000
000100000001000000000011000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110011001011101100101100000000000
000000000000000000000010101101111001001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001111111010101001010000000010
000000000000000000000000001101111001110000000000000000
010000000000000000010000010101000000001100110100000010
100000000000000000000011110000100000110011000000000000
.logic_tile 14 32
000000000000000000000000001001111001100101100000000000
000000000000000000000000001111101010001100110000000000
011000000000000001100111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001001111011101001010000000000
100000000000000000000000000101011011110000000000000000
110000000000000011100111100000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000001111000000000000000000000000000100000000
000000000000001111000000000000000000000010000000100000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011011001101000110100100000
000000000000000000000000000011001101000000110000000000
.logic_tile 15 32
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000001100111010000000000000000000000000000
000010100000000000000110000000000000000000000000000000
010000000000010000000000001011011000101001010000000000
100000000000100000000000001001111101110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000001011001111100101100000000000
000000000000000000000000001001111011001100110000000000
000000000000000000000110100001100000001100110100000010
000000000000000000000000000000000000110011000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000000000010100111000001000000001000000000
000000000000000101000000000000101001000000000000000000
011000000000000000000000000101001000001100111100000000
000000000000000000000011000000001110110011000000000010
010000000000000101000000000001001000001100111110000000
100000000000000000000010100000101000110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111000000010000000000000000000000000000
000100000000000001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001111110000011110000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000001001100001000001100100000000
000000000000010000000000000101001000000010100000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
011000000000000000000010110011000000000000001000000000
000000000000000000000011110000101001000000000000000000
010000000000001000000110000001101001111100001000000000
100000000000001111000000000000101001111100000000000000
000000000000000011100110000101101000111100001000000000
000000000000000000100010100000101001111100000000000000
000000000000000000000000010101101001111100001000000000
000000000000000000000010100000101001111100000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000001001111100000000000000
000000000000000000000000000111101000000011110100000000
000000000000000000000000000000100000111100000000100000
010000000000000000000000010101101010000011110100000000
100000000000000000000010000000110000111100001000000000
.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000001000000001001100001000000110001000000
000000000000000001000000000111001000000000010000000000
010000000000000000000000000000000000000010000100000000
010000000000000000000000001011000000000000001000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101100000001111000100000000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000100000000000000000010000000000000000000000000000
000000001000000011000011100000000000000000000000000000
011000000000001011100000001001100000000001000100000000
000000000000001111100000000001000000000000000010000010
000000000000000000000000001101000000000001000101000000
000000000000000000000011000101100000000000000000000010
000000000000000011100000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000001101100000000001000100100000
000100000000000000000000000101100000000000000000000110
000000000000000000000000001001000000000001000100000010
000000000000000000000000000001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001000000000001000101000000
000000000000000000000000000001100000000000000010100000
.ramt_tile 25 32
000000010000000111000000000000000000000000
000001010010000111000011100011000000000000
011000010000000000000111001000000000000000
000100010000000000000100000101000000000000
010000000000100001000010000000000000000000
010000000001010000000000001101000000000000
000000000000001000000000011000000000000000
000000000000000011000011000111000000000000
000000000000001111000000000011000000000000
000000000000001011100000000101000000000100
000000000000001000000000000000000000000000
000000000000000011000000000001001110000000
000001000000000000000000001000000000000000
000010100000000001000000000111001000000000
110000000000000011100000001000000001000000
010000000000001001000000001101001001000000
.logic_tile 26 32
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001101110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001011110011000001000000
000000000000000000000000000000001000001100111001000000
000000000000001011000011000000001000110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000001011000000000000001010110011000000000000
000000000000001000000000010000001000001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000000000000001000000000000000001001001100110000000000
000000000000000101000000000000001110110011000000000000
.logic_tile 27 32
000000000000000000000000000101100000000001000100100000
000000000000000000000000000011000000000000000001000000
011000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000101000000000001000100000100
000001000000000101000000000011000000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000000000000000000001100000000001000110000001
000000000000000111000000000011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000001100010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000001100000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000000110000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$61454$n17$2
.sym 2 $abc$61454$n4753$2
.sym 3 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4 resetn$2
.sym 5 clk_16mhz$2$2
.sym 6 $abc$61454$n4575$2
.sym 7 soc.cpu.pcpi_div.start$2
.sym 8 $abc$61454$n4758$2
.sym 861 $abc$61454$n10278
.sym 975 $abc$61454$n5324
.sym 976 $abc$61454$n4314
.sym 977 $abc$61454$n4565_1
.sym 979 $abc$61454$n5325
.sym 980 $abc$61454$n4566
.sym 981 $abc$61454$n4563
.sym 982 $abc$61454$n4567
.sym 1092 $abc$61454$n5269_1
.sym 1094 $abc$61454$n4530_1
.sym 1095 $abc$61454$n5268
.sym 1203 $abc$61454$n5159
.sym 1204 $abc$61454$n4564
.sym 1319 $abc$61454$n4523
.sym 1322 $abc$61454$n5139
.sym 1431 $abc$61454$n4524
.sym 1432 $abc$61454$n5149
.sym 1433 $abc$61454$n5148_1
.sym 1434 $abc$61454$n5142
.sym 1435 $abc$61454$n5158
.sym 1436 $abc$61454$n5144_1
.sym 1437 $abc$61454$n5146
.sym 1438 $abc$61454$n5145_1
.sym 1546 $abc$61454$n5154
.sym 1548 $abc$61454$n5153
.sym 1550 soc.cpu.mem_rdata_q[25]
.sym 1742 soc.cpu.pcpi_div.start
.sym 1856 resetn
.sym 2456 $abc$61454$n7074
.sym 2463 soc.cpu.count_cycle[0]
.sym 2570 $abc$61454$n7173_1
.sym 2571 $abc$61454$n7172
.sym 2573 $abc$61454$n7195_1
.sym 2574 $abc$61454$n7131
.sym 2575 $abc$61454$n4662
.sym 2576 $abc$61454$n7194_1
.sym 2577 soc.cpu.count_cycle[1]
.sym 2686 soc.cpu.count_cycle[2]
.sym 2687 soc.cpu.count_cycle[3]
.sym 2688 soc.cpu.count_cycle[4]
.sym 2689 soc.cpu.count_cycle[5]
.sym 2690 soc.cpu.count_cycle[6]
.sym 2691 soc.cpu.count_cycle[7]
.sym 2798 soc.cpu.count_cycle[8]
.sym 2799 soc.cpu.count_cycle[9]
.sym 2800 soc.cpu.count_cycle[10]
.sym 2801 soc.cpu.count_cycle[11]
.sym 2802 soc.cpu.count_cycle[12]
.sym 2803 soc.cpu.count_cycle[13]
.sym 2804 soc.cpu.count_cycle[14]
.sym 2805 soc.cpu.count_cycle[15]
.sym 2912 soc.cpu.count_cycle[16]
.sym 2913 soc.cpu.count_cycle[17]
.sym 2914 soc.cpu.count_cycle[18]
.sym 2915 soc.cpu.count_cycle[19]
.sym 2916 soc.cpu.count_cycle[20]
.sym 2917 soc.cpu.count_cycle[21]
.sym 2918 soc.cpu.count_cycle[22]
.sym 2919 soc.cpu.count_cycle[23]
.sym 3026 soc.cpu.count_cycle[24]
.sym 3027 soc.cpu.count_cycle[25]
.sym 3028 soc.cpu.count_cycle[26]
.sym 3029 soc.cpu.count_cycle[27]
.sym 3030 soc.cpu.count_cycle[28]
.sym 3031 soc.cpu.count_cycle[29]
.sym 3032 soc.cpu.count_cycle[30]
.sym 3033 soc.cpu.count_cycle[31]
.sym 3140 soc.cpu.count_cycle[32]
.sym 3141 soc.cpu.count_cycle[33]
.sym 3142 soc.cpu.count_cycle[34]
.sym 3143 soc.cpu.count_cycle[35]
.sym 3144 soc.cpu.count_cycle[36]
.sym 3145 soc.cpu.count_cycle[37]
.sym 3146 soc.cpu.count_cycle[38]
.sym 3147 soc.cpu.count_cycle[39]
.sym 3254 soc.cpu.count_cycle[40]
.sym 3255 soc.cpu.count_cycle[41]
.sym 3256 soc.cpu.count_cycle[42]
.sym 3257 soc.cpu.count_cycle[43]
.sym 3258 soc.cpu.count_cycle[44]
.sym 3259 soc.cpu.count_cycle[45]
.sym 3260 soc.cpu.count_cycle[46]
.sym 3261 soc.cpu.count_cycle[47]
.sym 3339 clk_16mhz$2
.sym 3368 soc.cpu.count_cycle[48]
.sym 3369 soc.cpu.count_cycle[49]
.sym 3370 soc.cpu.count_cycle[50]
.sym 3371 soc.cpu.count_cycle[51]
.sym 3372 soc.cpu.count_cycle[52]
.sym 3373 soc.cpu.count_cycle[53]
.sym 3374 soc.cpu.count_cycle[54]
.sym 3375 soc.cpu.count_cycle[55]
.sym 3482 soc.cpu.count_cycle[56]
.sym 3483 soc.cpu.count_cycle[57]
.sym 3484 soc.cpu.count_cycle[58]
.sym 3485 soc.cpu.count_cycle[59]
.sym 3486 soc.cpu.count_cycle[60]
.sym 3487 soc.cpu.count_cycle[61]
.sym 3488 soc.cpu.count_cycle[62]
.sym 3489 soc.cpu.count_cycle[63]
.sym 4376 $true
.sym 4413 $abc$61454$n577$2
.sym 4414 $false
.sym 4415 $abc$61454$n577
.sym 4416 $false
.sym 4417 $false
.sym 4419 $auto$alumacc.cc:474:replace_alu$7400.C[2]
.sym 4421 $false
.sym 4422 $abc$61454$n576
.sym 4425 $auto$alumacc.cc:474:replace_alu$7400.C[3]
.sym 4427 $false
.sym 4428 $abc$61454$n574
.sym 4431 $auto$alumacc.cc:474:replace_alu$7400.C[4]
.sym 4433 $false
.sym 4434 $abc$61454$n573
.sym 4437 $auto$alumacc.cc:474:replace_alu$7400.C[5]
.sym 4439 $false
.sym 4440 $abc$61454$n571
.sym 4443 $auto$alumacc.cc:474:replace_alu$7400.C[6]
.sym 4445 $false
.sym 4446 $abc$61454$n570
.sym 4449 $auto$alumacc.cc:474:replace_alu$7400.C[7]
.sym 4451 $false
.sym 4452 $abc$61454$n568
.sym 4455 $auto$alumacc.cc:474:replace_alu$7400.C[8]
.sym 4457 $false
.sym 4458 $abc$61454$n567
.sym 4511 $auto$alumacc.cc:474:replace_alu$7400.C[8]
.sym 4548 $auto$alumacc.cc:474:replace_alu$7400.C[9]
.sym 4550 $false
.sym 4551 $abc$61454$n565
.sym 4554 $auto$alumacc.cc:474:replace_alu$7400.C[10]
.sym 4556 $false
.sym 4557 $abc$61454$n564
.sym 4560 $auto$alumacc.cc:474:replace_alu$7400.C[11]
.sym 4562 $false
.sym 4563 $abc$61454$n562
.sym 4566 $auto$alumacc.cc:474:replace_alu$7400.C[12]
.sym 4568 $false
.sym 4569 $abc$61454$n561
.sym 4572 $auto$alumacc.cc:474:replace_alu$7400.C[13]
.sym 4574 $false
.sym 4575 $abc$61454$n457
.sym 4578 $auto$alumacc.cc:474:replace_alu$7400.C[14]
.sym 4580 $false
.sym 4581 $abc$61454$n456
.sym 4584 $auto$alumacc.cc:474:replace_alu$7400.C[15]
.sym 4586 $false
.sym 4587 $abc$61454$n558
.sym 4590 $auto$alumacc.cc:474:replace_alu$7400.C[16]
.sym 4592 $false
.sym 4593 $abc$61454$n557
.sym 4646 $auto$alumacc.cc:474:replace_alu$7400.C[16]
.sym 4683 $auto$alumacc.cc:474:replace_alu$7400.C[17]
.sym 4685 $false
.sym 4686 $abc$61454$n555
.sym 4689 $auto$alumacc.cc:474:replace_alu$7400.C[18]
.sym 4691 $false
.sym 4692 $abc$61454$n554
.sym 4695 $auto$alumacc.cc:474:replace_alu$7400.C[19]
.sym 4697 $false
.sym 4698 $abc$61454$n552
.sym 4701 $auto$alumacc.cc:474:replace_alu$7400.C[20]
.sym 4703 $false
.sym 4704 $abc$61454$n551
.sym 4707 $auto$alumacc.cc:474:replace_alu$7400.C[21]
.sym 4709 $false
.sym 4710 $abc$61454$n549
.sym 4713 $auto$alumacc.cc:474:replace_alu$7400.C[22]
.sym 4715 $false
.sym 4716 $abc$61454$n548
.sym 4719 $auto$alumacc.cc:474:replace_alu$7400.C[23]
.sym 4721 $false
.sym 4722 $abc$61454$n546
.sym 4725 $auto$alumacc.cc:474:replace_alu$7400.C[24]
.sym 4727 $false
.sym 4728 $abc$61454$n545
.sym 4781 $auto$alumacc.cc:474:replace_alu$7400.C[24]
.sym 4818 $auto$alumacc.cc:474:replace_alu$7400.C[25]
.sym 4820 $false
.sym 4821 $abc$61454$n454
.sym 4824 $auto$alumacc.cc:474:replace_alu$7400.C[26]
.sym 4826 $true$2
.sym 4827 $abc$61454$n543
.sym 4830 $auto$alumacc.cc:474:replace_alu$7400.C[27]
.sym 4832 $false
.sym 4833 $abc$61454$n542
.sym 4836 $auto$alumacc.cc:474:replace_alu$7400.C[28]
.sym 4838 $false
.sym 4839 $abc$61454$n541
.sym 4842 $auto$alumacc.cc:474:replace_alu$7400.C[29]
.sym 4844 $false
.sym 4845 $abc$61454$n539
.sym 4848 $auto$alumacc.cc:474:replace_alu$7400.C[30]
.sym 4850 $false
.sym 4851 $abc$61454$n538
.sym 4854 $auto$alumacc.cc:474:replace_alu$7400.C[31]
.sym 4856 $false
.sym 4857 $abc$61454$n536
.sym 4860 $abc$61454$n10278$2
.sym 4862 $false
.sym 4863 $abc$61454$n535
.sym 4868 $abc$61454$n10265
.sym 4869 $abc$61454$n5282_1
.sym 4871 $abc$61454$n564
.sym 4873 $abc$61454$n454
.sym 4874 $abc$61454$n5327
.sym 4875 $abc$61454$n457
.sym 4957 $abc$61454$n10278$2
.sym 5003 $abc$61454$n5332
.sym 5004 $abc$61454$n5323
.sym 5005 $abc$61454$n5339
.sym 5006 $abc$61454$n5337
.sym 5007 $abc$61454$n5334
.sym 5008 soc.cpu.decoded_rd[0]
.sym 5009 soc.cpu.decoded_rd[3]
.sym 5010 soc.cpu.decoded_rd[4]
.sym 5089 $abc$61454$n5325
.sym 5090 $abc$61454$n4314
.sym 5091 $abc$61454$n4565_1
.sym 5092 $abc$61454$n4393
.sym 5095 $abc$61454$n4315
.sym 5096 $abc$61454$n4328
.sym 5097 $abc$61454$n4341
.sym 5098 $false
.sym 5101 soc.cpu.mem_rdata_latched[12]
.sym 5102 $abc$61454$n4566
.sym 5103 $false
.sym 5104 $false
.sym 5113 $abc$61454$n4502
.sym 5114 $abc$61454$n4599
.sym 5115 soc.cpu.mem_rdata_latched[7]
.sym 5116 $abc$61454$n4404
.sym 5119 $abc$61454$n4530_1
.sym 5120 soc.cpu.mem_rdata_latched[7]
.sym 5121 $false
.sym 5122 $false
.sym 5125 $abc$61454$n4564
.sym 5126 $abc$61454$n4567
.sym 5127 $abc$61454$n4565_1
.sym 5128 $abc$61454$n4393
.sym 5131 $abc$61454$n4314
.sym 5132 soc.cpu.mem_rdata_latched[7]
.sym 5133 $false
.sym 5134 $false
.sym 5138 $abc$61454$n4531
.sym 5139 $abc$61454$n4527
.sym 5140 $abc$61454$n4595_1
.sym 5141 $abc$61454$n5328
.sym 5142 $abc$61454$n4525
.sym 5143 $abc$61454$n5326
.sym 5144 $abc$61454$n4597
.sym 5145 $abc$61454$n5333_1
.sym 5242 $abc$61454$n4502
.sym 5243 $abc$61454$n4404
.sym 5244 $false
.sym 5245 $false
.sym 5254 $abc$61454$n4315
.sym 5255 $abc$61454$n4328
.sym 5256 $abc$61454$n4341
.sym 5257 $false
.sym 5260 $abc$61454$n4599
.sym 5261 $abc$61454$n5269_1
.sym 5262 $abc$61454$n4314
.sym 5263 $abc$61454$n4393
.sym 5273 $abc$61454$n4502
.sym 5274 $abc$61454$n5329
.sym 5275 $abc$61454$n4506
.sym 5276 $abc$61454$n4601_1
.sym 5277 $abc$61454$n4600_1
.sym 5278 $abc$61454$n5166
.sym 5279 $abc$61454$n5134
.sym 5280 $abc$61454$n4526
.sym 5359 $abc$61454$n4404
.sym 5360 $abc$61454$n4502
.sym 5361 $false
.sym 5362 $false
.sym 5365 soc.cpu.mem_rdata_latched[12]
.sym 5366 $abc$61454$n4502
.sym 5367 $abc$61454$n4404
.sym 5368 $false
.sym 5408 $abc$61454$n5136
.sym 5409 $abc$61454$n8129
.sym 5410 $abc$61454$n5240
.sym 5411 $abc$61454$n5133
.sym 5412 $abc$61454$n8128
.sym 5413 $abc$61454$n4312
.sym 5414 $abc$61454$n5137
.sym 5415 $abc$61454$n8127
.sym 5506 $abc$61454$n4387_1
.sym 5507 $abc$61454$n4524
.sym 5508 $false
.sym 5509 $false
.sym 5524 $abc$61454$n4315
.sym 5525 $abc$61454$n4328
.sym 5526 $false
.sym 5527 $false
.sym 5543 $abc$61454$n5141
.sym 5544 $abc$61454$n5180
.sym 5545 $abc$61454$n5267_1
.sym 5546 $abc$61454$n5181_1
.sym 5547 $abc$61454$n5270_1
.sym 5548 $abc$61454$n5157
.sym 5549 $abc$61454$n4596_1
.sym 5550 $abc$61454$n5150_1
.sym 5629 $abc$61454$n4341
.sym 5630 $abc$61454$n4328
.sym 5631 $false
.sym 5632 $false
.sym 5635 $abc$61454$n5151_1
.sym 5636 $abc$61454$n5150_1
.sym 5637 $abc$61454$n5143
.sym 5638 $false
.sym 5641 $abc$61454$n5143
.sym 5642 $abc$61454$n4328
.sym 5643 $false
.sym 5644 $false
.sym 5647 $abc$61454$n4314
.sym 5648 soc.cpu.mem_rdata_latched[12]
.sym 5649 $false
.sym 5650 $false
.sym 5653 $abc$61454$n5142
.sym 5654 $abc$61454$n5159
.sym 5655 $abc$61454$n4328
.sym 5656 $abc$61454$n4393
.sym 5659 $abc$61454$n4393
.sym 5660 $abc$61454$n5145_1
.sym 5661 $abc$61454$n5149
.sym 5662 $false
.sym 5665 $abc$61454$n4564
.sym 5666 $abc$61454$n5143
.sym 5667 $abc$61454$n4314
.sym 5668 $abc$61454$n4524
.sym 5671 $abc$61454$n5146
.sym 5672 $abc$61454$n5147_1
.sym 5673 soc.cpu.mem_rdata_latched[12]
.sym 5674 $abc$61454$n5148_1
.sym 5678 $abc$61454$n5164
.sym 5679 $abc$61454$n5209
.sym 5680 $abc$61454$n5132
.sym 5681 $abc$61454$n5167
.sym 5682 $abc$61454$n8115
.sym 5683 $abc$61454$n5138
.sym 5684 $abc$61454$n5208
.sym 5685 $abc$61454$n8114_1
.sym 5770 $abc$61454$n4524
.sym 5771 $abc$61454$n5139
.sym 5772 $false
.sym 5773 $false
.sym 5782 soc.cpu.mem_rdata_latched[12]
.sym 5783 $abc$61454$n5143
.sym 5784 $abc$61454$n5154
.sym 5785 $abc$61454$n4387_1
.sym 5794 $abc$61454$n5130
.sym 5795 $abc$61454$n5153
.sym 5796 $abc$61454$n5147_1
.sym 5797 $abc$61454$n5144_1
.sym 5810 $true
.sym 5811 clk_16mhz$2$2
.sym 5812 $false
.sym 5813 $abc$61454$n5131
.sym 5814 $abc$61454$n5156
.sym 5815 $abc$61454$n5161
.sym 5816 $abc$61454$n5135
.sym 5817 $abc$61454$n5162
.sym 5818 $abc$61454$n5130
.sym 5819 $abc$61454$n5140
.sym 5820 soc.cpu.mem_rdata_q[26]
.sym 6360 $abc$61454$n10271
.sym 6489 reset_cnt[1]
.sym 6490 reset_cnt[2]
.sym 6491 reset_cnt[3]
.sym 6492 reset_cnt[4]
.sym 6493 reset_cnt[5]
.sym 6495 reset_cnt[0]
.sym 6623 $true$2
.sym 6624 $abc$61454$n541
.sym 6760 $abc$61454$n7072_1
.sym 6761 $abc$61454$n7130
.sym 6762 $abc$61454$n7073_1
.sym 6765 $abc$61454$n7129
.sym 6844 soc.cpu.count_cycle[0]
.sym 6845 soc.cpu.instr_rdcycle
.sym 6846 soc.cpu.instr_rdcycleh
.sym 6847 soc.cpu.count_cycle[32]
.sym 6886 $false
.sym 6887 $false
.sym 6888 soc.cpu.count_cycle[0]
.sym 6889 $false
.sym 6890 $true
.sym 6891 clk_16mhz$2$2
.sym 6892 $abc$61454$n17$2
.sym 6893 $abc$61454$n7250
.sym 6894 $abc$61454$n7252_1
.sym 6895 $abc$61454$n7143
.sym 6896 $abc$61454$n7171_1
.sym 6897 $abc$61454$n7251_1
.sym 6898 $abc$61454$n7144_1
.sym 6900 $abc$61454$n7142
.sym 6979 soc.cpu.count_cycle[39]
.sym 6980 soc.cpu.instr_rdcycleh
.sym 6981 soc.cpu.instr_rdinstr
.sym 6982 soc.cpu.count_instr[7]
.sym 6985 soc.cpu.count_cycle[7]
.sym 6986 soc.cpu.instr_rdcycle
.sym 6987 $abc$61454$n7173_1
.sym 6988 $false
.sym 6997 soc.cpu.count_cycle[41]
.sym 6998 soc.cpu.instr_rdcycleh
.sym 6999 soc.cpu.instr_rdinstr
.sym 7000 soc.cpu.count_instr[9]
.sym 7003 soc.cpu.count_cycle[4]
.sym 7004 soc.cpu.instr_rdcycle
.sym 7005 soc.cpu.instr_rdcycleh
.sym 7006 soc.cpu.count_cycle[36]
.sym 7009 soc.cpu.count_cycle[0]
.sym 7010 resetn$2
.sym 7011 $false
.sym 7012 $false
.sym 7015 soc.cpu.count_cycle[9]
.sym 7016 soc.cpu.instr_rdcycle
.sym 7017 $abc$61454$n7195_1
.sym 7018 $false
.sym 7021 soc.cpu.count_cycle[1]
.sym 7022 $false
.sym 7023 $false
.sym 7024 $false
.sym 7025 $abc$61454$n4662
.sym 7026 clk_16mhz$2$2
.sym 7027 $abc$61454$n17$2
.sym 7028 $abc$61454$n7086_1
.sym 7029 $abc$61454$n13
.sym 7031 $abc$61454$n7158_1
.sym 7032 $abc$61454$n7218_1
.sym 7033 $abc$61454$n7217
.sym 7035 soc.cpu.pcpi_mul.rs2[0]
.sym 7076 $true
.sym 7113 soc.cpu.count_cycle[0]$2
.sym 7114 $false
.sym 7115 soc.cpu.count_cycle[0]
.sym 7116 $false
.sym 7117 $false
.sym 7119 $auto$alumacc.cc:474:replace_alu$7459.C[2]
.sym 7121 $false
.sym 7122 soc.cpu.count_cycle[1]
.sym 7125 $auto$alumacc.cc:474:replace_alu$7459.C[3]
.sym 7126 $false
.sym 7127 $false
.sym 7128 soc.cpu.count_cycle[2]
.sym 7129 $auto$alumacc.cc:474:replace_alu$7459.C[2]
.sym 7131 $auto$alumacc.cc:474:replace_alu$7459.C[4]
.sym 7132 $false
.sym 7133 $false
.sym 7134 soc.cpu.count_cycle[3]
.sym 7135 $auto$alumacc.cc:474:replace_alu$7459.C[3]
.sym 7137 $auto$alumacc.cc:474:replace_alu$7459.C[5]
.sym 7138 $false
.sym 7139 $false
.sym 7140 soc.cpu.count_cycle[4]
.sym 7141 $auto$alumacc.cc:474:replace_alu$7459.C[4]
.sym 7143 $auto$alumacc.cc:474:replace_alu$7459.C[6]
.sym 7144 $false
.sym 7145 $false
.sym 7146 soc.cpu.count_cycle[5]
.sym 7147 $auto$alumacc.cc:474:replace_alu$7459.C[5]
.sym 7149 $auto$alumacc.cc:474:replace_alu$7459.C[7]
.sym 7150 $false
.sym 7151 $false
.sym 7152 soc.cpu.count_cycle[6]
.sym 7153 $auto$alumacc.cc:474:replace_alu$7459.C[6]
.sym 7155 $auto$alumacc.cc:474:replace_alu$7459.C[8]
.sym 7156 $false
.sym 7157 $false
.sym 7158 soc.cpu.count_cycle[7]
.sym 7159 $auto$alumacc.cc:474:replace_alu$7459.C[7]
.sym 7160 $true
.sym 7161 clk_16mhz$2$2
.sym 7162 $abc$61454$n17$2
.sym 7163 $abc$61454$n4060
.sym 7164 $abc$61454$n7229
.sym 7165 $abc$61454$n7230_1
.sym 7167 $abc$61454$n7208
.sym 7169 soc.cpu.pcpi_mul.rdx[7]
.sym 7170 soc.cpu.pcpi_mul.rs1[56]
.sym 7211 $auto$alumacc.cc:474:replace_alu$7459.C[8]
.sym 7248 $auto$alumacc.cc:474:replace_alu$7459.C[9]
.sym 7249 $false
.sym 7250 $false
.sym 7251 soc.cpu.count_cycle[8]
.sym 7252 $auto$alumacc.cc:474:replace_alu$7459.C[8]
.sym 7254 $auto$alumacc.cc:474:replace_alu$7459.C[10]
.sym 7255 $false
.sym 7256 $false
.sym 7257 soc.cpu.count_cycle[9]
.sym 7258 $auto$alumacc.cc:474:replace_alu$7459.C[9]
.sym 7260 $auto$alumacc.cc:474:replace_alu$7459.C[11]
.sym 7261 $false
.sym 7262 $false
.sym 7263 soc.cpu.count_cycle[10]
.sym 7264 $auto$alumacc.cc:474:replace_alu$7459.C[10]
.sym 7266 $auto$alumacc.cc:474:replace_alu$7459.C[12]
.sym 7267 $false
.sym 7268 $false
.sym 7269 soc.cpu.count_cycle[11]
.sym 7270 $auto$alumacc.cc:474:replace_alu$7459.C[11]
.sym 7272 $auto$alumacc.cc:474:replace_alu$7459.C[13]
.sym 7273 $false
.sym 7274 $false
.sym 7275 soc.cpu.count_cycle[12]
.sym 7276 $auto$alumacc.cc:474:replace_alu$7459.C[12]
.sym 7278 $auto$alumacc.cc:474:replace_alu$7459.C[14]
.sym 7279 $false
.sym 7280 $false
.sym 7281 soc.cpu.count_cycle[13]
.sym 7282 $auto$alumacc.cc:474:replace_alu$7459.C[13]
.sym 7284 $auto$alumacc.cc:474:replace_alu$7459.C[15]
.sym 7285 $false
.sym 7286 $false
.sym 7287 soc.cpu.count_cycle[14]
.sym 7288 $auto$alumacc.cc:474:replace_alu$7459.C[14]
.sym 7290 $auto$alumacc.cc:474:replace_alu$7459.C[16]
.sym 7291 $false
.sym 7292 $false
.sym 7293 soc.cpu.count_cycle[15]
.sym 7294 $auto$alumacc.cc:474:replace_alu$7459.C[15]
.sym 7295 $true
.sym 7296 clk_16mhz$2$2
.sym 7297 $abc$61454$n17$2
.sym 7299 $abc$61454$n7085
.sym 7300 $abc$61454$n7332_1
.sym 7301 $abc$61454$n7288_1
.sym 7302 $abc$61454$n7343_1
.sym 7303 $abc$61454$n7353_1
.sym 7346 $auto$alumacc.cc:474:replace_alu$7459.C[16]
.sym 7383 $auto$alumacc.cc:474:replace_alu$7459.C[17]
.sym 7384 $false
.sym 7385 $false
.sym 7386 soc.cpu.count_cycle[16]
.sym 7387 $auto$alumacc.cc:474:replace_alu$7459.C[16]
.sym 7389 $auto$alumacc.cc:474:replace_alu$7459.C[18]
.sym 7390 $false
.sym 7391 $false
.sym 7392 soc.cpu.count_cycle[17]
.sym 7393 $auto$alumacc.cc:474:replace_alu$7459.C[17]
.sym 7395 $auto$alumacc.cc:474:replace_alu$7459.C[19]
.sym 7396 $false
.sym 7397 $false
.sym 7398 soc.cpu.count_cycle[18]
.sym 7399 $auto$alumacc.cc:474:replace_alu$7459.C[18]
.sym 7401 $auto$alumacc.cc:474:replace_alu$7459.C[20]
.sym 7402 $false
.sym 7403 $false
.sym 7404 soc.cpu.count_cycle[19]
.sym 7405 $auto$alumacc.cc:474:replace_alu$7459.C[19]
.sym 7407 $auto$alumacc.cc:474:replace_alu$7459.C[21]
.sym 7408 $false
.sym 7409 $false
.sym 7410 soc.cpu.count_cycle[20]
.sym 7411 $auto$alumacc.cc:474:replace_alu$7459.C[20]
.sym 7413 $auto$alumacc.cc:474:replace_alu$7459.C[22]
.sym 7414 $false
.sym 7415 $false
.sym 7416 soc.cpu.count_cycle[21]
.sym 7417 $auto$alumacc.cc:474:replace_alu$7459.C[21]
.sym 7419 $auto$alumacc.cc:474:replace_alu$7459.C[23]
.sym 7420 $false
.sym 7421 $false
.sym 7422 soc.cpu.count_cycle[22]
.sym 7423 $auto$alumacc.cc:474:replace_alu$7459.C[22]
.sym 7425 $auto$alumacc.cc:474:replace_alu$7459.C[24]
.sym 7426 $false
.sym 7427 $false
.sym 7428 soc.cpu.count_cycle[23]
.sym 7429 $auto$alumacc.cc:474:replace_alu$7459.C[23]
.sym 7430 $true
.sym 7431 clk_16mhz$2$2
.sym 7432 $abc$61454$n17$2
.sym 7433 $abc$61454$n7376
.sym 7434 $abc$61454$n7417
.sym 7435 $abc$61454$n7365_1
.sym 7436 $abc$61454$n7409
.sym 7437 $abc$61454$n7387
.sym 7438 $abc$61454$n7396
.sym 7439 $abc$61454$n7442
.sym 7481 $auto$alumacc.cc:474:replace_alu$7459.C[24]
.sym 7518 $auto$alumacc.cc:474:replace_alu$7459.C[25]
.sym 7519 $false
.sym 7520 $false
.sym 7521 soc.cpu.count_cycle[24]
.sym 7522 $auto$alumacc.cc:474:replace_alu$7459.C[24]
.sym 7524 $auto$alumacc.cc:474:replace_alu$7459.C[26]
.sym 7525 $false
.sym 7526 $false
.sym 7527 soc.cpu.count_cycle[25]
.sym 7528 $auto$alumacc.cc:474:replace_alu$7459.C[25]
.sym 7530 $auto$alumacc.cc:474:replace_alu$7459.C[27]
.sym 7531 $false
.sym 7532 $false
.sym 7533 soc.cpu.count_cycle[26]
.sym 7534 $auto$alumacc.cc:474:replace_alu$7459.C[26]
.sym 7536 $auto$alumacc.cc:474:replace_alu$7459.C[28]
.sym 7537 $false
.sym 7538 $false
.sym 7539 soc.cpu.count_cycle[27]
.sym 7540 $auto$alumacc.cc:474:replace_alu$7459.C[27]
.sym 7542 $auto$alumacc.cc:474:replace_alu$7459.C[29]
.sym 7543 $false
.sym 7544 $false
.sym 7545 soc.cpu.count_cycle[28]
.sym 7546 $auto$alumacc.cc:474:replace_alu$7459.C[28]
.sym 7548 $auto$alumacc.cc:474:replace_alu$7459.C[30]
.sym 7549 $false
.sym 7550 $false
.sym 7551 soc.cpu.count_cycle[29]
.sym 7552 $auto$alumacc.cc:474:replace_alu$7459.C[29]
.sym 7554 $auto$alumacc.cc:474:replace_alu$7459.C[31]
.sym 7555 $false
.sym 7556 $false
.sym 7557 soc.cpu.count_cycle[30]
.sym 7558 $auto$alumacc.cc:474:replace_alu$7459.C[30]
.sym 7560 $auto$alumacc.cc:474:replace_alu$7459.C[32]
.sym 7561 $false
.sym 7562 $false
.sym 7563 soc.cpu.count_cycle[31]
.sym 7564 $auto$alumacc.cc:474:replace_alu$7459.C[31]
.sym 7565 $true
.sym 7566 clk_16mhz$2$2
.sym 7567 $abc$61454$n17$2
.sym 7568 $abc$61454$n7331_1
.sym 7569 $abc$61454$n7275
.sym 7570 $abc$61454$n7287
.sym 7572 $abc$61454$n7308_1
.sym 7573 $abc$61454$n7307
.sym 7575 $abc$61454$n7342_1
.sym 7616 $auto$alumacc.cc:474:replace_alu$7459.C[32]
.sym 7653 $auto$alumacc.cc:474:replace_alu$7459.C[33]
.sym 7654 $false
.sym 7655 $false
.sym 7656 soc.cpu.count_cycle[32]
.sym 7657 $auto$alumacc.cc:474:replace_alu$7459.C[32]
.sym 7659 $auto$alumacc.cc:474:replace_alu$7459.C[34]
.sym 7660 $false
.sym 7661 $false
.sym 7662 soc.cpu.count_cycle[33]
.sym 7663 $auto$alumacc.cc:474:replace_alu$7459.C[33]
.sym 7665 $auto$alumacc.cc:474:replace_alu$7459.C[35]
.sym 7666 $false
.sym 7667 $false
.sym 7668 soc.cpu.count_cycle[34]
.sym 7669 $auto$alumacc.cc:474:replace_alu$7459.C[34]
.sym 7671 $auto$alumacc.cc:474:replace_alu$7459.C[36]
.sym 7672 $false
.sym 7673 $false
.sym 7674 soc.cpu.count_cycle[35]
.sym 7675 $auto$alumacc.cc:474:replace_alu$7459.C[35]
.sym 7677 $auto$alumacc.cc:474:replace_alu$7459.C[37]
.sym 7678 $false
.sym 7679 $false
.sym 7680 soc.cpu.count_cycle[36]
.sym 7681 $auto$alumacc.cc:474:replace_alu$7459.C[36]
.sym 7683 $auto$alumacc.cc:474:replace_alu$7459.C[38]
.sym 7684 $false
.sym 7685 $false
.sym 7686 soc.cpu.count_cycle[37]
.sym 7687 $auto$alumacc.cc:474:replace_alu$7459.C[37]
.sym 7689 $auto$alumacc.cc:474:replace_alu$7459.C[39]
.sym 7690 $false
.sym 7691 $false
.sym 7692 soc.cpu.count_cycle[38]
.sym 7693 $auto$alumacc.cc:474:replace_alu$7459.C[38]
.sym 7695 $auto$alumacc.cc:474:replace_alu$7459.C[40]
.sym 7696 $false
.sym 7697 $false
.sym 7698 soc.cpu.count_cycle[39]
.sym 7699 $auto$alumacc.cc:474:replace_alu$7459.C[39]
.sym 7700 $true
.sym 7701 clk_16mhz$2$2
.sym 7702 $abc$61454$n17$2
.sym 7706 $abc$61454$n7386_1
.sym 7707 $abc$61454$n7375
.sym 7708 $abc$61454$n7364
.sym 7710 soc.cpu.pcpi_mul.rs1[63]
.sym 7751 $auto$alumacc.cc:474:replace_alu$7459.C[40]
.sym 7788 $auto$alumacc.cc:474:replace_alu$7459.C[41]
.sym 7789 $false
.sym 7790 $false
.sym 7791 soc.cpu.count_cycle[40]
.sym 7792 $auto$alumacc.cc:474:replace_alu$7459.C[40]
.sym 7794 $auto$alumacc.cc:474:replace_alu$7459.C[42]
.sym 7795 $false
.sym 7796 $false
.sym 7797 soc.cpu.count_cycle[41]
.sym 7798 $auto$alumacc.cc:474:replace_alu$7459.C[41]
.sym 7800 $auto$alumacc.cc:474:replace_alu$7459.C[43]
.sym 7801 $false
.sym 7802 $false
.sym 7803 soc.cpu.count_cycle[42]
.sym 7804 $auto$alumacc.cc:474:replace_alu$7459.C[42]
.sym 7806 $auto$alumacc.cc:474:replace_alu$7459.C[44]
.sym 7807 $false
.sym 7808 $false
.sym 7809 soc.cpu.count_cycle[43]
.sym 7810 $auto$alumacc.cc:474:replace_alu$7459.C[43]
.sym 7812 $auto$alumacc.cc:474:replace_alu$7459.C[45]
.sym 7813 $false
.sym 7814 $false
.sym 7815 soc.cpu.count_cycle[44]
.sym 7816 $auto$alumacc.cc:474:replace_alu$7459.C[44]
.sym 7818 $auto$alumacc.cc:474:replace_alu$7459.C[46]
.sym 7819 $false
.sym 7820 $false
.sym 7821 soc.cpu.count_cycle[45]
.sym 7822 $auto$alumacc.cc:474:replace_alu$7459.C[45]
.sym 7824 $auto$alumacc.cc:474:replace_alu$7459.C[47]
.sym 7825 $false
.sym 7826 $false
.sym 7827 soc.cpu.count_cycle[46]
.sym 7828 $auto$alumacc.cc:474:replace_alu$7459.C[46]
.sym 7830 $auto$alumacc.cc:474:replace_alu$7459.C[48]
.sym 7831 $false
.sym 7832 $false
.sym 7833 soc.cpu.count_cycle[47]
.sym 7834 $auto$alumacc.cc:474:replace_alu$7459.C[47]
.sym 7835 $true
.sym 7836 clk_16mhz$2$2
.sym 7837 $abc$61454$n17$2
.sym 7886 $auto$alumacc.cc:474:replace_alu$7459.C[48]
.sym 7923 $auto$alumacc.cc:474:replace_alu$7459.C[49]
.sym 7924 $false
.sym 7925 $false
.sym 7926 soc.cpu.count_cycle[48]
.sym 7927 $auto$alumacc.cc:474:replace_alu$7459.C[48]
.sym 7929 $auto$alumacc.cc:474:replace_alu$7459.C[50]
.sym 7930 $false
.sym 7931 $false
.sym 7932 soc.cpu.count_cycle[49]
.sym 7933 $auto$alumacc.cc:474:replace_alu$7459.C[49]
.sym 7935 $auto$alumacc.cc:474:replace_alu$7459.C[51]
.sym 7936 $false
.sym 7937 $false
.sym 7938 soc.cpu.count_cycle[50]
.sym 7939 $auto$alumacc.cc:474:replace_alu$7459.C[50]
.sym 7941 $auto$alumacc.cc:474:replace_alu$7459.C[52]
.sym 7942 $false
.sym 7943 $false
.sym 7944 soc.cpu.count_cycle[51]
.sym 7945 $auto$alumacc.cc:474:replace_alu$7459.C[51]
.sym 7947 $auto$alumacc.cc:474:replace_alu$7459.C[53]
.sym 7948 $false
.sym 7949 $false
.sym 7950 soc.cpu.count_cycle[52]
.sym 7951 $auto$alumacc.cc:474:replace_alu$7459.C[52]
.sym 7953 $auto$alumacc.cc:474:replace_alu$7459.C[54]
.sym 7954 $false
.sym 7955 $false
.sym 7956 soc.cpu.count_cycle[53]
.sym 7957 $auto$alumacc.cc:474:replace_alu$7459.C[53]
.sym 7959 $auto$alumacc.cc:474:replace_alu$7459.C[55]
.sym 7960 $false
.sym 7961 $false
.sym 7962 soc.cpu.count_cycle[54]
.sym 7963 $auto$alumacc.cc:474:replace_alu$7459.C[54]
.sym 7965 $auto$alumacc.cc:474:replace_alu$7459.C[56]
.sym 7966 $false
.sym 7967 $false
.sym 7968 soc.cpu.count_cycle[55]
.sym 7969 $auto$alumacc.cc:474:replace_alu$7459.C[55]
.sym 7970 $true
.sym 7971 clk_16mhz$2$2
.sym 7972 $abc$61454$n17$2
.sym 8021 $auto$alumacc.cc:474:replace_alu$7459.C[56]
.sym 8058 $auto$alumacc.cc:474:replace_alu$7459.C[57]
.sym 8059 $false
.sym 8060 $false
.sym 8061 soc.cpu.count_cycle[56]
.sym 8062 $auto$alumacc.cc:474:replace_alu$7459.C[56]
.sym 8064 $auto$alumacc.cc:474:replace_alu$7459.C[58]
.sym 8065 $false
.sym 8066 $false
.sym 8067 soc.cpu.count_cycle[57]
.sym 8068 $auto$alumacc.cc:474:replace_alu$7459.C[57]
.sym 8070 $auto$alumacc.cc:474:replace_alu$7459.C[59]
.sym 8071 $false
.sym 8072 $false
.sym 8073 soc.cpu.count_cycle[58]
.sym 8074 $auto$alumacc.cc:474:replace_alu$7459.C[58]
.sym 8076 $auto$alumacc.cc:474:replace_alu$7459.C[60]
.sym 8077 $false
.sym 8078 $false
.sym 8079 soc.cpu.count_cycle[59]
.sym 8080 $auto$alumacc.cc:474:replace_alu$7459.C[59]
.sym 8082 $auto$alumacc.cc:474:replace_alu$7459.C[61]
.sym 8083 $false
.sym 8084 $false
.sym 8085 soc.cpu.count_cycle[60]
.sym 8086 $auto$alumacc.cc:474:replace_alu$7459.C[60]
.sym 8088 $auto$alumacc.cc:474:replace_alu$7459.C[62]
.sym 8089 $false
.sym 8090 $false
.sym 8091 soc.cpu.count_cycle[61]
.sym 8092 $auto$alumacc.cc:474:replace_alu$7459.C[61]
.sym 8094 $auto$alumacc.cc:474:replace_alu$7459.C[63]
.sym 8095 $false
.sym 8096 $false
.sym 8097 soc.cpu.count_cycle[62]
.sym 8098 $auto$alumacc.cc:474:replace_alu$7459.C[62]
.sym 8101 $false
.sym 8102 $false
.sym 8103 soc.cpu.count_cycle[63]
.sym 8104 $auto$alumacc.cc:474:replace_alu$7459.C[63]
.sym 8105 $true
.sym 8106 clk_16mhz$2$2
.sym 8107 $abc$61454$n17$2
.sym 8118 pin_2$2
.sym 8754 $abc$61454$n573
.sym 8758 $abc$61454$n568
.sym 8760 $abc$61454$n567
.sym 8761 $abc$61454$n576
.sym 8790 $true
.sym 8827 $abc$61454$n577$3
.sym 8828 $false
.sym 8829 $abc$61454$n577
.sym 8830 $false
.sym 8831 $false
.sym 8833 $auto$alumacc.cc:474:replace_alu$7416.C[2]
.sym 8835 $false
.sym 8836 $abc$61454$n576
.sym 8839 $auto$alumacc.cc:474:replace_alu$7416.C[3]
.sym 8841 $false
.sym 8842 $abc$61454$n574
.sym 8845 $auto$alumacc.cc:474:replace_alu$7416.C[4]
.sym 8847 $false
.sym 8848 $abc$61454$n573
.sym 8851 $auto$alumacc.cc:474:replace_alu$7416.C[5]
.sym 8853 $false
.sym 8854 $abc$61454$n571
.sym 8857 $auto$alumacc.cc:474:replace_alu$7416.C[6]
.sym 8859 $false
.sym 8860 $abc$61454$n570
.sym 8863 $auto$alumacc.cc:474:replace_alu$7416.C[7]
.sym 8865 $false
.sym 8866 $abc$61454$n568
.sym 8869 $auto$alumacc.cc:474:replace_alu$7416.C[8]
.sym 8871 $false
.sym 8872 $abc$61454$n567
.sym 8878 $abc$61454$n570
.sym 8882 $abc$61454$n565
.sym 8883 $abc$61454$n561
.sym 8913 $auto$alumacc.cc:474:replace_alu$7416.C[8]
.sym 8950 $auto$alumacc.cc:474:replace_alu$7416.C[9]
.sym 8952 $false
.sym 8953 $abc$61454$n565
.sym 8956 $auto$alumacc.cc:474:replace_alu$7416.C[10]
.sym 8958 $false
.sym 8959 $abc$61454$n564
.sym 8962 $auto$alumacc.cc:474:replace_alu$7416.C[11]
.sym 8964 $false
.sym 8965 $abc$61454$n562
.sym 8968 $auto$alumacc.cc:474:replace_alu$7416.C[12]
.sym 8970 $false
.sym 8971 $abc$61454$n561
.sym 8974 $auto$alumacc.cc:474:replace_alu$7416.C[13]
.sym 8976 $false
.sym 8977 $abc$61454$n457
.sym 8980 $auto$alumacc.cc:474:replace_alu$7416.C[14]
.sym 8982 $true$2
.sym 8983 $abc$61454$n456
.sym 8986 $auto$alumacc.cc:474:replace_alu$7416.C[15]
.sym 8988 $false
.sym 8989 $abc$61454$n558
.sym 8992 $auto$alumacc.cc:474:replace_alu$7416.C[16]
.sym 8994 $false
.sym 8995 $abc$61454$n557
.sym 9000 $abc$61454$n548
.sym 9003 $abc$61454$n554
.sym 9007 $abc$61454$n558
.sym 9036 $auto$alumacc.cc:474:replace_alu$7416.C[16]
.sym 9073 $auto$alumacc.cc:474:replace_alu$7416.C[17]
.sym 9075 $false
.sym 9076 $abc$61454$n555
.sym 9079 $auto$alumacc.cc:474:replace_alu$7416.C[18]
.sym 9081 $false
.sym 9082 $abc$61454$n554
.sym 9085 $auto$alumacc.cc:474:replace_alu$7416.C[19]
.sym 9087 $false
.sym 9088 $abc$61454$n552
.sym 9091 $auto$alumacc.cc:474:replace_alu$7416.C[20]
.sym 9093 $false
.sym 9094 $abc$61454$n551
.sym 9097 $auto$alumacc.cc:474:replace_alu$7416.C[21]
.sym 9099 $false
.sym 9100 $abc$61454$n549
.sym 9103 $auto$alumacc.cc:474:replace_alu$7416.C[22]
.sym 9105 $false
.sym 9106 $abc$61454$n548
.sym 9109 $auto$alumacc.cc:474:replace_alu$7416.C[23]
.sym 9111 $false
.sym 9112 $abc$61454$n546
.sym 9115 $auto$alumacc.cc:474:replace_alu$7416.C[24]
.sym 9117 $false
.sym 9118 $abc$61454$n545
.sym 9123 $abc$61454$n4599
.sym 9124 $abc$61454$n5012
.sym 9125 $abc$61454$n5316
.sym 9126 $abc$61454$n4406
.sym 9127 $abc$61454$n5011
.sym 9128 $abc$61454$n5010
.sym 9129 $abc$61454$n5362_1
.sym 9130 soc.cpu.instr_auipc
.sym 9159 $auto$alumacc.cc:474:replace_alu$7416.C[24]
.sym 9196 $auto$alumacc.cc:474:replace_alu$7416.C[25]
.sym 9198 $false
.sym 9199 $abc$61454$n454
.sym 9202 $auto$alumacc.cc:474:replace_alu$7416.C[26]
.sym 9204 $false
.sym 9205 $abc$61454$n543
.sym 9208 $auto$alumacc.cc:474:replace_alu$7416.C[27]
.sym 9210 $false
.sym 9211 $abc$61454$n542
.sym 9214 $auto$alumacc.cc:474:replace_alu$7416.C[28]
.sym 9216 $false
.sym 9217 $abc$61454$n541
.sym 9220 $auto$alumacc.cc:474:replace_alu$7416.C[29]
.sym 9222 $false
.sym 9223 $abc$61454$n539
.sym 9226 $auto$alumacc.cc:474:replace_alu$7416.C[30]
.sym 9228 $false
.sym 9229 $abc$61454$n538
.sym 9232 $auto$alumacc.cc:474:replace_alu$7416.C[31]
.sym 9234 $false
.sym 9235 $abc$61454$n536
.sym 9238 $abc$61454$n10265$2
.sym 9240 $false
.sym 9241 $abc$61454$n535
.sym 9246 $abc$61454$n4391
.sym 9247 $abc$61454$n8138
.sym 9248 $abc$61454$n4390
.sym 9249 $abc$61454$n5321
.sym 9250 soc.cpu.is_alu_reg_imm
.sym 9251 soc.cpu.instr_lui
.sym 9252 soc.cpu.instr_jal
.sym 9253 soc.cpu.instr_jalr
.sym 9323 $abc$61454$n10265$2
.sym 9326 $abc$61454$n4387_1
.sym 9327 $abc$61454$n5139
.sym 9328 $false
.sym 9329 $false
.sym 9338 soc.cpu.mem_addr[9]
.sym 9339 $false
.sym 9340 $false
.sym 9341 $false
.sym 9350 soc.cpu.mem_addr[24]
.sym 9351 $false
.sym 9352 $false
.sym 9353 $false
.sym 9356 $abc$61454$n4315
.sym 9357 $abc$61454$n5151_1
.sym 9358 $abc$61454$n5282_1
.sym 9359 $abc$61454$n6301
.sym 9362 soc.cpu.mem_addr[12]
.sym 9363 $false
.sym 9364 $false
.sym 9365 $false
.sym 9369 $abc$61454$n4387_1
.sym 9370 $abc$61454$n8139_1
.sym 9371 $abc$61454$n5331
.sym 9372 $abc$61454$n8082_1
.sym 9373 $abc$61454$n4521
.sym 9374 $abc$61454$n4501
.sym 9375 $abc$61454$n6444
.sym 9376 $abc$61454$n8081_1
.sym 9443 $abc$61454$n4393
.sym 9444 $abc$61454$n5334
.sym 9445 $abc$61454$n5333_1
.sym 9446 $abc$61454$n5326
.sym 9449 $abc$61454$n6444
.sym 9450 $abc$61454$n5326
.sym 9451 $abc$61454$n5324
.sym 9452 $abc$61454$n5327
.sym 9455 $abc$61454$n4574_1
.sym 9456 $abc$61454$n5334
.sym 9457 $abc$61454$n4393
.sym 9458 $false
.sym 9461 $abc$61454$n5326
.sym 9462 $abc$61454$n5282_1
.sym 9463 $false
.sym 9464 $false
.sym 9467 $abc$61454$n4314
.sym 9468 $abc$61454$n4404
.sym 9469 $abc$61454$n4596_1
.sym 9470 $false
.sym 9473 $abc$61454$n5328
.sym 9474 soc.cpu.mem_rdata_latched[7]
.sym 9475 $abc$61454$n5323
.sym 9476 $false
.sym 9479 $abc$61454$n4531
.sym 9480 $abc$61454$n5332
.sym 9481 $abc$61454$n4373
.sym 9482 $abc$61454$n5337
.sym 9485 $abc$61454$n5339
.sym 9486 $abc$61454$n5333_1
.sym 9487 $abc$61454$n4355_1
.sym 9488 $false
.sym 9489 $abc$61454$n4573
.sym 9490 clk_16mhz$2$2
.sym 9491 $false
.sym 9492 $abc$61454$n4586
.sym 9493 $abc$61454$n8074_1
.sym 9494 $abc$61454$n5351
.sym 9495 $abc$61454$n4593_1
.sym 9496 $abc$61454$n4529
.sym 9497 $abc$61454$n4522_1
.sym 9498 $abc$61454$n4585
.sym 9499 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9566 soc.cpu.mem_rdata_latched[12]
.sym 9567 $abc$61454$n4530_1
.sym 9568 $abc$61454$n4393
.sym 9569 $false
.sym 9572 $abc$61454$n4373
.sym 9573 $abc$61454$n4355_1
.sym 9574 soc.cpu.mem_rdata_latched[12]
.sym 9575 $false
.sym 9578 $abc$61454$n4502
.sym 9579 $abc$61454$n4596_1
.sym 9580 $abc$61454$n4597
.sym 9581 $abc$61454$n4393
.sym 9584 $abc$61454$n4313
.sym 9585 $abc$61454$n5329
.sym 9586 $abc$61454$n1
.sym 9587 $abc$61454$n5166
.sym 9590 $abc$61454$n4527
.sym 9591 $abc$61454$n4314
.sym 9592 $abc$61454$n4526
.sym 9593 $abc$61454$n4313
.sym 9596 $abc$61454$n4527
.sym 9597 $abc$61454$n4312
.sym 9598 $false
.sym 9599 $false
.sym 9602 $abc$61454$n4503
.sym 9603 soc.cpu.mem_rdata_latched[12]
.sym 9604 $abc$61454$n4530_1
.sym 9605 $abc$61454$n4388
.sym 9608 $abc$61454$n5329
.sym 9609 soc.cpu.mem_rdata_latched[0]
.sym 9610 $abc$61454$n1
.sym 9611 $false
.sym 9615 $abc$61454$n5359
.sym 9616 $abc$61454$n4598
.sym 9617 $abc$61454$n4602
.sym 9618 $abc$61454$n5319
.sym 9619 $abc$61454$n4388
.sym 9620 $abc$61454$n5318
.sym 9621 $abc$61454$n5360
.sym 9622 soc.cpu.is_sb_sh_sw
.sym 9689 $abc$61454$n4503
.sym 9690 $abc$61454$n4506
.sym 9691 $false
.sym 9692 $false
.sym 9695 $abc$61454$n4601_1
.sym 9696 $abc$61454$n4599
.sym 9697 $abc$61454$n5139
.sym 9698 $false
.sym 9701 soc.cpu.mem_rdata_latched[7]
.sym 9702 $abc$61454$n4355_1
.sym 9703 $abc$61454$n4373
.sym 9704 $abc$61454$n4507
.sym 9707 $abc$61454$n4328
.sym 9708 $abc$61454$n4341
.sym 9709 $abc$61454$n4315
.sym 9710 $false
.sym 9713 $abc$61454$n4503
.sym 9714 $abc$61454$n4313
.sym 9715 $abc$61454$n4506
.sym 9716 $abc$61454$n4601_1
.sym 9719 $abc$61454$n4596_1
.sym 9720 $abc$61454$n4393
.sym 9721 $false
.sym 9722 $false
.sym 9725 $abc$61454$n4503
.sym 9726 $abc$61454$n4506
.sym 9727 $false
.sym 9728 $false
.sym 9731 $abc$61454$n4315
.sym 9732 $abc$61454$n4341
.sym 9733 $false
.sym 9734 $false
.sym 9738 $abc$61454$n5239
.sym 9739 $abc$61454$n5177
.sym 9740 $abc$61454$n5291_1
.sym 9741 $abc$61454$n5290_1
.sym 9742 $abc$61454$n5292
.sym 9743 $abc$61454$n5280
.sym 9744 $abc$61454$n5281_1
.sym 9745 $abc$61454$n5279_1
.sym 9812 $abc$61454$n5137
.sym 9813 soc.cpu.mem_rdata_latched[12]
.sym 9814 $false
.sym 9815 $false
.sym 9818 $abc$61454$n8128
.sym 9819 $abc$61454$n8127
.sym 9820 $abc$61454$n5231
.sym 9821 $abc$61454$n5147_1
.sym 9824 $abc$61454$n5137
.sym 9825 $abc$61454$n4313
.sym 9826 $false
.sym 9827 $false
.sym 9830 $abc$61454$n5134
.sym 9831 $abc$61454$n4601_1
.sym 9832 $false
.sym 9833 $false
.sym 9836 $abc$61454$n4393
.sym 9837 $abc$61454$n4313
.sym 9838 $abc$61454$n4341
.sym 9839 $abc$61454$n4328
.sym 9842 $abc$61454$n4313
.sym 9843 $abc$61454$n4314
.sym 9844 $false
.sym 9845 $false
.sym 9848 $abc$61454$n5134
.sym 9849 $abc$61454$n4601_1
.sym 9850 $false
.sym 9851 $false
.sym 9854 $abc$61454$n5134
.sym 9855 soc.cpu.mem_rdata_latched[2]
.sym 9856 $abc$61454$n4315
.sym 9857 $abc$61454$n4328
.sym 9861 $abc$61454$n5195
.sym 9862 $abc$61454$n5183_1
.sym 9863 $abc$61454$n5182
.sym 9864 $abc$61454$n5271
.sym 9865 $abc$61454$n5288_1
.sym 9866 $abc$61454$n8136
.sym 9867 $abc$61454$n5287_1
.sym 9868 $abc$61454$n8117
.sym 9935 $abc$61454$n4355_1
.sym 9936 $abc$61454$n5142
.sym 9937 $false
.sym 9938 $false
.sym 9941 $abc$61454$n4524
.sym 9942 $abc$61454$n5181_1
.sym 9943 $false
.sym 9944 $false
.sym 9947 $abc$61454$n4596_1
.sym 9948 $abc$61454$n5268
.sym 9949 $abc$61454$n5270_1
.sym 9950 $abc$61454$n5150_1
.sym 9953 $abc$61454$n5139
.sym 9954 $abc$61454$n4387_1
.sym 9955 $false
.sym 9956 $false
.sym 9959 $abc$61454$n4313
.sym 9960 $abc$61454$n5271
.sym 9961 $abc$61454$n5181_1
.sym 9962 $false
.sym 9965 $abc$61454$n5158
.sym 9966 $abc$61454$n5150_1
.sym 9967 $false
.sym 9968 $false
.sym 9971 $abc$61454$n4524
.sym 9972 $abc$61454$n4315
.sym 9973 $false
.sym 9974 $false
.sym 9977 $abc$61454$n1
.sym 9978 $abc$61454$n5147_1
.sym 9979 $false
.sym 9980 $false
.sym 9984 $abc$61454$n5192_1
.sym 9985 $abc$61454$n8120
.sym 9986 $abc$61454$n5187_1
.sym 9987 $abc$61454$n5193
.sym 9988 $abc$61454$n5190_1
.sym 9989 $abc$61454$n5189_1
.sym 9990 $abc$61454$n5188
.sym 9991 $abc$61454$n5152
.sym 10058 $abc$61454$n5132
.sym 10059 $abc$61454$n4313
.sym 10060 $abc$61454$n4523
.sym 10061 soc.cpu.mem_rdata_latched[5]
.sym 10064 $abc$61454$n4526
.sym 10065 $abc$61454$n4313
.sym 10066 soc.cpu.mem_rdata_latched[0]
.sym 10067 $abc$61454$n4388
.sym 10070 $abc$61454$n5133
.sym 10071 $abc$61454$n4526
.sym 10072 $false
.sym 10073 $false
.sym 10076 $abc$61454$n5160
.sym 10077 $abc$61454$n5154
.sym 10078 $abc$61454$n4566
.sym 10079 $abc$61454$n4387_1
.sym 10082 $abc$61454$n4393
.sym 10083 $abc$61454$n8114_1
.sym 10084 $abc$61454$n5164
.sym 10085 $abc$61454$n5167
.sym 10088 $abc$61454$n5139
.sym 10089 soc.cpu.mem_rdata_latched[12]
.sym 10090 $false
.sym 10091 $false
.sym 10094 $abc$61454$n5209
.sym 10095 $abc$61454$n5150_1
.sym 10096 $false
.sym 10097 $false
.sym 10100 $abc$61454$n4388
.sym 10101 soc.cpu.mem_rdata_latched[7]
.sym 10102 soc.cpu.mem_rdata_latched[2]
.sym 10103 $abc$61454$n4596_1
.sym 10107 $abc$61454$n8122
.sym 10108 $abc$61454$n5143
.sym 10109 $abc$61454$n8118
.sym 10110 $abc$61454$n5260
.sym 10111 $abc$61454$n5151_1
.sym 10112 $abc$61454$n5173_1
.sym 10113 $abc$61454$n8121_1
.sym 10114 soc.cpu.mem_rdata_q[27]
.sym 10181 $abc$61454$n5132
.sym 10182 soc.cpu.mem_rdata_latched[2]
.sym 10183 $false
.sym 10184 $false
.sym 10187 $abc$61454$n5151_1
.sym 10188 $abc$61454$n5157
.sym 10189 $abc$61454$n5160
.sym 10190 $false
.sym 10193 $abc$61454$n5162
.sym 10194 $abc$61454$n5135
.sym 10195 $abc$61454$n4313
.sym 10196 $false
.sym 10199 $abc$61454$n5136
.sym 10200 $abc$61454$n5138
.sym 10201 $false
.sym 10202 $false
.sym 10205 $abc$61454$n4373
.sym 10206 $abc$61454$n5160
.sym 10207 $abc$61454$n5141
.sym 10208 $false
.sym 10211 $abc$61454$n5140
.sym 10212 $abc$61454$n5131
.sym 10213 $abc$61454$n5135
.sym 10214 $abc$61454$n4313
.sym 10217 $abc$61454$n4373
.sym 10218 $abc$61454$n5143
.sym 10219 $abc$61454$n5141
.sym 10220 $false
.sym 10223 $abc$61454$n5161
.sym 10224 $abc$61454$n8115
.sym 10225 $abc$61454$n5147_1
.sym 10226 $abc$61454$n5156
.sym 10227 $true
.sym 10228 clk_16mhz$2$2
.sym 10229 $false
.sym 10233 $abc$61454$n1
.sym 10234 soc.cpu.pcpi_div.start
.sym 10236 $abc$61454$n4072
.sym 10237 soc.cpu.pcpi_div.pcpi_wait_q
.sym 10353 $abc$61454$n4073
.sym 10354 $abc$61454$n4464
.sym 10355 $abc$61454$n7349
.sym 10358 $abc$61454$n4600
.sym 10359 soc.cpu.irq_state[0]
.sym 10360 soc.cpu.irq_state[1]
.sym 10476 $abc$61454$n4107
.sym 10479 $abc$61454$n4656
.sym 10482 $abc$61454$n4473
.sym 10483 soc.cpu.irq_delay
.sym 10600 $abc$61454$n4653
.sym 10602 $abc$61454$n4842
.sym 10603 $abc$61454$n542
.sym 10604 soc.cpu.count_instr[0]
.sym 10635 $true
.sym 10672 $abc$61454$n543$2
.sym 10673 $false
.sym 10674 $abc$61454$n543
.sym 10675 $false
.sym 10676 $false
.sym 10678 $auto$alumacc.cc:474:replace_alu$7411.C[3]
.sym 10680 $false
.sym 10681 $abc$61454$n542
.sym 10684 $auto$alumacc.cc:474:replace_alu$7411.C[4]
.sym 10686 $false
.sym 10687 $abc$61454$n541
.sym 10690 $auto$alumacc.cc:474:replace_alu$7411.C[5]
.sym 10692 $false
.sym 10693 $abc$61454$n539
.sym 10696 $auto$alumacc.cc:474:replace_alu$7411.C[6]
.sym 10698 $false
.sym 10699 $abc$61454$n538
.sym 10702 $auto$alumacc.cc:474:replace_alu$7411.C[7]
.sym 10704 $false
.sym 10705 $abc$61454$n536
.sym 10708 $abc$61454$n10271$2
.sym 10710 $false
.sym 10711 $abc$61454$n535
.sym 10718 $abc$61454$n10271$2
.sym 10722 $abc$61454$n3951
.sym 10725 resetn
.sym 10758 $false
.sym 10795 $auto$alumacc.cc:474:replace_alu$7486.C[1]
.sym 10797 $abc$61454$n17$2
.sym 10798 reset_cnt[0]
.sym 10801 $auto$alumacc.cc:474:replace_alu$7486.C[2]
.sym 10802 $false
.sym 10803 $false
.sym 10804 reset_cnt[1]
.sym 10805 $auto$alumacc.cc:474:replace_alu$7486.C[1]
.sym 10807 $auto$alumacc.cc:474:replace_alu$7486.C[3]
.sym 10808 $false
.sym 10809 $false
.sym 10810 reset_cnt[2]
.sym 10811 $auto$alumacc.cc:474:replace_alu$7486.C[2]
.sym 10813 $auto$alumacc.cc:474:replace_alu$7486.C[4]
.sym 10814 $false
.sym 10815 $false
.sym 10816 reset_cnt[3]
.sym 10817 $auto$alumacc.cc:474:replace_alu$7486.C[3]
.sym 10819 $auto$alumacc.cc:474:replace_alu$7486.C[5]
.sym 10820 $false
.sym 10821 $false
.sym 10822 reset_cnt[4]
.sym 10823 $auto$alumacc.cc:474:replace_alu$7486.C[4]
.sym 10826 $false
.sym 10827 $false
.sym 10828 reset_cnt[5]
.sym 10829 $auto$alumacc.cc:474:replace_alu$7486.C[5]
.sym 10838 $false
.sym 10839 $abc$61454$n17$2
.sym 10840 reset_cnt[0]
.sym 10841 $false
.sym 10842 $true
.sym 10843 clk_16mhz$2$2
.sym 10844 $false
.sym 10849 soc.cpu.count_instr[1]
.sym 10919 $false
.sym 10920 $false
.sym 10921 $false
.sym 10922 $false
.sym 10925 soc.cpu.mem_addr[27]
.sym 10926 $false
.sym 10927 $false
.sym 10928 $false
.sym 10970 soc.cpu.count_instr[2]
.sym 10971 soc.cpu.count_instr[3]
.sym 10972 soc.cpu.count_instr[4]
.sym 10973 soc.cpu.count_instr[5]
.sym 10974 soc.cpu.count_instr[6]
.sym 10975 soc.cpu.count_instr[7]
.sym 11054 soc.cpu.count_instr[32]
.sym 11055 $abc$61454$n7073_1
.sym 11056 $abc$61454$n4060
.sym 11057 soc.cpu.instr_rdinstrh
.sym 11060 soc.cpu.count_instr[4]
.sym 11061 soc.cpu.instr_rdinstr
.sym 11062 $abc$61454$n7131
.sym 11063 $false
.sym 11066 soc.cpu.count_instr[0]
.sym 11067 soc.cpu.instr_rdinstr
.sym 11068 $abc$61454$n7074
.sym 11069 $false
.sym 11084 soc.cpu.count_instr[36]
.sym 11085 $abc$61454$n7130
.sym 11086 $abc$61454$n4060
.sym 11087 soc.cpu.instr_rdinstrh
.sym 11091 soc.cpu.count_instr[8]
.sym 11092 soc.cpu.count_instr[9]
.sym 11093 soc.cpu.count_instr[10]
.sym 11094 soc.cpu.count_instr[11]
.sym 11095 soc.cpu.count_instr[12]
.sym 11096 soc.cpu.count_instr[13]
.sym 11097 soc.cpu.count_instr[14]
.sym 11098 soc.cpu.count_instr[15]
.sym 11165 soc.cpu.count_instr[46]
.sym 11166 $abc$61454$n7251_1
.sym 11167 $abc$61454$n4060
.sym 11168 soc.cpu.instr_rdinstrh
.sym 11171 soc.cpu.count_cycle[14]
.sym 11172 soc.cpu.instr_rdcycle
.sym 11173 soc.cpu.instr_rdinstr
.sym 11174 soc.cpu.count_instr[14]
.sym 11177 soc.cpu.count_cycle[37]
.sym 11178 soc.cpu.instr_rdcycleh
.sym 11179 $abc$61454$n7144_1
.sym 11180 $false
.sym 11183 soc.cpu.count_instr[39]
.sym 11184 $abc$61454$n7172
.sym 11185 $abc$61454$n4060
.sym 11186 soc.cpu.instr_rdinstrh
.sym 11189 soc.cpu.count_cycle[46]
.sym 11190 soc.cpu.instr_rdcycleh
.sym 11191 $abc$61454$n7252_1
.sym 11192 $false
.sym 11195 soc.cpu.count_cycle[5]
.sym 11196 soc.cpu.instr_rdcycle
.sym 11197 soc.cpu.instr_rdinstr
.sym 11198 soc.cpu.count_instr[5]
.sym 11207 soc.cpu.count_instr[37]
.sym 11208 $abc$61454$n7143
.sym 11209 $abc$61454$n4060
.sym 11210 soc.cpu.instr_rdinstrh
.sym 11214 soc.cpu.count_instr[16]
.sym 11215 soc.cpu.count_instr[17]
.sym 11216 soc.cpu.count_instr[18]
.sym 11217 soc.cpu.count_instr[19]
.sym 11218 soc.cpu.count_instr[20]
.sym 11219 soc.cpu.count_instr[21]
.sym 11220 soc.cpu.count_instr[22]
.sym 11221 soc.cpu.count_instr[23]
.sym 11288 soc.cpu.count_cycle[1]
.sym 11289 soc.cpu.instr_rdcycle
.sym 11290 soc.cpu.instr_rdinstr
.sym 11291 soc.cpu.count_instr[1]
.sym 11294 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11295 $false
.sym 11296 $false
.sym 11297 $false
.sym 11306 soc.cpu.count_cycle[6]
.sym 11307 soc.cpu.instr_rdcycle
.sym 11308 soc.cpu.instr_rdcycleh
.sym 11309 soc.cpu.count_cycle[38]
.sym 11312 soc.cpu.count_cycle[43]
.sym 11313 soc.cpu.instr_rdcycleh
.sym 11314 soc.cpu.instr_rdinstr
.sym 11315 soc.cpu.count_instr[11]
.sym 11318 soc.cpu.count_cycle[11]
.sym 11319 soc.cpu.instr_rdcycle
.sym 11320 $abc$61454$n7218_1
.sym 11321 $false
.sym 11330 soc.cpu.reg_op2[0]
.sym 11331 $false
.sym 11332 $false
.sym 11333 $false
.sym 11334 resetn$2
.sym 11335 clk_16mhz$2$2
.sym 11336 $abc$61454$n13
.sym 11337 soc.cpu.count_instr[24]
.sym 11338 soc.cpu.count_instr[25]
.sym 11339 soc.cpu.count_instr[26]
.sym 11340 soc.cpu.count_instr[27]
.sym 11341 soc.cpu.count_instr[28]
.sym 11342 soc.cpu.count_instr[29]
.sym 11343 soc.cpu.count_instr[30]
.sym 11344 soc.cpu.count_instr[31]
.sym 11411 soc.cpu.instr_rdinstr
.sym 11412 soc.cpu.instr_rdcycleh
.sym 11413 soc.cpu.instr_rdcycle
.sym 11414 $false
.sym 11417 soc.cpu.count_cycle[12]
.sym 11418 soc.cpu.instr_rdcycle
.sym 11419 $abc$61454$n7230_1
.sym 11420 $false
.sym 11423 soc.cpu.count_cycle[44]
.sym 11424 soc.cpu.instr_rdcycleh
.sym 11425 soc.cpu.instr_rdinstr
.sym 11426 soc.cpu.count_instr[12]
.sym 11435 soc.cpu.count_cycle[10]
.sym 11436 soc.cpu.instr_rdcycle
.sym 11437 soc.cpu.instr_rdinstr
.sym 11438 soc.cpu.count_instr[10]
.sym 11447 $false
.sym 11448 $false
.sym 11449 $false
.sym 11450 $false
.sym 11453 soc.cpu.pcpi_mul.rs1[57]
.sym 11454 $abc$61454$n8778
.sym 11455 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11456 $false
.sym 11457 resetn$2
.sym 11458 clk_16mhz$2$2
.sym 11459 $false
.sym 11460 soc.cpu.count_instr[32]
.sym 11461 soc.cpu.count_instr[33]
.sym 11462 soc.cpu.count_instr[34]
.sym 11463 soc.cpu.count_instr[35]
.sym 11464 soc.cpu.count_instr[36]
.sym 11465 soc.cpu.count_instr[37]
.sym 11466 soc.cpu.count_instr[38]
.sym 11467 soc.cpu.count_instr[39]
.sym 11540 soc.cpu.count_cycle[33]
.sym 11541 soc.cpu.instr_rdcycleh
.sym 11542 $abc$61454$n7086_1
.sym 11543 $false
.sym 11546 soc.cpu.count_cycle[21]
.sym 11547 soc.cpu.instr_rdcycle
.sym 11548 soc.cpu.instr_rdinstr
.sym 11549 soc.cpu.count_instr[21]
.sym 11552 soc.cpu.count_cycle[17]
.sym 11553 soc.cpu.instr_rdcycle
.sym 11554 soc.cpu.instr_rdinstr
.sym 11555 soc.cpu.count_instr[17]
.sym 11558 soc.cpu.count_cycle[22]
.sym 11559 soc.cpu.instr_rdcycle
.sym 11560 soc.cpu.instr_rdinstr
.sym 11561 soc.cpu.count_instr[22]
.sym 11564 soc.cpu.count_cycle[55]
.sym 11565 soc.cpu.instr_rdcycleh
.sym 11566 soc.cpu.instr_rdinstr
.sym 11567 soc.cpu.count_instr[23]
.sym 11583 soc.cpu.count_instr[40]
.sym 11584 soc.cpu.count_instr[41]
.sym 11585 soc.cpu.count_instr[42]
.sym 11586 soc.cpu.count_instr[43]
.sym 11587 soc.cpu.count_instr[44]
.sym 11588 soc.cpu.count_instr[45]
.sym 11589 soc.cpu.count_instr[46]
.sym 11590 soc.cpu.count_instr[47]
.sym 11657 soc.cpu.count_cycle[25]
.sym 11658 soc.cpu.instr_rdcycle
.sym 11659 soc.cpu.instr_rdinstr
.sym 11660 soc.cpu.count_instr[25]
.sym 11663 soc.cpu.count_instr[61]
.sym 11664 $abc$61454$n7418
.sym 11665 $abc$61454$n4060
.sym 11666 soc.cpu.instr_rdinstrh
.sym 11669 soc.cpu.count_cycle[24]
.sym 11670 soc.cpu.instr_rdcycle
.sym 11671 soc.cpu.instr_rdinstr
.sym 11672 soc.cpu.count_instr[24]
.sym 11675 soc.cpu.count_cycle[28]
.sym 11676 soc.cpu.instr_rdcycle
.sym 11677 soc.cpu.instr_rdinstr
.sym 11678 soc.cpu.count_instr[28]
.sym 11681 soc.cpu.count_cycle[26]
.sym 11682 soc.cpu.instr_rdcycle
.sym 11683 soc.cpu.instr_rdinstr
.sym 11684 soc.cpu.count_instr[26]
.sym 11687 soc.cpu.count_cycle[27]
.sym 11688 soc.cpu.instr_rdcycle
.sym 11689 soc.cpu.instr_rdcycleh
.sym 11690 soc.cpu.count_cycle[59]
.sym 11693 soc.cpu.count_cycle[63]
.sym 11694 soc.cpu.instr_rdcycleh
.sym 11695 soc.cpu.instr_rdinstr
.sym 11696 soc.cpu.count_instr[31]
.sym 11706 soc.cpu.count_instr[48]
.sym 11707 soc.cpu.count_instr[49]
.sym 11708 soc.cpu.count_instr[50]
.sym 11709 soc.cpu.count_instr[51]
.sym 11710 soc.cpu.count_instr[52]
.sym 11711 soc.cpu.count_instr[53]
.sym 11712 soc.cpu.count_instr[54]
.sym 11713 soc.cpu.count_instr[55]
.sym 11780 soc.cpu.count_cycle[53]
.sym 11781 soc.cpu.instr_rdcycleh
.sym 11782 $abc$61454$n7332_1
.sym 11783 $false
.sym 11786 soc.cpu.count_cycle[48]
.sym 11787 soc.cpu.instr_rdcycleh
.sym 11788 $abc$61454$n7276_1
.sym 11789 $false
.sym 11792 soc.cpu.count_cycle[49]
.sym 11793 soc.cpu.instr_rdcycleh
.sym 11794 $abc$61454$n7288_1
.sym 11795 $false
.sym 11804 soc.cpu.count_cycle[51]
.sym 11805 soc.cpu.instr_rdcycleh
.sym 11806 $abc$61454$n7309
.sym 11807 $false
.sym 11810 soc.cpu.count_instr[51]
.sym 11811 $abc$61454$n7308_1
.sym 11812 $abc$61454$n4060
.sym 11813 soc.cpu.instr_rdinstrh
.sym 11822 soc.cpu.count_cycle[54]
.sym 11823 soc.cpu.instr_rdcycleh
.sym 11824 $abc$61454$n7343_1
.sym 11825 $false
.sym 11829 soc.cpu.count_instr[56]
.sym 11830 soc.cpu.count_instr[57]
.sym 11831 soc.cpu.count_instr[58]
.sym 11832 soc.cpu.count_instr[59]
.sym 11833 soc.cpu.count_instr[60]
.sym 11834 soc.cpu.count_instr[61]
.sym 11835 soc.cpu.count_instr[62]
.sym 11836 soc.cpu.count_instr[63]
.sym 11921 soc.cpu.count_cycle[58]
.sym 11922 soc.cpu.instr_rdcycleh
.sym 11923 $abc$61454$n7387
.sym 11924 $false
.sym 11927 soc.cpu.count_cycle[57]
.sym 11928 soc.cpu.instr_rdcycleh
.sym 11929 $abc$61454$n7376
.sym 11930 $false
.sym 11933 soc.cpu.count_cycle[56]
.sym 11934 soc.cpu.instr_rdcycleh
.sym 11935 $abc$61454$n7365_1
.sym 11936 $false
.sym 11945 $abc$61454$n8778
.sym 11946 $false
.sym 11947 $false
.sym 11948 $false
.sym 11949 resetn$2
.sym 11950 clk_16mhz$2$2
.sym 11951 $abc$61454$n13
.sym 12298 $abc$61454$n10471
.sym 12304 $abc$61454$n10186
.sym 12426 $abc$61454$n10474
.sym 12427 $abc$61454$n10477
.sym 12428 $abc$61454$n10482
.sym 12429 $abc$61454$n10475
.sym 12430 $abc$61454$n10472
.sym 12431 $abc$61454$n10479
.sym 12433 $abc$61454$n10480
.sym 12587 $abc$61454$n10487
.sym 12589 $abc$61454$n10484
.sym 12590 $abc$61454$n10481
.sym 12836 $abc$61454$n574
.sym 12905 soc.cpu.mem_addr[3]
.sym 12906 $false
.sym 12907 $false
.sym 12908 $false
.sym 12929 soc.cpu.mem_addr[6]
.sym 12930 $false
.sym 12931 $false
.sym 12932 $false
.sym 12941 soc.cpu.mem_addr[7]
.sym 12942 $false
.sym 12943 $false
.sym 12944 $false
.sym 12947 soc.cpu.mem_addr[1]
.sym 12948 $false
.sym 12949 $false
.sym 12950 $false
.sym 13034 soc.cpu.mem_addr[5]
.sym 13035 $false
.sym 13036 $false
.sym 13037 $false
.sym 13058 soc.cpu.mem_addr[8]
.sym 13059 $false
.sym 13060 $false
.sym 13061 $false
.sym 13064 soc.cpu.mem_addr[11]
.sym 13065 $false
.sym 13066 $false
.sym 13067 $false
.sym 13079 $abc$61454$n562
.sym 13080 soc.cpu.decoded_rs2[5]
.sym 13151 soc.cpu.mem_addr[21]
.sym 13152 $false
.sym 13153 $false
.sym 13154 $false
.sym 13169 soc.cpu.mem_addr[17]
.sym 13170 $false
.sym 13171 $false
.sym 13172 $false
.sym 13193 soc.cpu.mem_addr[14]
.sym 13194 $false
.sym 13195 $false
.sym 13196 $false
.sym 13200 $abc$61454$n5353
.sym 13202 $abc$61454$n5103_1
.sym 13203 $abc$61454$n4573_1
.sym 13204 $abc$61454$n4404
.sym 13205 $abc$61454$n4405
.sym 13206 $abc$61454$n555
.sym 13207 soc.cpu.is_alu_reg_reg
.sym 13274 soc.cpu.mem_rdata_latched[12]
.sym 13275 $abc$61454$n4406
.sym 13276 $abc$61454$n4405
.sym 13277 $false
.sym 13280 soc.cpu.mem_rdata_latched[6]
.sym 13281 soc.cpu.mem_rdata_latched[5]
.sym 13282 $false
.sym 13283 $false
.sym 13286 soc.cpu.mem_rdata_latched[6]
.sym 13287 soc.cpu.mem_rdata_latched[4]
.sym 13288 soc.cpu.mem_rdata_latched[5]
.sym 13289 $false
.sym 13292 soc.cpu.mem_rdata_latched[2]
.sym 13293 soc.cpu.mem_rdata_latched[3]
.sym 13294 $false
.sym 13295 $false
.sym 13298 $abc$61454$n1
.sym 13299 soc.cpu.mem_rdata_latched[2]
.sym 13300 $false
.sym 13301 $false
.sym 13304 soc.cpu.mem_rdata_latched[3]
.sym 13305 $abc$61454$n5011
.sym 13306 $false
.sym 13307 $false
.sym 13310 $abc$61454$n5353
.sym 13311 $abc$61454$n5316
.sym 13312 $abc$61454$n4404
.sym 13313 $abc$61454$n4521
.sym 13316 $abc$61454$n5010
.sym 13317 $abc$61454$n5012
.sym 13318 soc.cpu.mem_rdata_latched[4]
.sym 13319 $false
.sym 13320 $abc$61454$n4573
.sym 13321 clk_16mhz$2$2
.sym 13322 $false
.sym 13323 $abc$61454$n4394
.sym 13324 $abc$61454$n4403
.sym 13325 $abc$61454$n6301
.sym 13326 $abc$61454$n4408
.sym 13327 $abc$61454$n5102_1
.sym 13328 $abc$61454$n4389
.sym 13329 $abc$61454$n4309
.sym 13330 $abc$61454$n4392_1
.sym 13397 $abc$61454$n4328
.sym 13398 $abc$61454$n4341
.sym 13399 $false
.sym 13400 $false
.sym 13403 $abc$61454$n4373
.sym 13404 soc.cpu.mem_rdata_latched[12]
.sym 13405 $abc$61454$n4355_1
.sym 13406 $abc$61454$n4391
.sym 13409 soc.cpu.mem_rdata_latched[12]
.sym 13410 $abc$61454$n4391
.sym 13411 $false
.sym 13412 $false
.sym 13415 $abc$61454$n5010
.sym 13416 $abc$61454$n4390
.sym 13417 $abc$61454$n5318
.sym 13418 $false
.sym 13421 $abc$61454$n5139
.sym 13422 $abc$61454$n8138
.sym 13423 $abc$61454$n4313
.sym 13424 $abc$61454$n8139_1
.sym 13427 $abc$61454$n5010
.sym 13428 $abc$61454$n5316
.sym 13429 $abc$61454$n4599
.sym 13430 $abc$61454$n5240
.sym 13433 soc.cpu.mem_rdata_latched[3]
.sym 13434 $abc$61454$n5011
.sym 13435 $abc$61454$n5318
.sym 13436 $abc$61454$n5151_1
.sym 13439 $abc$61454$n5269_1
.sym 13440 $abc$61454$n4521
.sym 13441 $abc$61454$n5321
.sym 13442 $false
.sym 13443 $abc$61454$n4573
.sym 13444 clk_16mhz$2$2
.sym 13445 $false
.sym 13446 $abc$61454$n4415
.sym 13447 $abc$61454$n4574_1
.sym 13448 $abc$61454$n8086
.sym 13449 $abc$61454$n4310
.sym 13450 $abc$61454$n4409
.sym 13451 $abc$61454$n6415
.sym 13452 $abc$61454$n8085_1
.sym 13453 soc.cpu.decoded_rs1[0]
.sym 13520 soc.cpu.mem_rdata_latched[0]
.sym 13521 soc.cpu.mem_rdata_latched[1]
.sym 13522 $false
.sym 13523 $false
.sym 13526 $abc$61454$n5012
.sym 13527 $abc$61454$n5353
.sym 13528 soc.cpu.mem_rdata_latched[4]
.sym 13529 $abc$61454$n5359
.sym 13532 $abc$61454$n4531
.sym 13533 $abc$61454$n5332
.sym 13534 $false
.sym 13535 $false
.sym 13538 $abc$61454$n8081_1
.sym 13539 soc.cpu.mem_rdata_latched[0]
.sym 13540 $abc$61454$n4522_1
.sym 13541 $abc$61454$n6444
.sym 13544 $abc$61454$n4314
.sym 13545 $abc$61454$n4393
.sym 13546 $false
.sym 13547 $false
.sym 13550 soc.cpu.mem_rdata_latched[12]
.sym 13551 $abc$61454$n4502
.sym 13552 $abc$61454$n4404
.sym 13553 $abc$61454$n4521
.sym 13556 $false
.sym 13557 soc.cpu.mem_rdata_latched[7]
.sym 13558 $false
.sym 13559 $false
.sym 13562 $abc$61454$n4315
.sym 13563 $abc$61454$n4537
.sym 13564 $abc$61454$n4566
.sym 13565 soc.cpu.mem_rdata_latched[1]
.sym 13569 $abc$61454$n6417
.sym 13570 $abc$61454$n4311
.sym 13571 $abc$61454$n4532_1
.sym 13572 $abc$61454$n4594_1
.sym 13573 $abc$61454$n4587
.sym 13574 $abc$61454$n8075_1
.sym 13575 $abc$61454$n4313
.sym 13576 soc.cpu.decoded_rd[5]
.sym 13643 $abc$61454$n4523
.sym 13644 $abc$61454$n4529
.sym 13645 $abc$61454$n4531
.sym 13646 $abc$61454$n4525
.sym 13649 $abc$61454$n4501
.sym 13650 $abc$61454$n4529
.sym 13651 $abc$61454$n4531
.sym 13652 $abc$61454$n4373
.sym 13655 $abc$61454$n4596_1
.sym 13656 $abc$61454$n4387_1
.sym 13657 $abc$61454$n4404
.sym 13658 $abc$61454$n1
.sym 13661 $abc$61454$n4529
.sym 13662 $abc$61454$n4501
.sym 13663 $abc$61454$n4525
.sym 13664 $abc$61454$n4503
.sym 13667 $abc$61454$n4313
.sym 13668 $abc$61454$n4530_1
.sym 13669 $false
.sym 13670 $false
.sym 13673 $abc$61454$n4523
.sym 13674 $abc$61454$n4525
.sym 13675 $false
.sym 13676 $false
.sym 13679 $abc$61454$n4501
.sym 13680 $abc$61454$n4586
.sym 13681 $abc$61454$n4507
.sym 13682 $abc$61454$n4587
.sym 13685 $abc$61454$n4502
.sym 13686 $abc$61454$n5166
.sym 13687 $abc$61454$n5351
.sym 13688 $false
.sym 13689 $abc$61454$n4573
.sym 13690 clk_16mhz$2$2
.sym 13691 $false
.sym 13692 $abc$61454$n5210
.sym 13693 $abc$61454$n5203_1
.sym 13694 $abc$61454$n5184_1
.sym 13695 $abc$61454$n5222
.sym 13696 $abc$61454$n4354
.sym 13697 $abc$61454$n5246
.sym 13698 soc.cpu.latched_rd[5]
.sym 13699 soc.cpu.latched_rd[3]
.sym 13766 $abc$61454$n4600_1
.sym 13767 $abc$61454$n4599
.sym 13768 $abc$61454$n5360
.sym 13769 $abc$61454$n4531
.sym 13772 $abc$61454$n4600_1
.sym 13773 $abc$61454$n4599
.sym 13774 $abc$61454$n4573
.sym 13775 $abc$61454$n4602
.sym 13778 $abc$61454$n4503
.sym 13779 $abc$61454$n4524
.sym 13780 $abc$61454$n4530_1
.sym 13781 $abc$61454$n4387_1
.sym 13784 soc.cpu.mem_rdata_latched[4]
.sym 13785 soc.cpu.mem_rdata_latched[5]
.sym 13786 $false
.sym 13787 $false
.sym 13790 $abc$61454$n4315
.sym 13791 $abc$61454$n4341
.sym 13792 $abc$61454$n4328
.sym 13793 $false
.sym 13796 $abc$61454$n5319
.sym 13797 soc.cpu.mem_rdata_latched[6]
.sym 13798 $false
.sym 13799 $false
.sym 13802 soc.cpu.mem_rdata_latched[12]
.sym 13803 $abc$61454$n5012
.sym 13804 $abc$61454$n4502
.sym 13805 $abc$61454$n5184_1
.sym 13808 soc.cpu.mem_rdata_latched[6]
.sym 13809 $abc$61454$n5319
.sym 13810 $abc$61454$n5353
.sym 13811 $abc$61454$n5222
.sym 13812 $abc$61454$n4573
.sym 13813 clk_16mhz$2$2
.sym 13814 $false
.sym 13815 $abc$61454$n5221
.sym 13816 $abc$61454$n5231
.sym 13817 $abc$61454$n5197_1
.sym 13818 $abc$61454$n5199
.sym 13819 $abc$61454$n5232
.sym 13820 $abc$61454$n5196
.sym 13821 $abc$61454$n8130
.sym 13822 soc.cpu.mem_rdata_q[29]
.sym 13889 soc.cpu.mem_rdata_latched[0]
.sym 13890 $abc$61454$n4524
.sym 13891 $abc$61454$n5240
.sym 13892 soc.cpu.mem_rdata_latched[3]
.sym 13895 $abc$61454$n5136
.sym 13896 $abc$61454$n4313
.sym 13897 $false
.sym 13898 $false
.sym 13901 $abc$61454$n5166
.sym 13902 $abc$61454$n5273_1
.sym 13903 $abc$61454$n4600_1
.sym 13904 soc.cpu.mem_rdata_latched[6]
.sym 13907 $abc$61454$n5292
.sym 13908 $abc$61454$n5291_1
.sym 13909 $abc$61454$n5177
.sym 13910 $abc$61454$n5147_1
.sym 13913 $abc$61454$n4355_1
.sym 13914 $abc$61454$n5282_1
.sym 13915 $false
.sym 13916 $false
.sym 13919 $abc$61454$n5273_1
.sym 13920 $abc$61454$n5166
.sym 13921 soc.cpu.mem_rdata_latched[4]
.sym 13922 $false
.sym 13925 $abc$61454$n5282_1
.sym 13926 soc.cpu.mem_rdata_latched[6]
.sym 13927 $false
.sym 13928 $false
.sym 13931 $abc$61454$n5281_1
.sym 13932 $abc$61454$n5280
.sym 13933 $abc$61454$n5177
.sym 13934 $abc$61454$n5147_1
.sym 13938 $abc$61454$n8132
.sym 13939 $abc$61454$n5276_1
.sym 13940 $abc$61454$n5273_1
.sym 13941 $abc$61454$n8131
.sym 13942 $abc$61454$n5198_1
.sym 13943 $abc$61454$n5245
.sym 13944 $abc$61454$n5244
.sym 13945 soc.cpu.mem_rdata_q[13]
.sym 14012 $abc$61454$n5180
.sym 14013 $abc$61454$n5151_1
.sym 14014 $abc$61454$n5157
.sym 14015 $false
.sym 14018 $abc$61454$n4315
.sym 14019 $abc$61454$n4393
.sym 14020 $abc$61454$n4524
.sym 14021 $abc$61454$n5184_1
.sym 14024 $abc$61454$n5166
.sym 14025 soc.cpu.mem_rdata_latched[3]
.sym 14026 $false
.sym 14027 $false
.sym 14030 $abc$61454$n4315
.sym 14031 $abc$61454$n4354
.sym 14032 $abc$61454$n5152
.sym 14033 $abc$61454$n4526
.sym 14036 $abc$61454$n5166
.sym 14037 $abc$61454$n5273_1
.sym 14038 $abc$61454$n5184_1
.sym 14039 soc.cpu.mem_rdata_latched[5]
.sym 14042 $abc$61454$n5151_1
.sym 14043 $abc$61454$n5180
.sym 14044 $abc$61454$n5157
.sym 14045 $false
.sym 14048 $abc$61454$n4373
.sym 14049 $abc$61454$n4387_1
.sym 14050 $abc$61454$n4596_1
.sym 14051 $abc$61454$n5288_1
.sym 14054 $abc$61454$n5183_1
.sym 14055 $abc$61454$n4503
.sym 14056 $abc$61454$n5182
.sym 14057 $abc$61454$n5177
.sym 14061 $abc$61454$n8124
.sym 14062 $abc$61454$n5223
.sym 14063 $abc$61454$n5219
.sym 14064 $abc$61454$n8125_1
.sym 14065 $abc$61454$n5220
.sym 14066 soc.cpu.mem_rdata_q[9]
.sym 14067 soc.cpu.mem_rdata_q[28]
.sym 14068 soc.cpu.mem_rdata_q[10]
.sym 14135 $abc$61454$n5139
.sym 14136 $abc$61454$n4526
.sym 14137 soc.cpu.mem_rdata_latched[12]
.sym 14138 $false
.sym 14141 soc.cpu.mem_rdata_latched[3]
.sym 14142 $abc$61454$n5133
.sym 14143 soc.cpu.mem_rdata_latched[6]
.sym 14144 $abc$61454$n4526
.sym 14147 $abc$61454$n5188
.sym 14148 $abc$61454$n4313
.sym 14149 $abc$61454$n5193
.sym 14150 $abc$61454$n5147_1
.sym 14153 $abc$61454$n4507
.sym 14154 $abc$61454$n5184_1
.sym 14155 $abc$61454$n5191
.sym 14156 $abc$61454$n5180
.sym 14159 $abc$61454$n4373
.sym 14160 $abc$61454$n5191
.sym 14161 $abc$61454$n5141
.sym 14162 $false
.sym 14165 $abc$61454$n5133
.sym 14166 soc.cpu.mem_rdata_latched[4]
.sym 14167 $false
.sym 14168 $false
.sym 14171 $abc$61454$n5136
.sym 14172 $abc$61454$n5189_1
.sym 14173 $abc$61454$n5190_1
.sym 14174 $abc$61454$n5192_1
.sym 14177 $abc$61454$n4328
.sym 14178 $abc$61454$n4341
.sym 14179 $false
.sym 14180 $false
.sym 14184 $abc$61454$n5225
.sym 14185 $abc$61454$n5215_1
.sym 14186 $abc$61454$n5272_1
.sym 14187 $abc$61454$n5227
.sym 14188 $abc$61454$n5175
.sym 14189 $abc$61454$n5226
.sym 14190 soc.cpu.mem_rdata_q[20]
.sym 14191 soc.cpu.mem_rdata_q[11]
.sym 14258 $abc$61454$n5138
.sym 14259 $abc$61454$n8121_1
.sym 14260 $abc$61454$n8120
.sym 14261 $abc$61454$n5175
.sym 14264 soc.cpu.mem_rdata_q[25]
.sym 14265 $abc$61454$n8080_1
.sym 14266 soc.cpu.mem_xfer
.sym 14267 $false
.sym 14270 $abc$61454$n5147_1
.sym 14271 $abc$61454$n5180
.sym 14272 $abc$61454$n5157
.sym 14273 $abc$61454$n5173_1
.sym 14276 $abc$61454$n5136
.sym 14277 $abc$61454$n5175
.sym 14278 $false
.sym 14279 $false
.sym 14282 $abc$61454$n4313
.sym 14283 $abc$61454$n5152
.sym 14284 $false
.sym 14285 $false
.sym 14288 soc.cpu.mem_rdata_q[27]
.sym 14289 $abc$61454$n4550
.sym 14290 soc.cpu.mem_xfer
.sym 14291 $false
.sym 14294 $abc$61454$n5152
.sym 14295 $abc$61454$n4373
.sym 14296 $abc$61454$n5141
.sym 14297 $abc$61454$n5173_1
.sym 14300 $abc$61454$n5147_1
.sym 14301 $abc$61454$n8117
.sym 14302 $abc$61454$n8122
.sym 14303 $abc$61454$n8118
.sym 14304 $true
.sym 14305 clk_16mhz$2$2
.sym 14306 $false
.sym 14307 $abc$61454$n5606
.sym 14308 $abc$61454$n4699
.sym 14309 $abc$61454$n5381
.sym 14310 $abc$61454$n4112
.sym 14311 $abc$61454$n4466
.sym 14312 $abc$61454$n5604_1
.sym 14313 $abc$61454$n5605
.sym 14314 soc.cpu.do_waitirq
.sym 14399 soc.cpu.mem_rdata_latched[0]
.sym 14400 soc.cpu.mem_rdata_latched[1]
.sym 14401 $false
.sym 14402 $false
.sym 14405 soc.cpu.pcpi_div.pcpi_wait_q
.sym 14406 soc.cpu.pcpi_div.pcpi_wait
.sym 14407 $false
.sym 14408 $false
.sym 14417 $abc$61454$n4073
.sym 14418 soc.cpu.cpu_state[1]
.sym 14419 $false
.sym 14420 $false
.sym 14423 resetn$2
.sym 14424 soc.cpu.pcpi_div.pcpi_wait
.sym 14425 $false
.sym 14426 $false
.sym 14427 $true
.sym 14428 clk_16mhz$2$2
.sym 14429 $false
.sym 14430 $abc$61454$n4695
.sym 14431 $abc$61454$n4601
.sym 14432 $abc$61454$n4636
.sym 14433 $abc$61454$n4607
.sym 14434 $abc$61454$n4472
.sym 14435 $abc$61454$n4612
.sym 14436 soc.cpu.mem_do_rinst
.sym 14504 $abc$61454$n4107
.sym 14505 $abc$61454$n4074
.sym 14506 $abc$61454$n7349
.sym 14507 $false
.sym 14510 $abc$61454$n4073
.sym 14511 soc.cpu.cpu_state[1]
.sym 14512 $false
.sym 14513 $false
.sym 14516 soc.cpu.irq_state[1]
.sym 14517 soc.cpu.irq_state[0]
.sym 14518 $false
.sym 14519 $false
.sym 14534 $abc$61454$n4464
.sym 14535 resetn$2
.sym 14536 $false
.sym 14537 $false
.sym 14540 $abc$61454$n7349
.sym 14541 $false
.sym 14542 $false
.sym 14543 $false
.sym 14546 soc.cpu.irq_state[1]
.sym 14547 soc.cpu.irq_state[0]
.sym 14548 $false
.sym 14549 $false
.sym 14550 $abc$61454$n4600
.sym 14551 clk_16mhz$2$2
.sym 14552 $abc$61454$n17$2
.sym 14553 $abc$61454$n8064_1
.sym 14554 $abc$61454$n4030
.sym 14555 $abc$61454$n8261_1
.sym 14556 $abc$61454$n8067
.sym 14557 $abc$61454$n8068_1
.sym 14558 $abc$61454$n8070_1
.sym 14559 $abc$61454$n8069
.sym 14560 soc.cpu.irq_active
.sym 14627 soc.cpu.irq_delay
.sym 14628 soc.cpu.irq_active
.sym 14629 soc.cpu.decoder_trigger
.sym 14630 $false
.sym 14645 soc.cpu.instr_waitirq
.sym 14646 soc.cpu.decoder_trigger
.sym 14647 $abc$61454$n4072
.sym 14648 resetn$2
.sym 14663 $abc$61454$n4466
.sym 14664 soc.cpu.cpu_state[1]
.sym 14665 $false
.sym 14666 $false
.sym 14669 soc.cpu.irq_active
.sym 14670 $false
.sym 14671 $false
.sym 14672 $false
.sym 14673 $abc$61454$n4656
.sym 14674 clk_16mhz$2$2
.sym 14675 $abc$61454$n17$2
.sym 14676 $abc$61454$n4480
.sym 14677 $abc$61454$n8260_1
.sym 14678 $abc$61454$n8259
.sym 14679 $abc$61454$n8066_1
.sym 14680 $abc$61454$n4031
.sym 14681 $abc$61454$n4752
.sym 14682 $abc$61454$n4032
.sym 14683 soc.cpu.irq_pending[1]
.sym 14756 $abc$61454$n4842
.sym 14757 $abc$61454$n4656
.sym 14758 $false
.sym 14759 $false
.sym 14768 soc.cpu.count_instr[0]
.sym 14769 $abc$61454$n4473
.sym 14770 soc.cpu.decoder_trigger
.sym 14771 resetn$2
.sym 14774 soc.cpu.mem_addr[26]
.sym 14775 $false
.sym 14776 $false
.sym 14777 $false
.sym 14780 $false
.sym 14781 $false
.sym 14782 soc.cpu.count_instr[0]
.sym 14783 $false
.sym 14796 $abc$61454$n4656
.sym 14797 clk_16mhz$2$2
.sym 14798 $abc$61454$n17$2
.sym 14806 gpio[17]
.sym 14873 reset_cnt[3]
.sym 14874 reset_cnt[2]
.sym 14875 reset_cnt[1]
.sym 14876 reset_cnt[0]
.sym 14891 $abc$61454$n3951
.sym 14892 reset_cnt[5]
.sym 14893 reset_cnt[4]
.sym 14894 $false
.sym 14922 $abc$61454$n538
.sym 14925 $abc$61454$n543
.sym 14929 iomem_ready
.sym 15020 soc.cpu.count_instr[1]
.sym 15021 $false
.sym 15022 $false
.sym 15023 $false
.sym 15042 $abc$61454$n4653
.sym 15043 clk_16mhz$2$2
.sym 15044 $abc$61454$n17$2
.sym 15052 gpio[18]
.sym 15081 $true
.sym 15118 soc.cpu.count_instr[0]$2
.sym 15119 $false
.sym 15120 soc.cpu.count_instr[0]
.sym 15121 $false
.sym 15122 $false
.sym 15124 $auto$alumacc.cc:474:replace_alu$7465.C[2]
.sym 15126 $false
.sym 15127 soc.cpu.count_instr[1]
.sym 15130 $auto$alumacc.cc:474:replace_alu$7465.C[3]
.sym 15131 $false
.sym 15132 $false
.sym 15133 soc.cpu.count_instr[2]
.sym 15134 $auto$alumacc.cc:474:replace_alu$7465.C[2]
.sym 15136 $auto$alumacc.cc:474:replace_alu$7465.C[4]
.sym 15137 $false
.sym 15138 $false
.sym 15139 soc.cpu.count_instr[3]
.sym 15140 $auto$alumacc.cc:474:replace_alu$7465.C[3]
.sym 15142 $auto$alumacc.cc:474:replace_alu$7465.C[5]
.sym 15143 $false
.sym 15144 $false
.sym 15145 soc.cpu.count_instr[4]
.sym 15146 $auto$alumacc.cc:474:replace_alu$7465.C[4]
.sym 15148 $auto$alumacc.cc:474:replace_alu$7465.C[6]
.sym 15149 $false
.sym 15150 $false
.sym 15151 soc.cpu.count_instr[5]
.sym 15152 $auto$alumacc.cc:474:replace_alu$7465.C[5]
.sym 15154 $auto$alumacc.cc:474:replace_alu$7465.C[7]
.sym 15155 $false
.sym 15156 $false
.sym 15157 soc.cpu.count_instr[6]
.sym 15158 $auto$alumacc.cc:474:replace_alu$7465.C[6]
.sym 15160 $auto$alumacc.cc:474:replace_alu$7465.C[8]
.sym 15161 $false
.sym 15162 $false
.sym 15163 soc.cpu.count_instr[7]
.sym 15164 $auto$alumacc.cc:474:replace_alu$7465.C[7]
.sym 15165 $abc$61454$n4656
.sym 15166 clk_16mhz$2$2
.sym 15167 $abc$61454$n17$2
.sym 15169 $abc$61454$n7184
.sym 15170 $abc$61454$n7185_1
.sym 15172 $abc$61454$n7193
.sym 15173 $abc$61454$n7183_1
.sym 15204 $auto$alumacc.cc:474:replace_alu$7465.C[8]
.sym 15241 $auto$alumacc.cc:474:replace_alu$7465.C[9]
.sym 15242 $false
.sym 15243 $false
.sym 15244 soc.cpu.count_instr[8]
.sym 15245 $auto$alumacc.cc:474:replace_alu$7465.C[8]
.sym 15247 $auto$alumacc.cc:474:replace_alu$7465.C[10]
.sym 15248 $false
.sym 15249 $false
.sym 15250 soc.cpu.count_instr[9]
.sym 15251 $auto$alumacc.cc:474:replace_alu$7465.C[9]
.sym 15253 $auto$alumacc.cc:474:replace_alu$7465.C[11]
.sym 15254 $false
.sym 15255 $false
.sym 15256 soc.cpu.count_instr[10]
.sym 15257 $auto$alumacc.cc:474:replace_alu$7465.C[10]
.sym 15259 $auto$alumacc.cc:474:replace_alu$7465.C[12]
.sym 15260 $false
.sym 15261 $false
.sym 15262 soc.cpu.count_instr[11]
.sym 15263 $auto$alumacc.cc:474:replace_alu$7465.C[11]
.sym 15265 $auto$alumacc.cc:474:replace_alu$7465.C[13]
.sym 15266 $false
.sym 15267 $false
.sym 15268 soc.cpu.count_instr[12]
.sym 15269 $auto$alumacc.cc:474:replace_alu$7465.C[12]
.sym 15271 $auto$alumacc.cc:474:replace_alu$7465.C[14]
.sym 15272 $false
.sym 15273 $false
.sym 15274 soc.cpu.count_instr[13]
.sym 15275 $auto$alumacc.cc:474:replace_alu$7465.C[13]
.sym 15277 $auto$alumacc.cc:474:replace_alu$7465.C[15]
.sym 15278 $false
.sym 15279 $false
.sym 15280 soc.cpu.count_instr[14]
.sym 15281 $auto$alumacc.cc:474:replace_alu$7465.C[14]
.sym 15283 $auto$alumacc.cc:474:replace_alu$7465.C[16]
.sym 15284 $false
.sym 15285 $false
.sym 15286 soc.cpu.count_instr[15]
.sym 15287 $auto$alumacc.cc:474:replace_alu$7465.C[15]
.sym 15288 $abc$61454$n4656
.sym 15289 clk_16mhz$2$2
.sym 15290 $abc$61454$n17$2
.sym 15291 $abc$61454$n7113_1
.sym 15292 $abc$61454$n7115
.sym 15293 $abc$61454$n7101_1
.sym 15294 $abc$61454$n7102
.sym 15295 $abc$61454$n7100
.sym 15296 $abc$61454$n7157
.sym 15297 $abc$61454$n7114
.sym 15298 $abc$61454$n7216_1
.sym 15327 $auto$alumacc.cc:474:replace_alu$7465.C[16]
.sym 15364 $auto$alumacc.cc:474:replace_alu$7465.C[17]
.sym 15365 $false
.sym 15366 $false
.sym 15367 soc.cpu.count_instr[16]
.sym 15368 $auto$alumacc.cc:474:replace_alu$7465.C[16]
.sym 15370 $auto$alumacc.cc:474:replace_alu$7465.C[18]
.sym 15371 $false
.sym 15372 $false
.sym 15373 soc.cpu.count_instr[17]
.sym 15374 $auto$alumacc.cc:474:replace_alu$7465.C[17]
.sym 15376 $auto$alumacc.cc:474:replace_alu$7465.C[19]
.sym 15377 $false
.sym 15378 $false
.sym 15379 soc.cpu.count_instr[18]
.sym 15380 $auto$alumacc.cc:474:replace_alu$7465.C[18]
.sym 15382 $auto$alumacc.cc:474:replace_alu$7465.C[20]
.sym 15383 $false
.sym 15384 $false
.sym 15385 soc.cpu.count_instr[19]
.sym 15386 $auto$alumacc.cc:474:replace_alu$7465.C[19]
.sym 15388 $auto$alumacc.cc:474:replace_alu$7465.C[21]
.sym 15389 $false
.sym 15390 $false
.sym 15391 soc.cpu.count_instr[20]
.sym 15392 $auto$alumacc.cc:474:replace_alu$7465.C[20]
.sym 15394 $auto$alumacc.cc:474:replace_alu$7465.C[22]
.sym 15395 $false
.sym 15396 $false
.sym 15397 soc.cpu.count_instr[21]
.sym 15398 $auto$alumacc.cc:474:replace_alu$7465.C[21]
.sym 15400 $auto$alumacc.cc:474:replace_alu$7465.C[23]
.sym 15401 $false
.sym 15402 $false
.sym 15403 soc.cpu.count_instr[22]
.sym 15404 $auto$alumacc.cc:474:replace_alu$7465.C[22]
.sym 15406 $auto$alumacc.cc:474:replace_alu$7465.C[24]
.sym 15407 $false
.sym 15408 $false
.sym 15409 soc.cpu.count_instr[23]
.sym 15410 $auto$alumacc.cc:474:replace_alu$7465.C[23]
.sym 15411 $abc$61454$n4656
.sym 15412 clk_16mhz$2$2
.sym 15413 $abc$61454$n17$2
.sym 15414 $abc$61454$n7261
.sym 15415 $abc$61454$n7394
.sym 15416 $abc$61454$n7228_1
.sym 15417 $abc$61454$n7239_1
.sym 15418 $abc$61454$n7240_1
.sym 15419 $abc$61454$n7262_1
.sym 15420 $abc$61454$n7241
.sym 15421 $abc$61454$n7263
.sym 15450 $auto$alumacc.cc:474:replace_alu$7465.C[24]
.sym 15487 $auto$alumacc.cc:474:replace_alu$7465.C[25]
.sym 15488 $false
.sym 15489 $false
.sym 15490 soc.cpu.count_instr[24]
.sym 15491 $auto$alumacc.cc:474:replace_alu$7465.C[24]
.sym 15493 $auto$alumacc.cc:474:replace_alu$7465.C[26]
.sym 15494 $false
.sym 15495 $false
.sym 15496 soc.cpu.count_instr[25]
.sym 15497 $auto$alumacc.cc:474:replace_alu$7465.C[25]
.sym 15499 $auto$alumacc.cc:474:replace_alu$7465.C[27]
.sym 15500 $false
.sym 15501 $false
.sym 15502 soc.cpu.count_instr[26]
.sym 15503 $auto$alumacc.cc:474:replace_alu$7465.C[26]
.sym 15505 $auto$alumacc.cc:474:replace_alu$7465.C[28]
.sym 15506 $false
.sym 15507 $false
.sym 15508 soc.cpu.count_instr[27]
.sym 15509 $auto$alumacc.cc:474:replace_alu$7465.C[27]
.sym 15511 $auto$alumacc.cc:474:replace_alu$7465.C[29]
.sym 15512 $false
.sym 15513 $false
.sym 15514 soc.cpu.count_instr[28]
.sym 15515 $auto$alumacc.cc:474:replace_alu$7465.C[28]
.sym 15517 $auto$alumacc.cc:474:replace_alu$7465.C[30]
.sym 15518 $false
.sym 15519 $false
.sym 15520 soc.cpu.count_instr[29]
.sym 15521 $auto$alumacc.cc:474:replace_alu$7465.C[29]
.sym 15523 $auto$alumacc.cc:474:replace_alu$7465.C[31]
.sym 15524 $false
.sym 15525 $false
.sym 15526 soc.cpu.count_instr[30]
.sym 15527 $auto$alumacc.cc:474:replace_alu$7465.C[30]
.sym 15529 $auto$alumacc.cc:474:replace_alu$7465.C[32]
.sym 15530 $false
.sym 15531 $false
.sym 15532 soc.cpu.count_instr[31]
.sym 15533 $auto$alumacc.cc:474:replace_alu$7465.C[31]
.sym 15534 $abc$61454$n4656
.sym 15535 clk_16mhz$2$2
.sym 15536 $abc$61454$n17$2
.sym 15537 $abc$61454$n7309
.sym 15538 $abc$61454$n7321_1
.sym 15539 $abc$61454$n7084
.sym 15540 $abc$61454$n7276_1
.sym 15541 $abc$61454$n7299
.sym 15542 $abc$61454$n7352
.sym 15543 $abc$61454$n7207_1
.sym 15544 $abc$61454$n7206_1
.sym 15573 $auto$alumacc.cc:474:replace_alu$7465.C[32]
.sym 15610 $auto$alumacc.cc:474:replace_alu$7465.C[33]
.sym 15611 $false
.sym 15612 $false
.sym 15613 soc.cpu.count_instr[32]
.sym 15614 $auto$alumacc.cc:474:replace_alu$7465.C[32]
.sym 15616 $auto$alumacc.cc:474:replace_alu$7465.C[34]
.sym 15617 $false
.sym 15618 $false
.sym 15619 soc.cpu.count_instr[33]
.sym 15620 $auto$alumacc.cc:474:replace_alu$7465.C[33]
.sym 15622 $auto$alumacc.cc:474:replace_alu$7465.C[35]
.sym 15623 $false
.sym 15624 $false
.sym 15625 soc.cpu.count_instr[34]
.sym 15626 $auto$alumacc.cc:474:replace_alu$7465.C[34]
.sym 15628 $auto$alumacc.cc:474:replace_alu$7465.C[36]
.sym 15629 $false
.sym 15630 $false
.sym 15631 soc.cpu.count_instr[35]
.sym 15632 $auto$alumacc.cc:474:replace_alu$7465.C[35]
.sym 15634 $auto$alumacc.cc:474:replace_alu$7465.C[37]
.sym 15635 $false
.sym 15636 $false
.sym 15637 soc.cpu.count_instr[36]
.sym 15638 $auto$alumacc.cc:474:replace_alu$7465.C[36]
.sym 15640 $auto$alumacc.cc:474:replace_alu$7465.C[38]
.sym 15641 $false
.sym 15642 $false
.sym 15643 soc.cpu.count_instr[37]
.sym 15644 $auto$alumacc.cc:474:replace_alu$7465.C[37]
.sym 15646 $auto$alumacc.cc:474:replace_alu$7465.C[39]
.sym 15647 $false
.sym 15648 $false
.sym 15649 soc.cpu.count_instr[38]
.sym 15650 $auto$alumacc.cc:474:replace_alu$7465.C[38]
.sym 15652 $auto$alumacc.cc:474:replace_alu$7465.C[40]
.sym 15653 $false
.sym 15654 $false
.sym 15655 soc.cpu.count_instr[39]
.sym 15656 $auto$alumacc.cc:474:replace_alu$7465.C[39]
.sym 15657 $abc$61454$n4656
.sym 15658 clk_16mhz$2$2
.sym 15659 $abc$61454$n17$2
.sym 15660 $abc$61454$n7440_1
.sym 15661 $abc$61454$n7441
.sym 15662 $abc$61454$n7430
.sym 15663 $abc$61454$n7395_1
.sym 15664 $abc$61454$n7428_1
.sym 15665 $abc$61454$n7418
.sym 15666 $abc$61454$n7419_1
.sym 15667 $abc$61454$n7429
.sym 15696 $auto$alumacc.cc:474:replace_alu$7465.C[40]
.sym 15733 $auto$alumacc.cc:474:replace_alu$7465.C[41]
.sym 15734 $false
.sym 15735 $false
.sym 15736 soc.cpu.count_instr[40]
.sym 15737 $auto$alumacc.cc:474:replace_alu$7465.C[40]
.sym 15739 $auto$alumacc.cc:474:replace_alu$7465.C[42]
.sym 15740 $false
.sym 15741 $false
.sym 15742 soc.cpu.count_instr[41]
.sym 15743 $auto$alumacc.cc:474:replace_alu$7465.C[41]
.sym 15745 $auto$alumacc.cc:474:replace_alu$7465.C[43]
.sym 15746 $false
.sym 15747 $false
.sym 15748 soc.cpu.count_instr[42]
.sym 15749 $auto$alumacc.cc:474:replace_alu$7465.C[42]
.sym 15751 $auto$alumacc.cc:474:replace_alu$7465.C[44]
.sym 15752 $false
.sym 15753 $false
.sym 15754 soc.cpu.count_instr[43]
.sym 15755 $auto$alumacc.cc:474:replace_alu$7465.C[43]
.sym 15757 $auto$alumacc.cc:474:replace_alu$7465.C[45]
.sym 15758 $false
.sym 15759 $false
.sym 15760 soc.cpu.count_instr[44]
.sym 15761 $auto$alumacc.cc:474:replace_alu$7465.C[44]
.sym 15763 $auto$alumacc.cc:474:replace_alu$7465.C[46]
.sym 15764 $false
.sym 15765 $false
.sym 15766 soc.cpu.count_instr[45]
.sym 15767 $auto$alumacc.cc:474:replace_alu$7465.C[45]
.sym 15769 $auto$alumacc.cc:474:replace_alu$7465.C[47]
.sym 15770 $false
.sym 15771 $false
.sym 15772 soc.cpu.count_instr[46]
.sym 15773 $auto$alumacc.cc:474:replace_alu$7465.C[46]
.sym 15775 $auto$alumacc.cc:474:replace_alu$7465.C[48]
.sym 15776 $false
.sym 15777 $false
.sym 15778 soc.cpu.count_instr[47]
.sym 15779 $auto$alumacc.cc:474:replace_alu$7465.C[47]
.sym 15780 $abc$61454$n4656
.sym 15781 clk_16mhz$2$2
.sym 15782 $abc$61454$n17$2
.sym 15783 $abc$61454$n7297
.sym 15784 $abc$61454$n7341_1
.sym 15785 $abc$61454$n7319_1
.sym 15786 $abc$61454$n7286_1
.sym 15787 $abc$61454$n7320_1
.sym 15788 $abc$61454$n7298_1
.sym 15789 $abc$61454$n7330_1
.sym 15790 $abc$61454$n7274_1
.sym 15819 $auto$alumacc.cc:474:replace_alu$7465.C[48]
.sym 15856 $auto$alumacc.cc:474:replace_alu$7465.C[49]
.sym 15857 $false
.sym 15858 $false
.sym 15859 soc.cpu.count_instr[48]
.sym 15860 $auto$alumacc.cc:474:replace_alu$7465.C[48]
.sym 15862 $auto$alumacc.cc:474:replace_alu$7465.C[50]
.sym 15863 $false
.sym 15864 $false
.sym 15865 soc.cpu.count_instr[49]
.sym 15866 $auto$alumacc.cc:474:replace_alu$7465.C[49]
.sym 15868 $auto$alumacc.cc:474:replace_alu$7465.C[51]
.sym 15869 $false
.sym 15870 $false
.sym 15871 soc.cpu.count_instr[50]
.sym 15872 $auto$alumacc.cc:474:replace_alu$7465.C[50]
.sym 15874 $auto$alumacc.cc:474:replace_alu$7465.C[52]
.sym 15875 $false
.sym 15876 $false
.sym 15877 soc.cpu.count_instr[51]
.sym 15878 $auto$alumacc.cc:474:replace_alu$7465.C[51]
.sym 15880 $auto$alumacc.cc:474:replace_alu$7465.C[53]
.sym 15881 $false
.sym 15882 $false
.sym 15883 soc.cpu.count_instr[52]
.sym 15884 $auto$alumacc.cc:474:replace_alu$7465.C[52]
.sym 15886 $auto$alumacc.cc:474:replace_alu$7465.C[54]
.sym 15887 $false
.sym 15888 $false
.sym 15889 soc.cpu.count_instr[53]
.sym 15890 $auto$alumacc.cc:474:replace_alu$7465.C[53]
.sym 15892 $auto$alumacc.cc:474:replace_alu$7465.C[55]
.sym 15893 $false
.sym 15894 $false
.sym 15895 soc.cpu.count_instr[54]
.sym 15896 $auto$alumacc.cc:474:replace_alu$7465.C[54]
.sym 15898 $auto$alumacc.cc:474:replace_alu$7465.C[56]
.sym 15899 $false
.sym 15900 $false
.sym 15901 soc.cpu.count_instr[55]
.sym 15902 $auto$alumacc.cc:474:replace_alu$7465.C[55]
.sym 15903 $abc$61454$n4656
.sym 15904 clk_16mhz$2$2
.sym 15905 $abc$61454$n17$2
.sym 15906 $abc$61454$n7407_1
.sym 15907 $abc$61454$n7408
.sym 15909 $abc$61454$n7385
.sym 15911 $abc$61454$n7363
.sym 15912 $abc$61454$n7374_1
.sym 15942 $auto$alumacc.cc:474:replace_alu$7465.C[56]
.sym 15979 $auto$alumacc.cc:474:replace_alu$7465.C[57]
.sym 15980 $false
.sym 15981 $false
.sym 15982 soc.cpu.count_instr[56]
.sym 15983 $auto$alumacc.cc:474:replace_alu$7465.C[56]
.sym 15985 $auto$alumacc.cc:474:replace_alu$7465.C[58]
.sym 15986 $false
.sym 15987 $false
.sym 15988 soc.cpu.count_instr[57]
.sym 15989 $auto$alumacc.cc:474:replace_alu$7465.C[57]
.sym 15991 $auto$alumacc.cc:474:replace_alu$7465.C[59]
.sym 15992 $false
.sym 15993 $false
.sym 15994 soc.cpu.count_instr[58]
.sym 15995 $auto$alumacc.cc:474:replace_alu$7465.C[58]
.sym 15997 $auto$alumacc.cc:474:replace_alu$7465.C[60]
.sym 15998 $false
.sym 15999 $false
.sym 16000 soc.cpu.count_instr[59]
.sym 16001 $auto$alumacc.cc:474:replace_alu$7465.C[59]
.sym 16003 $auto$alumacc.cc:474:replace_alu$7465.C[61]
.sym 16004 $false
.sym 16005 $false
.sym 16006 soc.cpu.count_instr[60]
.sym 16007 $auto$alumacc.cc:474:replace_alu$7465.C[60]
.sym 16009 $auto$alumacc.cc:474:replace_alu$7465.C[62]
.sym 16010 $false
.sym 16011 $false
.sym 16012 soc.cpu.count_instr[61]
.sym 16013 $auto$alumacc.cc:474:replace_alu$7465.C[61]
.sym 16015 $auto$alumacc.cc:474:replace_alu$7465.C[63]
.sym 16016 $false
.sym 16017 $false
.sym 16018 soc.cpu.count_instr[62]
.sym 16019 $auto$alumacc.cc:474:replace_alu$7465.C[62]
.sym 16022 $false
.sym 16023 $false
.sym 16024 soc.cpu.count_instr[63]
.sym 16025 $auto$alumacc.cc:474:replace_alu$7465.C[63]
.sym 16026 $abc$61454$n4656
.sym 16027 clk_16mhz$2$2
.sym 16028 $abc$61454$n17$2
.sym 16450 soc.cpu.reg_op1[3]
.sym 16451 $false
.sym 16452 $false
.sym 16453 $false
.sym 16486 soc.cpu.reg_op1[1]
.sym 16487 $false
.sym 16488 $false
.sym 16489 $false
.sym 16613 soc.cpu.reg_op1[6]
.sym 16614 $false
.sym 16615 $false
.sym 16616 $false
.sym 16619 soc.cpu.reg_op1[9]
.sym 16620 $false
.sym 16621 $false
.sym 16622 $false
.sym 16625 soc.cpu.reg_op1[14]
.sym 16626 $false
.sym 16627 $false
.sym 16628 $false
.sym 16631 soc.cpu.reg_op1[7]
.sym 16632 $false
.sym 16633 $false
.sym 16634 $false
.sym 16637 soc.cpu.reg_op1[4]
.sym 16638 $false
.sym 16639 $false
.sym 16640 $false
.sym 16643 soc.cpu.reg_op1[11]
.sym 16644 $false
.sym 16645 $false
.sym 16646 $false
.sym 16655 soc.cpu.reg_op1[12]
.sym 16656 $false
.sym 16657 $false
.sym 16658 $false
.sym 16748 soc.cpu.reg_op1[19]
.sym 16749 $false
.sym 16750 $false
.sym 16751 $false
.sym 16760 soc.cpu.reg_op1[16]
.sym 16761 $false
.sym 16762 $false
.sym 16763 $false
.sym 16766 soc.cpu.reg_op1[13]
.sym 16767 $false
.sym 16768 $false
.sym 16769 $false
.sym 16908 $abc$61454$n10266
.sym 16909 $abc$61454$n10347
.sym 16911 $abc$61454$n4594
.sym 16912 $abc$61454$n10496
.sym 16913 soc.cpu.compressed_instr
.sym 17012 soc.cpu.mem_addr[2]
.sym 17013 $false
.sym 17014 $false
.sym 17015 $false
.sym 17031 $abc$61454$n4610
.sym 17032 $abc$61454$n4010
.sym 17033 $abc$61454$n571
.sym 17034 $abc$61454$n4612_1
.sym 17035 $abc$61454$n4613
.sym 17036 $abc$61454$n4628
.sym 17037 $abc$61454$n4632
.sym 17038 soc.cpu.decoded_imm[0]
.sym 17154 $abc$61454$n5344
.sym 17155 $abc$61454$n0
.sym 17156 soc.cpu.decoded_imm_uj[29]
.sym 17158 soc.cpu.decoded_imm_uj[0]
.sym 17159 soc.cpu.decoded_imm_uj[31]
.sym 17160 soc.cpu.decoded_imm_uj[11]
.sym 17161 soc.cpu.decoded_imm_uj[16]
.sym 17240 soc.cpu.mem_addr[10]
.sym 17241 $false
.sym 17242 $false
.sym 17243 $false
.sym 17246 $false
.sym 17247 $false
.sym 17248 $false
.sym 17249 $false
.sym 17274 $abc$61454$n4573
.sym 17275 clk_16mhz$2$2
.sym 17276 $abc$61454$n1
.sym 17277 $abc$61454$n6342
.sym 17278 $abc$61454$n4407
.sym 17279 soc.cpu.decoded_imm_uj[19]
.sym 17280 soc.cpu.decoded_imm_uj[1]
.sym 17281 soc.cpu.decoded_imm_uj[24]
.sym 17282 soc.cpu.decoded_rd[2]
.sym 17283 soc.cpu.decoded_imm_uj[18]
.sym 17284 soc.cpu.decoded_imm_uj[5]
.sym 17351 $abc$61454$n1
.sym 17352 $abc$61454$n4406
.sym 17353 $false
.sym 17354 $false
.sym 17363 soc.cpu.mem_rdata_latched[2]
.sym 17364 $abc$61454$n4405
.sym 17365 $abc$61454$n8080_1
.sym 17366 $false
.sym 17369 $abc$61454$n4406
.sym 17370 $abc$61454$n4405
.sym 17371 soc.cpu.mem_rdata_latched[12]
.sym 17372 $false
.sym 17375 $abc$61454$n4405
.sym 17376 $abc$61454$n4406
.sym 17377 $false
.sym 17378 $false
.sym 17381 soc.cpu.mem_rdata_latched[6]
.sym 17382 soc.cpu.mem_rdata_latched[4]
.sym 17383 soc.cpu.mem_rdata_latched[5]
.sym 17384 $false
.sym 17387 soc.cpu.mem_addr[16]
.sym 17388 $false
.sym 17389 $false
.sym 17390 $false
.sym 17393 $abc$61454$n4409
.sym 17394 $abc$61454$n5362_1
.sym 17395 $false
.sym 17396 $false
.sym 17397 $abc$61454$n4573
.sym 17398 clk_16mhz$2$2
.sym 17399 $false
.sym 17400 $abc$61454$n4428
.sym 17401 $abc$61454$n6336
.sym 17402 $abc$61454$n4423
.sym 17403 $abc$61454$n4401
.sym 17404 $abc$61454$n4430
.sym 17405 $abc$61454$n6493
.sym 17406 $abc$61454$n4424
.sym 17407 soc.cpu.decoded_rs1[5]
.sym 17474 $abc$61454$n4395
.sym 17475 $abc$61454$n1
.sym 17476 $false
.sym 17477 $false
.sym 17480 $abc$61454$n4404
.sym 17481 $abc$61454$n4390
.sym 17482 $abc$61454$n4392_1
.sym 17483 $abc$61454$n4393
.sym 17486 $false
.sym 17487 soc.cpu.mem_rdata_latched[2]
.sym 17488 $false
.sym 17489 $false
.sym 17492 $abc$61454$n4388
.sym 17493 $abc$61454$n4387_1
.sym 17494 $abc$61454$n4409
.sym 17495 $false
.sym 17498 $abc$61454$n5103_1
.sym 17499 $abc$61454$n1
.sym 17500 soc.cpu.mem_rdata_latched[3]
.sym 17501 $false
.sym 17504 $abc$61454$n4392_1
.sym 17505 $abc$61454$n4390
.sym 17506 $abc$61454$n4393
.sym 17507 $false
.sym 17510 $abc$61454$n4389
.sym 17511 $abc$61454$n4310
.sym 17512 soc.cpu.mem_rdata_latched[3]
.sym 17513 $abc$61454$n4394
.sym 17516 $abc$61454$n4315
.sym 17517 $abc$61454$n4328
.sym 17518 $false
.sym 17519 $false
.sym 17523 $abc$61454$n4553
.sym 17524 $abc$61454$n4537
.sym 17525 $abc$61454$n4554
.sym 17526 $abc$61454$n4743
.sym 17527 soc.cpu.latched_rd[4]
.sym 17528 soc.cpu.latched_rd[0]
.sym 17529 soc.cpu.latched_rd[2]
.sym 17530 soc.cpu.latched_rd[1]
.sym 17597 $abc$61454$n4388
.sym 17598 $abc$61454$n4387_1
.sym 17599 $abc$61454$n4311
.sym 17600 $abc$61454$n4403
.sym 17603 soc.cpu.mem_rdata_latched[12]
.sym 17604 $abc$61454$n4530_1
.sym 17605 $false
.sym 17606 $false
.sym 17609 $abc$61454$n4313
.sym 17610 $abc$61454$n4530_1
.sym 17611 $abc$61454$n8085_1
.sym 17612 $abc$61454$n4355_1
.sym 17615 $abc$61454$n4388
.sym 17616 $abc$61454$n4387_1
.sym 17617 $abc$61454$n4311
.sym 17618 $false
.sym 17621 soc.cpu.mem_rdata_latched[12]
.sym 17622 $abc$61454$n4314
.sym 17623 $abc$61454$n4410
.sym 17624 $abc$61454$n4313
.sym 17627 $abc$61454$n4563
.sym 17628 $abc$61454$n8082_1
.sym 17629 soc.cpu.decoded_rs1[0]
.sym 17630 $abc$61454$n4573
.sym 17633 $abc$61454$n4573_1
.sym 17634 $abc$61454$n4314
.sym 17635 $abc$61454$n4574_1
.sym 17636 $abc$61454$n4393
.sym 17639 $abc$61454$n6415
.sym 17640 $false
.sym 17641 $false
.sym 17642 $false
.sym 17643 $true
.sym 17644 clk_16mhz$2$2
.sym 17645 $false
.sym 17646 $abc$61454$n8084_1
.sym 17647 $abc$61454$n4402
.sym 17648 $abc$61454$n6421
.sym 17649 $abc$61454$n6423
.sym 17650 $abc$61454$n5525
.sym 17651 $abc$61454$n5524
.sym 17652 soc.cpu.decoded_rs1[4]
.sym 17653 soc.cpu.decoded_rs1[3]
.sym 17720 $abc$61454$n4573
.sym 17721 soc.cpu.decoded_rs1[1]
.sym 17722 $abc$61454$n4593_1
.sym 17723 $abc$61454$n4594_1
.sym 17726 $abc$61454$n4354
.sym 17727 soc.cpu.mem_rdata_latched[12]
.sym 17728 $abc$61454$n4312
.sym 17729 $false
.sym 17732 $abc$61454$n4537
.sym 17733 $abc$61454$n4533_1
.sym 17734 $false
.sym 17735 $false
.sym 17738 $abc$61454$n4603_1
.sym 17739 $abc$61454$n4537
.sym 17740 $abc$61454$n4595_1
.sym 17741 $abc$61454$n4598
.sym 17744 $abc$61454$n4588
.sym 17745 $abc$61454$n4537
.sym 17746 $abc$61454$n4573
.sym 17747 $false
.sym 17750 $abc$61454$n4532_1
.sym 17751 $abc$61454$n4522_1
.sym 17752 $abc$61454$n8074_1
.sym 17753 $false
.sym 17756 soc.cpu.mem_rdata_latched[1]
.sym 17757 soc.cpu.mem_rdata_latched[0]
.sym 17758 $false
.sym 17759 $false
.sym 17762 $false
.sym 17763 $false
.sym 17764 $false
.sym 17765 $false
.sym 17766 $abc$61454$n4573
.sym 17767 clk_16mhz$2$2
.sym 17768 $false
.sym 17769 $abc$61454$n4574
.sym 17770 $abc$61454$n4410
.sym 17771 $abc$61454$n6419
.sym 17772 $abc$61454$n4533_1
.sym 17774 $abc$61454$n4744_1
.sym 17775 $abc$61454$n4584
.sym 17776 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17843 $abc$61454$n4526
.sym 17844 $abc$61454$n4313
.sym 17845 $false
.sym 17846 $false
.sym 17849 soc.cpu.mem_rdata_latched[12]
.sym 17850 $abc$61454$n5012
.sym 17851 $abc$61454$n4410
.sym 17852 $false
.sym 17855 $abc$61454$n4387_1
.sym 17856 $abc$61454$n4530_1
.sym 17857 $false
.sym 17858 $false
.sym 17861 soc.cpu.mem_rdata_latched[0]
.sym 17862 $abc$61454$n4388
.sym 17863 $false
.sym 17864 $false
.sym 17867 $abc$61454$n4355_1
.sym 17868 $abc$61454$n4373
.sym 17869 $false
.sym 17870 $false
.sym 17873 $abc$61454$n4530_1
.sym 17874 $abc$61454$n4387_1
.sym 17875 $abc$61454$n5151_1
.sym 17876 $false
.sym 17879 soc.cpu.decoded_rd[5]
.sym 17880 $abc$61454$n4073
.sym 17881 soc.cpu.cpu_state[1]
.sym 17882 $abc$61454$n4750_1
.sym 17885 $abc$61454$n4744_1
.sym 17886 soc.cpu.latched_rd[3]
.sym 17887 $abc$61454$n4072
.sym 17888 soc.cpu.decoded_rd[3]
.sym 17889 $abc$61454$n4595
.sym 17890 clk_16mhz$2$2
.sym 17891 $abc$61454$n17$2
.sym 17892 $abc$61454$n5202
.sym 17893 $abc$61454$n5204_1
.sym 17894 $abc$61454$n8134
.sym 17895 $abc$61454$n8135
.sym 17896 soc.cpu.mem_rdata_q[24]
.sym 17897 soc.cpu.mem_rdata_q[12]
.sym 17898 soc.cpu.mem_rdata_q[30]
.sym 17899 soc.cpu.decoded_rs1[2]
.sym 17966 soc.cpu.mem_xfer
.sym 17967 $abc$61454$n1
.sym 17968 $abc$61454$n5210
.sym 17969 $abc$61454$n5222
.sym 17972 $abc$61454$n5234
.sym 17973 soc.cpu.mem_rdata_latched[12]
.sym 17974 $abc$61454$n5232
.sym 17975 $abc$61454$n4312
.sym 17978 $abc$61454$n4373
.sym 17979 $abc$61454$n5199
.sym 17980 $abc$61454$n5141
.sym 17981 $abc$61454$n5198_1
.sym 17984 soc.cpu.mem_rdata_q[29]
.sym 17985 $abc$61454$n5200_1
.sym 17986 soc.cpu.mem_xfer
.sym 17987 $false
.sym 17990 soc.cpu.mem_rdata_latched[5]
.sym 17991 $abc$61454$n5233
.sym 17992 $abc$61454$n4410
.sym 17993 $false
.sym 17996 $abc$61454$n4373
.sym 17997 $abc$61454$n5184_1
.sym 17998 $abc$61454$n5197_1
.sym 17999 $abc$61454$n4313
.sym 18002 $abc$61454$n4410
.sym 18003 $abc$61454$n5233
.sym 18004 $abc$61454$n4312
.sym 18005 $abc$61454$n5239
.sym 18008 $abc$61454$n5196
.sym 18009 $abc$61454$n5147_1
.sym 18010 $abc$61454$n5195
.sym 18011 $abc$61454$n5199
.sym 18012 $true
.sym 18013 clk_16mhz$2$2
.sym 18014 $false
.sym 18015 $abc$61454$n5249_1
.sym 18016 $abc$61454$n5297_1
.sym 18017 $abc$61454$n5251
.sym 18018 $abc$61454$n5283
.sym 18019 soc.cpu.mem_rdata_q[21]
.sym 18020 soc.cpu.mem_rdata_q[22]
.sym 18021 soc.cpu.mem_rdata_q[14]
.sym 18022 soc.cpu.mem_rdata_q[31]
.sym 18089 $abc$61454$n5157
.sym 18090 $abc$61454$n5246
.sym 18091 $abc$61454$n5244
.sym 18092 $abc$61454$n8131
.sym 18095 soc.cpu.mem_rdata_latched[3]
.sym 18096 $abc$61454$n5147_1
.sym 18097 $abc$61454$n5273_1
.sym 18098 $abc$61454$n5260
.sym 18101 $abc$61454$n5139
.sym 18102 $abc$61454$n5245
.sym 18103 $abc$61454$n4313
.sym 18104 $false
.sym 18107 $abc$61454$n5244
.sym 18108 $abc$61454$n5141
.sym 18109 $abc$61454$n5245
.sym 18110 $abc$61454$n5175
.sym 18113 $abc$61454$n5139
.sym 18114 $abc$61454$n4341
.sym 18115 soc.cpu.mem_rdata_latched[12]
.sym 18116 $false
.sym 18119 $abc$61454$n4314
.sym 18120 $abc$61454$n4354
.sym 18121 $false
.sym 18122 $false
.sym 18125 soc.cpu.mem_rdata_q[13]
.sym 18126 $abc$61454$n4328
.sym 18127 soc.cpu.mem_xfer
.sym 18128 $false
.sym 18131 $abc$61454$n8130
.sym 18132 $abc$61454$n5147_1
.sym 18133 $abc$61454$n8132
.sym 18134 $false
.sym 18135 $true
.sym 18136 clk_16mhz$2$2
.sym 18137 $false
.sym 18138 $abc$61454$n5295
.sym 18139 $abc$61454$n5207_1
.sym 18140 $abc$61454$n5255
.sym 18141 $abc$61454$n5277
.sym 18142 soc.cpu.mem_rdata_q[15]
.sym 18143 soc.cpu.mem_rdata_q[23]
.sym 18144 soc.cpu.mem_rdata_q[7]
.sym 18145 soc.cpu.mem_rdata_q[8]
.sym 18212 soc.cpu.mem_rdata_latched[4]
.sym 18213 $abc$61454$n4526
.sym 18214 soc.cpu.mem_rdata_latched[0]
.sym 18215 $abc$61454$n5215_1
.sym 18218 soc.cpu.mem_rdata_q[10]
.sym 18219 $abc$61454$n4373
.sym 18220 soc.cpu.mem_xfer
.sym 18221 $false
.sym 18224 $abc$61454$n4373
.sym 18225 $abc$61454$n5221
.sym 18226 $abc$61454$n5220
.sym 18227 $false
.sym 18230 $abc$61454$n8123_1
.sym 18231 $abc$61454$n8124
.sym 18232 $abc$61454$n4388
.sym 18233 soc.cpu.mem_rdata_latched[0]
.sym 18236 soc.cpu.mem_xfer
.sym 18237 $abc$61454$n5209
.sym 18238 soc.cpu.mem_rdata_q[10]
.sym 18239 $false
.sym 18242 $abc$61454$n8125_1
.sym 18243 $abc$61454$n1
.sym 18244 $abc$61454$n5215_1
.sym 18245 $abc$61454$n5147_1
.sym 18248 $abc$61454$n5151_1
.sym 18249 $abc$61454$n5157
.sym 18250 $abc$61454$n5191
.sym 18251 $abc$61454$n5187_1
.sym 18254 $abc$61454$n1
.sym 18255 $abc$61454$n5219
.sym 18256 $abc$61454$n5147_1
.sym 18257 $abc$61454$n5223
.sym 18258 $true
.sym 18259 clk_16mhz$2$2
.sym 18260 $false
.sym 18261 $abc$61454$n5286
.sym 18262 $abc$61454$n5395
.sym 18263 $abc$61454$n5274
.sym 18264 $abc$61454$n4577
.sym 18265 $abc$61454$n5147_1
.sym 18266 $abc$61454$n4627
.sym 18267 $abc$61454$n5285_1
.sym 18268 soc.cpu.mem_do_prefetch
.sym 18335 $abc$61454$n4355_1
.sym 18336 $abc$61454$n5221
.sym 18337 $abc$61454$n5226
.sym 18338 $false
.sym 18341 soc.cpu.mem_rdata_q[9]
.sym 18342 $abc$61454$n4507
.sym 18343 soc.cpu.mem_xfer
.sym 18344 $false
.sym 18347 $abc$61454$n5147_1
.sym 18348 $abc$61454$n5273_1
.sym 18349 soc.cpu.mem_rdata_latched[2]
.sym 18350 $false
.sym 18353 soc.cpu.mem_rdata_q[11]
.sym 18354 $abc$61454$n4355_1
.sym 18355 soc.cpu.mem_xfer
.sym 18356 $false
.sym 18359 $abc$61454$n5147_1
.sym 18360 $abc$61454$n4313
.sym 18361 $false
.sym 18362 $false
.sym 18365 soc.cpu.mem_xfer
.sym 18366 $abc$61454$n5209
.sym 18367 soc.cpu.mem_rdata_q[11]
.sym 18368 $false
.sym 18371 $abc$61454$n5274
.sym 18372 $abc$61454$n5267_1
.sym 18373 $abc$61454$n5272_1
.sym 18374 $abc$61454$n5260
.sym 18377 $abc$61454$n1
.sym 18378 $abc$61454$n5225
.sym 18379 $abc$61454$n5147_1
.sym 18380 $abc$61454$n5227
.sym 18381 $true
.sym 18382 clk_16mhz$2$2
.sym 18383 $false
.sym 18384 $abc$61454$n8080_1
.sym 18385 $abc$61454$n8079_1
.sym 18386 $abc$61454$n4514
.sym 18387 $abc$61454$n5380
.sym 18388 $abc$61454$n4508
.sym 18389 $abc$61454$n4507
.sym 18390 $abc$61454$n4698_1
.sym 18391 soc.cpu.mem_16bit_buffer[9]
.sym 18458 soc.cpu.irq_state[0]
.sym 18459 soc.cpu.do_waitirq
.sym 18460 soc.cpu.instr_jal
.sym 18461 soc.cpu.decoder_trigger
.sym 18464 $abc$61454$n4466
.sym 18465 $abc$61454$n4073
.sym 18466 $false
.sym 18467 $false
.sym 18470 $abc$61454$n5382
.sym 18471 $abc$61454$n4073
.sym 18472 $false
.sym 18473 $false
.sym 18476 soc.cpu.instr_jal
.sym 18477 soc.cpu.instr_waitirq
.sym 18478 soc.cpu.decoder_trigger
.sym 18479 $false
.sym 18482 soc.cpu.do_waitirq
.sym 18483 soc.cpu.decoder_trigger
.sym 18484 soc.cpu.instr_waitirq
.sym 18485 $false
.sym 18488 soc.cpu.do_waitirq
.sym 18489 soc.cpu.decoder_trigger
.sym 18490 soc.cpu.irq_state[0]
.sym 18491 $abc$61454$n5381
.sym 18494 $abc$61454$n5606
.sym 18495 $abc$61454$n4699
.sym 18496 soc.cpu.cpu_state[1]
.sym 18497 $false
.sym 18500 $abc$61454$n4072
.sym 18501 $abc$61454$n5382
.sym 18502 $false
.sym 18503 $false
.sym 18504 $true
.sym 18505 clk_16mhz$2$2
.sym 18506 $abc$61454$n17$2
.sym 18507 $abc$61454$n7057_1
.sym 18508 $abc$61454$n4181
.sym 18509 $abc$61454$n4397_1
.sym 18510 $abc$61454$n5382
.sym 18511 soc.cpu.mem_rdata_latched[5]
.sym 18512 $abc$61454$n4395
.sym 18513 $abc$61454$n5396
.sym 18514 soc.cpu.latched_store
.sym 18581 soc.cpu.instr_retirq
.sym 18582 soc.cpu.cpu_state[2]
.sym 18583 $false
.sym 18584 $false
.sym 18587 $abc$61454$n4022
.sym 18588 resetn$2
.sym 18589 $false
.sym 18590 $false
.sym 18593 $abc$61454$n4593
.sym 18594 soc.cpu.cpu_state[2]
.sym 18595 $false
.sym 18596 $false
.sym 18599 $abc$61454$n4700
.sym 18600 resetn$2
.sym 18601 $false
.sym 18602 $false
.sym 18605 soc.cpu.instr_jal
.sym 18606 soc.cpu.decoder_trigger
.sym 18607 $abc$61454$n4073
.sym 18608 $abc$61454$n4473
.sym 18611 $abc$61454$n4022
.sym 18612 $abc$61454$n4700
.sym 18613 $abc$61454$n4636
.sym 18614 $false
.sym 18617 $abc$61454$n5604_1
.sym 18618 $abc$61454$n5605
.sym 18619 $abc$61454$n8143
.sym 18620 $abc$61454$n4601
.sym 18627 $abc$61454$n4612
.sym 18628 clk_16mhz$2$2
.sym 18629 $abc$61454$n4607
.sym 18630 $abc$61454$n4481
.sym 18631 $abc$61454$n4465
.sym 18632 $abc$61454$n4040
.sym 18633 $abc$61454$n4043
.sym 18634 $abc$61454$n4038
.sym 18635 $abc$61454$n4041
.sym 18636 soc.cpu.cpu_state[1]
.sym 18637 soc.cpu.cpu_state[2]
.sym 18704 $abc$61454$n4031
.sym 18705 $abc$61454$n4072
.sym 18706 $abc$61454$n4466
.sym 18707 $abc$61454$n4465
.sym 18710 $abc$61454$n4031
.sym 18711 $abc$61454$n4041
.sym 18712 $false
.sym 18713 $false
.sym 18716 $abc$61454$n8260_1
.sym 18717 soc.cpu.cpu_state[2]
.sym 18718 $abc$61454$n8064_1
.sym 18719 $abc$61454$n8070_1
.sym 18722 $abc$61454$n4464
.sym 18723 $abc$61454$n4474
.sym 18724 $abc$61454$n8066_1
.sym 18725 $abc$61454$n4041
.sym 18728 $abc$61454$n4472
.sym 18729 $abc$61454$n8066_1
.sym 18730 $abc$61454$n8067
.sym 18731 $abc$61454$n8261_1
.sym 18734 $abc$61454$n4041
.sym 18735 $abc$61454$n4112
.sym 18736 $abc$61454$n4072
.sym 18737 $abc$61454$n8069
.sym 18740 $abc$61454$n4112
.sym 18741 $abc$61454$n4473
.sym 18742 $abc$61454$n4464
.sym 18743 $abc$61454$n4038
.sym 18746 soc.cpu.irq_state[0]
.sym 18747 $abc$61454$n4695
.sym 18748 soc.cpu.irq_active
.sym 18749 soc.cpu.cpu_state[1]
.sym 18750 $abc$61454$n4636
.sym 18751 clk_16mhz$2$2
.sym 18752 $abc$61454$n17$2
.sym 18753 $abc$61454$n4037
.sym 18754 $abc$61454$n4039
.sym 18755 $abc$61454$n5629
.sym 18756 $abc$61454$n4471
.sym 18757 $abc$61454$n4452
.sym 18758 $abc$61454$n4042
.sym 18759 soc.cpu.irq_pending[2]
.sym 18760 soc.cpu.cpu_state[0]
.sym 18827 $abc$61454$n4036
.sym 18828 $abc$61454$n4035
.sym 18829 resetn$2
.sym 18830 $abc$61454$n4037
.sym 18833 $abc$61454$n4470
.sym 18834 $abc$61454$n8259
.sym 18835 $abc$61454$n4460
.sym 18836 $abc$61454$n4030
.sym 18839 $abc$61454$n4033
.sym 18840 $abc$61454$n4036
.sym 18841 $abc$61454$n4034
.sym 18842 resetn$2
.sym 18845 $abc$61454$n4032
.sym 18846 $abc$61454$n4480
.sym 18847 $false
.sym 18848 $false
.sym 18851 $abc$61454$n4032
.sym 18852 $abc$61454$n4038
.sym 18853 $abc$61454$n4039
.sym 18854 $false
.sym 18857 soc.cpu.irq_mask[1]
.sym 18858 soc.cpu.irq_state[1]
.sym 18859 soc.cpu.cpu_state[1]
.sym 18860 soc.cpu.irq_pending[1]
.sym 18863 $abc$61454$n4036
.sym 18864 $abc$61454$n4034
.sym 18865 $abc$61454$n4033
.sym 18866 $abc$61454$n4037
.sym 18869 soc.cpu.irq_pending[1]
.sym 18870 $abc$61454$n4470
.sym 18871 soc.cpu.cpu_state[2]
.sym 18872 $abc$61454$n4752
.sym 18873 $abc$61454$n4636
.sym 18874 clk_16mhz$2$2
.sym 18875 $abc$61454$n17$2
.sym 18876 $abc$61454$n4449
.sym 18878 $abc$61454$n4451
.sym 18879 $abc$61454$n535
.sym 18880 $abc$61454$n4470
.sym 18883 soc.cpu.mem_16bit_buffer[5]
.sym 18992 soc.cpu.mem_wdata[17]
.sym 18993 $false
.sym 18994 $false
.sym 18995 $false
.sym 18996 $abc$61454$n4823
.sym 18997 clk_16mhz$2$2
.sym 18998 $abc$61454$n17$2
.sym 18999 $abc$61454$n8116
.sym 19000 soc.spimemio.cfgreg_do[18]
.sym 19006 soc.spimemio.config_cont
.sym 19073 soc.cpu.mem_addr[29]
.sym 19074 $false
.sym 19075 $false
.sym 19076 $false
.sym 19091 soc.cpu.mem_addr[25]
.sym 19092 $false
.sym 19093 $false
.sym 19094 $false
.sym 19115 $abc$61454$n4814
.sym 19116 $false
.sym 19117 $false
.sym 19118 $false
.sym 19119 resetn$2
.sym 19120 clk_16mhz$2$2
.sym 19121 $abc$61454$n4813
.sym 19122 iomem_rdata[14]
.sym 19123 iomem_rdata[18]
.sym 19238 soc.cpu.mem_wdata[18]
.sym 19239 $false
.sym 19240 $false
.sym 19241 $false
.sym 19242 $abc$61454$n4823
.sym 19243 clk_16mhz$2$2
.sym 19244 $abc$61454$n17$2
.sym 19246 soc.cpu.pcpi_mul.rs1[34]
.sym 19248 soc.cpu.pcpi_mul.rs1[35]
.sym 19249 soc.cpu.pcpi_mul.rs1[32]
.sym 19251 soc.cpu.pcpi_mul.rs1[33]
.sym 19252 soc.cpu.pcpi_mul.rs1[31]
.sym 19325 soc.cpu.count_cycle[40]
.sym 19326 soc.cpu.instr_rdcycleh
.sym 19327 $abc$61454$n7185_1
.sym 19328 $false
.sym 19331 soc.cpu.count_cycle[8]
.sym 19332 soc.cpu.instr_rdcycle
.sym 19333 soc.cpu.instr_rdinstr
.sym 19334 soc.cpu.count_instr[8]
.sym 19343 soc.cpu.count_instr[41]
.sym 19344 $abc$61454$n4060
.sym 19345 $abc$61454$n7194_1
.sym 19346 $false
.sym 19349 soc.cpu.count_instr[40]
.sym 19350 $abc$61454$n7184
.sym 19351 $abc$61454$n4060
.sym 19352 soc.cpu.instr_rdinstrh
.sym 19368 soc.cpu.pcpi_mul.rs1[42]
.sym 19369 soc.cpu.pcpi_mul.rs1[37]
.sym 19370 soc.cpu.pcpi_mul.rs1[41]
.sym 19371 soc.cpu.pcpi_mul.rs1[38]
.sym 19372 soc.cpu.pcpi_mul.rs1[40]
.sym 19373 soc.cpu.pcpi_mul.rs1[39]
.sym 19374 soc.cpu.pcpi_mul.rs1[36]
.sym 19375 soc.cpu.pcpi_mul.rs1[43]
.sym 19442 soc.cpu.count_instr[35]
.sym 19443 $abc$61454$n7114
.sym 19444 $abc$61454$n4060
.sym 19445 soc.cpu.instr_rdinstrh
.sym 19448 soc.cpu.count_cycle[35]
.sym 19449 soc.cpu.instr_rdcycleh
.sym 19450 soc.cpu.instr_rdinstr
.sym 19451 soc.cpu.count_instr[3]
.sym 19454 soc.cpu.count_cycle[34]
.sym 19455 soc.cpu.instr_rdcycleh
.sym 19456 $abc$61454$n7102
.sym 19457 $false
.sym 19460 soc.cpu.count_cycle[2]
.sym 19461 soc.cpu.instr_rdcycle
.sym 19462 soc.cpu.instr_rdinstr
.sym 19463 soc.cpu.count_instr[2]
.sym 19466 soc.cpu.count_instr[34]
.sym 19467 $abc$61454$n7101_1
.sym 19468 $abc$61454$n4060
.sym 19469 soc.cpu.instr_rdinstrh
.sym 19472 soc.cpu.count_instr[38]
.sym 19473 $abc$61454$n4060
.sym 19474 $abc$61454$n7158_1
.sym 19475 $false
.sym 19478 soc.cpu.count_cycle[3]
.sym 19479 soc.cpu.instr_rdcycle
.sym 19480 $abc$61454$n7115
.sym 19481 $false
.sym 19484 soc.cpu.count_instr[43]
.sym 19485 $abc$61454$n7217
.sym 19486 $abc$61454$n4060
.sym 19487 soc.cpu.instr_rdinstrh
.sym 19491 soc.cpu.pcpi_mul.rs1[54]
.sym 19493 soc.cpu.pcpi_mul.rs1[53]
.sym 19494 soc.cpu.pcpi_mul.rs1[55]
.sym 19495 soc.cpu.pcpi_mul.rs1[57]
.sym 19498 soc.cpu.pcpi_mul.rs1[52]
.sym 19565 soc.cpu.count_instr[47]
.sym 19566 $abc$61454$n7262_1
.sym 19567 $abc$61454$n4060
.sym 19568 soc.cpu.instr_rdinstrh
.sym 19571 soc.cpu.count_instr[27]
.sym 19572 soc.cpu.instr_rdinstr
.sym 19573 $abc$61454$n7395_1
.sym 19574 $false
.sym 19577 soc.cpu.count_instr[44]
.sym 19578 $abc$61454$n7229
.sym 19579 $abc$61454$n4060
.sym 19580 soc.cpu.instr_rdinstrh
.sym 19583 soc.cpu.count_instr[45]
.sym 19584 $abc$61454$n7240_1
.sym 19585 $abc$61454$n4060
.sym 19586 soc.cpu.instr_rdinstrh
.sym 19589 soc.cpu.count_cycle[45]
.sym 19590 soc.cpu.instr_rdcycleh
.sym 19591 $abc$61454$n7241
.sym 19592 $false
.sym 19595 soc.cpu.count_cycle[47]
.sym 19596 soc.cpu.instr_rdcycleh
.sym 19597 $abc$61454$n7263
.sym 19598 $false
.sym 19601 soc.cpu.count_cycle[13]
.sym 19602 soc.cpu.instr_rdcycle
.sym 19603 soc.cpu.instr_rdinstr
.sym 19604 soc.cpu.count_instr[13]
.sym 19607 soc.cpu.count_cycle[15]
.sym 19608 soc.cpu.instr_rdcycle
.sym 19609 soc.cpu.instr_rdinstr
.sym 19610 soc.cpu.count_instr[15]
.sym 19615 $abc$61454$n11043
.sym 19617 $abc$61454$n11051
.sym 19618 $abc$61454$n7351_1
.sym 19621 soc.cpu.pcpi_mul.rdx[30]
.sym 19688 soc.cpu.count_cycle[19]
.sym 19689 soc.cpu.instr_rdcycle
.sym 19690 soc.cpu.instr_rdinstr
.sym 19691 soc.cpu.count_instr[19]
.sym 19694 soc.cpu.count_cycle[20]
.sym 19695 soc.cpu.instr_rdcycle
.sym 19696 soc.cpu.instr_rdinstr
.sym 19697 soc.cpu.count_instr[20]
.sym 19700 soc.cpu.count_instr[33]
.sym 19701 $abc$61454$n7085
.sym 19702 $abc$61454$n4060
.sym 19703 soc.cpu.instr_rdinstrh
.sym 19706 soc.cpu.count_cycle[16]
.sym 19707 soc.cpu.instr_rdcycle
.sym 19708 soc.cpu.instr_rdinstr
.sym 19709 soc.cpu.count_instr[16]
.sym 19712 soc.cpu.count_cycle[18]
.sym 19713 soc.cpu.instr_rdcycle
.sym 19714 soc.cpu.instr_rdinstr
.sym 19715 soc.cpu.count_instr[18]
.sym 19718 soc.cpu.count_cycle[23]
.sym 19719 soc.cpu.instr_rdcycle
.sym 19720 $abc$61454$n7353_1
.sym 19721 $false
.sym 19724 soc.cpu.count_cycle[42]
.sym 19725 soc.cpu.instr_rdcycleh
.sym 19726 $abc$61454$n7208
.sym 19727 $false
.sym 19730 soc.cpu.count_instr[42]
.sym 19731 $abc$61454$n7207_1
.sym 19732 $abc$61454$n4060
.sym 19733 soc.cpu.instr_rdinstrh
.sym 19738 soc.cpu.pcpi_mul.rd[30]
.sym 19739 soc.cpu.pcpi_mul.rd[31]
.sym 19740 soc.cpu.pcpi_mul.rdx[32]
.sym 19742 soc.cpu.pcpi_mul.rd[12]
.sym 19744 soc.cpu.pcpi_mul.rd[29]
.sym 19811 soc.cpu.count_instr[63]
.sym 19812 $abc$61454$n7441
.sym 19813 $abc$61454$n4060
.sym 19814 soc.cpu.instr_rdinstrh
.sym 19817 soc.cpu.count_cycle[31]
.sym 19818 soc.cpu.instr_rdcycle
.sym 19819 $abc$61454$n7442
.sym 19820 $false
.sym 19823 soc.cpu.count_cycle[62]
.sym 19824 soc.cpu.instr_rdcycleh
.sym 19825 soc.cpu.instr_rdinstr
.sym 19826 soc.cpu.count_instr[30]
.sym 19829 soc.cpu.count_instr[59]
.sym 19830 $abc$61454$n4060
.sym 19831 $abc$61454$n7396
.sym 19832 $false
.sym 19835 soc.cpu.count_instr[62]
.sym 19836 $abc$61454$n7429
.sym 19837 $abc$61454$n4060
.sym 19838 soc.cpu.instr_rdinstrh
.sym 19841 soc.cpu.count_cycle[29]
.sym 19842 soc.cpu.instr_rdcycle
.sym 19843 $abc$61454$n7419_1
.sym 19844 $false
.sym 19847 soc.cpu.count_cycle[61]
.sym 19848 soc.cpu.instr_rdcycleh
.sym 19849 soc.cpu.instr_rdinstr
.sym 19850 soc.cpu.count_instr[29]
.sym 19853 soc.cpu.count_cycle[30]
.sym 19854 soc.cpu.instr_rdcycle
.sym 19855 $abc$61454$n7430
.sym 19856 $false
.sym 19860 $abc$61454$n11046
.sym 19861 $abc$61454$n11053
.sym 19863 soc.cpu.pcpi_mul.rs1[51]
.sym 19864 soc.cpu.pcpi_mul.rdx[31]
.sym 19865 soc.cpu.pcpi_mul.rs1[50]
.sym 19866 soc.cpu.pcpi_mul.rs1[49]
.sym 19867 soc.cpu.pcpi_mul.rs2[31]
.sym 19934 soc.cpu.count_instr[50]
.sym 19935 $abc$61454$n7298_1
.sym 19936 $abc$61454$n4060
.sym 19937 soc.cpu.instr_rdinstrh
.sym 19940 soc.cpu.count_instr[54]
.sym 19941 $abc$61454$n7342_1
.sym 19942 $abc$61454$n4060
.sym 19943 soc.cpu.instr_rdinstrh
.sym 19946 soc.cpu.count_instr[52]
.sym 19947 $abc$61454$n7320_1
.sym 19948 $abc$61454$n4060
.sym 19949 soc.cpu.instr_rdinstrh
.sym 19952 soc.cpu.count_instr[49]
.sym 19953 $abc$61454$n7287
.sym 19954 $abc$61454$n4060
.sym 19955 soc.cpu.instr_rdinstrh
.sym 19958 soc.cpu.count_cycle[52]
.sym 19959 soc.cpu.instr_rdcycleh
.sym 19960 $abc$61454$n7321_1
.sym 19961 $false
.sym 19964 soc.cpu.count_cycle[50]
.sym 19965 soc.cpu.instr_rdcycleh
.sym 19966 $abc$61454$n7299
.sym 19967 $false
.sym 19970 soc.cpu.count_instr[53]
.sym 19971 $abc$61454$n7331_1
.sym 19972 $abc$61454$n4060
.sym 19973 soc.cpu.instr_rdinstrh
.sym 19976 soc.cpu.count_instr[48]
.sym 19977 $abc$61454$n7275
.sym 19978 $abc$61454$n4060
.sym 19979 soc.cpu.instr_rdinstrh
.sym 19983 soc.cpu.pcpi_mul.rs1[44]
.sym 19984 soc.cpu.pcpi_mul.rs1[62]
.sym 19985 soc.cpu.pcpi_mul.rs1[59]
.sym 19986 soc.cpu.pcpi_mul.rs1[61]
.sym 19987 soc.cpu.pcpi_mul.rs1[58]
.sym 19990 soc.cpu.pcpi_mul.rs1[60]
.sym 20057 soc.cpu.count_instr[60]
.sym 20058 $abc$61454$n7408
.sym 20059 $abc$61454$n4060
.sym 20060 soc.cpu.instr_rdinstrh
.sym 20063 soc.cpu.count_cycle[60]
.sym 20064 soc.cpu.instr_rdcycleh
.sym 20065 $abc$61454$n7409
.sym 20066 $false
.sym 20075 soc.cpu.count_instr[58]
.sym 20076 $abc$61454$n7386_1
.sym 20077 $abc$61454$n4060
.sym 20078 soc.cpu.instr_rdinstrh
.sym 20087 soc.cpu.count_instr[56]
.sym 20088 $abc$61454$n7364
.sym 20089 $abc$61454$n4060
.sym 20090 soc.cpu.instr_rdinstrh
.sym 20093 soc.cpu.count_instr[57]
.sym 20094 $abc$61454$n7375
.sym 20095 $abc$61454$n4060
.sym 20096 soc.cpu.instr_rdinstrh
.sym 20107 $abc$61454$n11175
.sym 20108 $abc$61454$n11182
.sym 20109 soc.cpu.pcpi_mul.rdx[59]
.sym 20110 soc.cpu.pcpi_mul.rs1[46]
.sym 20111 soc.cpu.pcpi_mul.rs1[47]
.sym 20112 soc.cpu.pcpi_mul.rs1[45]
.sym 20113 soc.cpu.pcpi_mul.rs1[48]
.sym 20397 pin_1$2
.sym 20489 $true
.sym 20526 $auto$alumacc.cc:474:replace_alu$7429.C[1]
.sym 20528 soc.cpu.reg_op2[0]
.sym 20529 $abc$61454$n10469
.sym 20532 $auto$alumacc.cc:474:replace_alu$7429.C[2]
.sym 20534 soc.cpu.reg_op2[1]
.sym 20535 $abc$61454$n10186
.sym 20538 $auto$alumacc.cc:474:replace_alu$7429.C[3]
.sym 20540 soc.cpu.reg_op2[2]
.sym 20541 $abc$61454$n10470
.sym 20544 $auto$alumacc.cc:474:replace_alu$7429.C[4]
.sym 20546 soc.cpu.reg_op2[3]
.sym 20547 $abc$61454$n10471
.sym 20550 $auto$alumacc.cc:474:replace_alu$7429.C[5]
.sym 20552 soc.cpu.reg_op2[4]
.sym 20553 $abc$61454$n10472
.sym 20556 $auto$alumacc.cc:474:replace_alu$7429.C[6]
.sym 20558 soc.cpu.reg_op2[5]
.sym 20559 $abc$61454$n10473
.sym 20562 $auto$alumacc.cc:474:replace_alu$7429.C[7]
.sym 20564 soc.cpu.reg_op2[6]
.sym 20565 $abc$61454$n10474
.sym 20568 $auto$alumacc.cc:474:replace_alu$7429.C[8]
.sym 20570 soc.cpu.reg_op2[7]
.sym 20571 $abc$61454$n10475
.sym 20652 $auto$alumacc.cc:474:replace_alu$7429.C[8]
.sym 20689 $auto$alumacc.cc:474:replace_alu$7429.C[9]
.sym 20691 soc.cpu.reg_op2[8]
.sym 20692 $abc$61454$n10476
.sym 20695 $auto$alumacc.cc:474:replace_alu$7429.C[10]
.sym 20697 soc.cpu.reg_op2[9]
.sym 20698 $abc$61454$n10477
.sym 20701 $auto$alumacc.cc:474:replace_alu$7429.C[11]
.sym 20703 soc.cpu.reg_op2[10]
.sym 20704 $abc$61454$n10478
.sym 20707 $auto$alumacc.cc:474:replace_alu$7429.C[12]
.sym 20709 soc.cpu.reg_op2[11]
.sym 20710 $abc$61454$n10479
.sym 20713 $auto$alumacc.cc:474:replace_alu$7429.C[13]
.sym 20715 soc.cpu.reg_op2[12]
.sym 20716 $abc$61454$n10480
.sym 20719 $auto$alumacc.cc:474:replace_alu$7429.C[14]
.sym 20721 soc.cpu.reg_op2[13]
.sym 20722 $abc$61454$n10481
.sym 20725 $auto$alumacc.cc:474:replace_alu$7429.C[15]
.sym 20727 soc.cpu.reg_op2[14]
.sym 20728 $abc$61454$n10482
.sym 20731 $auto$alumacc.cc:474:replace_alu$7429.C[16]
.sym 20733 soc.cpu.reg_op2[15]
.sym 20734 $abc$61454$n10483
.sym 20775 $auto$alumacc.cc:474:replace_alu$7429.C[16]
.sym 20812 $auto$alumacc.cc:474:replace_alu$7429.C[17]
.sym 20814 soc.cpu.reg_op2[16]
.sym 20815 $abc$61454$n10484
.sym 20818 $auto$alumacc.cc:474:replace_alu$7429.C[18]
.sym 20820 soc.cpu.reg_op2[17]
.sym 20821 $abc$61454$n10485
.sym 20824 $auto$alumacc.cc:474:replace_alu$7429.C[19]
.sym 20826 soc.cpu.reg_op2[18]
.sym 20827 $abc$61454$n10486
.sym 20830 $auto$alumacc.cc:474:replace_alu$7429.C[20]
.sym 20832 soc.cpu.reg_op2[19]
.sym 20833 $abc$61454$n10487
.sym 20836 $auto$alumacc.cc:474:replace_alu$7429.C[21]
.sym 20838 soc.cpu.reg_op2[20]
.sym 20839 $abc$61454$n10488
.sym 20842 $auto$alumacc.cc:474:replace_alu$7429.C[22]
.sym 20844 soc.cpu.reg_op2[21]
.sym 20845 $abc$61454$n10489
.sym 20848 $auto$alumacc.cc:474:replace_alu$7429.C[23]
.sym 20850 soc.cpu.reg_op2[22]
.sym 20851 $abc$61454$n10490
.sym 20854 $auto$alumacc.cc:474:replace_alu$7429.C[24]
.sym 20856 soc.cpu.reg_op2[23]
.sym 20857 $abc$61454$n10491
.sym 20869 $abc$61454$n10629
.sym 20898 $auto$alumacc.cc:474:replace_alu$7429.C[24]
.sym 20935 $auto$alumacc.cc:474:replace_alu$7429.C[25]
.sym 20937 soc.cpu.reg_op2[24]
.sym 20938 $abc$61454$n10492
.sym 20941 $auto$alumacc.cc:474:replace_alu$7429.C[26]
.sym 20943 soc.cpu.reg_op2[25]
.sym 20944 $abc$61454$n10493
.sym 20947 $auto$alumacc.cc:474:replace_alu$7429.C[27]
.sym 20949 soc.cpu.reg_op2[26]
.sym 20950 $abc$61454$n10494
.sym 20953 $auto$alumacc.cc:474:replace_alu$7429.C[28]
.sym 20955 soc.cpu.reg_op2[27]
.sym 20956 $abc$61454$n10495
.sym 20959 $auto$alumacc.cc:474:replace_alu$7429.C[29]
.sym 20961 soc.cpu.reg_op2[28]
.sym 20962 $abc$61454$n10496
.sym 20965 $auto$alumacc.cc:474:replace_alu$7429.C[30]
.sym 20967 soc.cpu.reg_op2[29]
.sym 20968 $abc$61454$n10497
.sym 20971 $auto$alumacc.cc:474:replace_alu$7429.C[31]
.sym 20973 soc.cpu.reg_op2[30]
.sym 20974 $abc$61454$n10498
.sym 20977 $abc$61454$n10266$2
.sym 20979 soc.cpu.reg_op2[31]
.sym 20980 $abc$61454$n10347
.sym 20985 $abc$61454$n10628
.sym 20986 $abc$61454$n10469
.sym 20987 $abc$61454$n4702
.sym 20988 $abc$61454$n10498
.sym 20989 $abc$61454$n1171
.sym 20990 $abc$61454$n5
.sym 20991 $abc$61454$n10631
.sym 20992 $abc$61454$n10493
.sym 21062 $abc$61454$n10266$2
.sym 21065 soc.cpu.reg_op1[31]
.sym 21066 $false
.sym 21067 $false
.sym 21068 $false
.sym 21077 $abc$61454$n4072
.sym 21078 resetn$2
.sym 21079 $false
.sym 21080 $false
.sym 21083 soc.cpu.reg_op1[28]
.sym 21084 $false
.sym 21085 $false
.sym 21086 $false
.sym 21089 $abc$61454$n0
.sym 21090 $false
.sym 21091 $false
.sym 21092 $false
.sym 21105 $abc$61454$n4573
.sym 21106 clk_16mhz$2$2
.sym 21107 $false
.sym 21108 $abc$61454$n4670_1
.sym 21109 $abc$61454$n4656_1
.sym 21110 $abc$61454$n4615
.sym 21111 soc.cpu.decoded_imm[24]
.sym 21112 soc.cpu.decoded_imm[1]
.sym 21113 soc.cpu.decoded_imm[31]
.sym 21114 soc.cpu.decoded_imm[2]
.sym 21115 soc.cpu.decoded_imm[3]
.sym 21182 soc.cpu.instr_jal
.sym 21183 soc.cpu.decoded_imm_uj[0]
.sym 21184 soc.cpu.is_sb_sh_sw
.sym 21185 soc.cpu.mem_rdata_q[7]
.sym 21188 soc.cpu.instr_jalr
.sym 21189 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21190 soc.cpu.is_alu_reg_imm
.sym 21191 $false
.sym 21194 soc.cpu.mem_addr[4]
.sym 21195 $false
.sym 21196 $false
.sym 21197 $false
.sym 21200 soc.cpu.mem_rdata_q[21]
.sym 21201 $abc$61454$n4010
.sym 21202 $abc$61454$n4613
.sym 21203 $false
.sym 21206 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21207 soc.cpu.is_sb_sh_sw
.sym 21208 soc.cpu.mem_rdata_q[8]
.sym 21209 $false
.sym 21212 soc.cpu.instr_jal
.sym 21213 soc.cpu.decoded_imm_uj[11]
.sym 21214 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21215 soc.cpu.mem_rdata_q[7]
.sym 21218 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21219 soc.cpu.is_sb_sh_sw
.sym 21220 soc.cpu.mem_rdata_q[31]
.sym 21221 $false
.sym 21224 $abc$61454$n4010
.sym 21225 soc.cpu.mem_rdata_q[20]
.sym 21226 $abc$61454$n4610
.sym 21227 $false
.sym 21228 $abc$61454$n4575$2
.sym 21229 clk_16mhz$2$2
.sym 21230 $false
.sym 21231 $abc$61454$n4630
.sym 21232 $abc$61454$n4654
.sym 21233 $abc$61454$n4009
.sym 21234 $abc$61454$n4660
.sym 21235 $abc$61454$n4617
.sym 21236 soc.cpu.decoded_rs1[1]
.sym 21237 soc.cpu.decoded_rs2[1]
.sym 21238 soc.cpu.decoded_rs2[3]
.sym 21305 $abc$61454$n1
.sym 21306 soc.cpu.mem_rdata_latched[12]
.sym 21307 $false
.sym 21308 $false
.sym 21311 $abc$61454$n1
.sym 21312 $false
.sym 21313 $false
.sym 21314 $false
.sym 21317 $abc$61454$n6483
.sym 21318 $false
.sym 21319 $false
.sym 21320 $false
.sym 21329 $false
.sym 21330 $false
.sym 21331 $false
.sym 21332 $false
.sym 21335 $abc$61454$n6483
.sym 21336 $false
.sym 21337 $false
.sym 21338 $false
.sym 21341 $abc$61454$n4424
.sym 21342 $abc$61454$n5344
.sym 21343 $false
.sym 21344 $false
.sym 21347 $abc$61454$n4603_1
.sym 21348 $abc$61454$n5344
.sym 21349 $false
.sym 21350 $false
.sym 21351 $abc$61454$n4573
.sym 21352 clk_16mhz$2$2
.sym 21353 $false
.sym 21354 $abc$61454$n6986
.sym 21355 $abc$61454$n4618
.sym 21356 $abc$61454$n6991_1
.sym 21357 $abc$61454$n6997_1
.sym 21358 $abc$61454$n6483
.sym 21359 $abc$61454$n6994_1
.sym 21360 $abc$61454$n4637
.sym 21361 soc.cpu.reg_op2[2]
.sym 21428 $abc$61454$n4401
.sym 21429 $abc$61454$n4407
.sym 21430 soc.cpu.decoded_rs2[3]
.sym 21431 $abc$61454$n4573
.sym 21434 $abc$61454$n4411
.sym 21435 $abc$61454$n1
.sym 21436 $abc$61454$n4408
.sym 21437 $false
.sym 21440 $abc$61454$n4577
.sym 21441 $abc$61454$n5344
.sym 21442 $false
.sym 21443 $false
.sym 21446 soc.cpu.mem_rdata_latched[3]
.sym 21447 $abc$61454$n4395
.sym 21448 $abc$61454$n1
.sym 21449 $false
.sym 21452 $abc$61454$n6483
.sym 21453 $false
.sym 21454 $false
.sym 21455 $false
.sym 21458 soc.cpu.mem_rdata_latched[4]
.sym 21459 $abc$61454$n5282_1
.sym 21460 $abc$61454$n5331
.sym 21461 $abc$61454$n4507
.sym 21464 $abc$61454$n4533_1
.sym 21465 $abc$61454$n5344
.sym 21466 $false
.sym 21467 $false
.sym 21470 soc.cpu.mem_rdata_latched[2]
.sym 21471 $abc$61454$n8080_1
.sym 21472 $abc$61454$n1
.sym 21473 $false
.sym 21474 $abc$61454$n4573
.sym 21475 clk_16mhz$2$2
.sym 21476 $false
.sym 21477 $abc$61454$n6985_1
.sym 21478 $abc$61454$n6338
.sym 21479 soc.cpu.decoded_imm_uj[6]
.sym 21480 soc.cpu.decoded_imm_uj[9]
.sym 21481 soc.cpu.decoded_imm_uj[2]
.sym 21482 soc.cpu.decoded_imm_uj[7]
.sym 21483 soc.cpu.instr_waitirq
.sym 21484 soc.cpu.instr_retirq
.sym 21551 $abc$61454$n4402
.sym 21552 $abc$61454$n4355_1
.sym 21553 $abc$61454$n4389
.sym 21554 soc.cpu.mem_rdata_latched[2]
.sym 21557 $abc$61454$n4428
.sym 21558 $abc$61454$n4423
.sym 21559 soc.cpu.decoded_rs2[0]
.sym 21560 $abc$61454$n4573
.sym 21563 $abc$61454$n6301
.sym 21564 $abc$61454$n4408
.sym 21565 $abc$61454$n4424
.sym 21566 $false
.sym 21569 $abc$61454$n4402
.sym 21570 $abc$61454$n4355_1
.sym 21571 $abc$61454$n4403
.sym 21572 soc.cpu.mem_rdata_latched[5]
.sym 21575 $abc$61454$n4402
.sym 21576 $abc$61454$n4355_1
.sym 21577 $abc$61454$n4389
.sym 21578 soc.cpu.mem_rdata_latched[6]
.sym 21581 $abc$61454$n5102_1
.sym 21582 $abc$61454$n4538
.sym 21583 $false
.sym 21584 $false
.sym 21587 $abc$61454$n4425
.sym 21588 $abc$61454$n1
.sym 21589 $false
.sym 21590 $false
.sym 21593 $abc$61454$n6493
.sym 21594 $false
.sym 21595 $false
.sym 21596 $false
.sym 21597 $abc$61454$n4573
.sym 21598 clk_16mhz$2$2
.sym 21599 $abc$61454$n0
.sym 21600 $abc$61454$n6987
.sym 21601 $abc$61454$n4431
.sym 21602 $abc$61454$n5104
.sym 21603 $abc$61454$n8056_1
.sym 21604 $abc$61454$n6344
.sym 21605 $abc$61454$n6340
.sym 21606 soc.cpu.reg_op2[0]
.sym 21607 soc.cpu.reg_op2[31]
.sym 21674 soc.cpu.mem_rdata_latched[2]
.sym 21675 soc.cpu.mem_rdata_latched[1]
.sym 21676 soc.cpu.mem_rdata_latched[0]
.sym 21677 soc.cpu.mem_rdata_latched[3]
.sym 21680 $abc$61454$n4558
.sym 21681 $abc$61454$n4553
.sym 21682 $abc$61454$n4554
.sym 21683 $abc$61454$n4538
.sym 21686 soc.cpu.mem_rdata_latched[6]
.sym 21687 soc.cpu.mem_rdata_latched[4]
.sym 21688 soc.cpu.mem_rdata_latched[5]
.sym 21689 $abc$61454$n8080_1
.sym 21692 soc.cpu.irq_state[0]
.sym 21693 soc.cpu.cpu_state[1]
.sym 21694 $abc$61454$n4744_1
.sym 21695 soc.cpu.latched_rd[0]
.sym 21698 $abc$61454$n4744_1
.sym 21699 soc.cpu.latched_rd[4]
.sym 21700 $abc$61454$n4072
.sym 21701 soc.cpu.decoded_rd[4]
.sym 21704 $abc$61454$n4072
.sym 21705 soc.cpu.decoded_rd[0]
.sym 21706 $abc$61454$n4743
.sym 21707 $false
.sym 21710 $abc$61454$n4744_1
.sym 21711 soc.cpu.latched_rd[2]
.sym 21712 $abc$61454$n4072
.sym 21713 soc.cpu.decoded_rd[2]
.sym 21716 $abc$61454$n4744_1
.sym 21717 soc.cpu.latched_rd[1]
.sym 21718 $abc$61454$n4072
.sym 21719 soc.cpu.decoded_rd[1]
.sym 21720 $abc$61454$n4595
.sym 21721 clk_16mhz$2$2
.sym 21722 $abc$61454$n17$2
.sym 21723 $abc$61454$n4538
.sym 21724 $abc$61454$n4399
.sym 21725 $abc$61454$n1291
.sym 21726 $abc$61454$n4421
.sym 21727 soc.cpu.decoded_rs2[2]
.sym 21729 soc.cpu.decoded_rs2[4]
.sym 21730 soc.cpu.decoded_rs2[0]
.sym 21797 $abc$61454$n4537
.sym 21798 $abc$61454$n4577
.sym 21799 soc.cpu.decoded_rs1[4]
.sym 21800 $abc$61454$n4573
.sym 21803 soc.cpu.mem_rdata_latched[12]
.sym 21804 $abc$61454$n4312
.sym 21805 $false
.sym 21806 $false
.sym 21809 $abc$61454$n8075_1
.sym 21810 soc.cpu.decoded_rs1[3]
.sym 21811 $abc$61454$n4573
.sym 21812 $false
.sym 21815 $abc$61454$n8086
.sym 21816 $abc$61454$n8084_1
.sym 21817 $abc$61454$n4573
.sym 21818 $false
.sym 21821 soc.cpu.decoded_rs1[2]
.sym 21822 soc.cpu.decoded_rs1[3]
.sym 21823 soc.cpu.decoded_rs1[4]
.sym 21824 soc.cpu.decoded_rs1[5]
.sym 21827 soc.cpu.decoded_rs1[0]
.sym 21828 soc.cpu.decoded_rs1[1]
.sym 21829 $abc$61454$n5525
.sym 21830 $false
.sym 21833 $abc$61454$n6423
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21839 $abc$61454$n6421
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $true
.sym 21844 clk_16mhz$2$2
.sym 21845 $false
.sym 21846 $abc$61454$n5025_1
.sym 21847 $abc$61454$n5024_1
.sym 21848 $abc$61454$n5126_1
.sym 21849 $abc$61454$n4750_1
.sym 21850 $abc$61454$n4588
.sym 21851 $abc$61454$n8071
.sym 21853 $abc$61454$n5824
.sym 21920 $abc$61454$n4573
.sym 21921 resetn$2
.sym 21922 $false
.sym 21923 $false
.sym 21926 $abc$61454$n4355_1
.sym 21927 $abc$61454$n4373
.sym 21928 $false
.sym 21929 $false
.sym 21932 soc.cpu.decoded_rs1[2]
.sym 21933 $abc$61454$n4573
.sym 21934 $abc$61454$n4585
.sym 21935 $false
.sym 21938 $abc$61454$n4534
.sym 21939 $abc$61454$n1
.sym 21940 $false
.sym 21941 $false
.sym 21950 $abc$61454$n4474
.sym 21951 soc.cpu.cpu_state[2]
.sym 21952 $false
.sym 21953 $false
.sym 21956 $abc$61454$n4573
.sym 21957 soc.cpu.decoded_rs1[2]
.sym 21958 $abc$61454$n4585
.sym 21959 soc.cpu.latched_rd[2]
.sym 21962 $abc$61454$n5318
.sym 21963 $abc$61454$n5353
.sym 21964 $abc$61454$n5210
.sym 21965 $false
.sym 21966 $abc$61454$n4574
.sym 21967 clk_16mhz$2$2
.sym 21968 $abc$61454$n17$2
.sym 21969 $abc$61454$n5205
.sym 21970 $abc$61454$n5293_1
.sym 21971 $abc$61454$n8072
.sym 21972 $abc$61454$n1826
.sym 21973 soc.cpu.pcpi_div.instr_div
.sym 21974 soc.cpu.pcpi_div.instr_divu
.sym 21975 soc.cpu.pcpi_div.instr_remu
.sym 21976 soc.cpu.pcpi_div.instr_rem
.sym 22043 $abc$61454$n5203_1
.sym 22044 $abc$61454$n5204_1
.sym 22045 $abc$61454$n4314
.sym 22046 $abc$61454$n5198_1
.sym 22049 $abc$61454$n5205
.sym 22050 $abc$61454$n4355_1
.sym 22051 soc.cpu.mem_rdata_latched[12]
.sym 22052 $abc$61454$n4373
.sym 22055 $abc$61454$n4410
.sym 22056 soc.cpu.mem_rdata_latched[12]
.sym 22057 $abc$61454$n5251
.sym 22058 $abc$61454$n5203_1
.sym 22061 soc.cpu.mem_rdata_latched[4]
.sym 22062 $abc$61454$n5240
.sym 22063 $abc$61454$n8134
.sym 22064 $abc$61454$n4312
.sym 22067 $abc$61454$n5267_1
.sym 22068 $abc$61454$n5293_1
.sym 22069 $abc$61454$n5290_1
.sym 22070 $false
.sym 22073 $abc$61454$n5195
.sym 22074 $abc$61454$n5234
.sym 22075 $abc$61454$n8129
.sym 22076 $false
.sym 22079 $abc$61454$n5202
.sym 22080 $abc$61454$n5175
.sym 22081 $abc$61454$n5195
.sym 22082 $abc$61454$n5205
.sym 22085 $abc$61454$n6419
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $true
.sym 22090 clk_16mhz$2$2
.sym 22091 $false
.sym 22092 soc.cpu.cpuregs.wen
.sym 22093 $abc$61454$n5023
.sym 22094 $abc$61454$n5263_1
.sym 22095 $abc$61454$n5261
.sym 22096 $abc$61454$n5298
.sym 22097 $abc$61454$n5055_1
.sym 22098 soc.cpu.mem_rdata_q[17]
.sym 22099 soc.cpu.mem_rdata_q[18]
.sym 22166 $abc$61454$n5240
.sym 22167 $abc$61454$n5147_1
.sym 22168 $false
.sym 22169 $false
.sym 22172 $abc$61454$n4373
.sym 22173 $abc$61454$n5298
.sym 22174 $abc$61454$n5141
.sym 22175 $abc$61454$n5198_1
.sym 22178 soc.cpu.mem_rdata_q[14]
.sym 22179 $abc$61454$n4341
.sym 22180 soc.cpu.mem_xfer
.sym 22181 $false
.sym 22184 soc.cpu.mem_rdata_q[22]
.sym 22185 $abc$61454$n4418
.sym 22186 soc.cpu.mem_xfer
.sym 22187 $false
.sym 22190 $abc$61454$n5267_1
.sym 22191 $abc$61454$n5277
.sym 22192 $abc$61454$n5276_1
.sym 22193 $false
.sym 22196 $abc$61454$n5267_1
.sym 22197 $abc$61454$n5283
.sym 22198 $abc$61454$n5279_1
.sym 22199 $false
.sym 22202 $abc$61454$n8136
.sym 22203 $abc$61454$n5251
.sym 22204 $abc$61454$n8135
.sym 22205 $abc$61454$n5147_1
.sym 22208 $abc$61454$n5297_1
.sym 22209 $abc$61454$n5175
.sym 22210 $abc$61454$n5195
.sym 22211 $abc$61454$n5298
.sym 22212 $true
.sym 22213 clk_16mhz$2$2
.sym 22214 $false
.sym 22215 $abc$61454$n5200_1
.sym 22216 $abc$61454$n4541
.sym 22217 $abc$61454$n4543
.sym 22218 $abc$61454$n4603_1
.sym 22219 $abc$61454$n5299_1
.sym 22220 $abc$61454$n4539
.sym 22221 $abc$61454$n5265
.sym 22222 soc.cpu.mem_rdata_q[19]
.sym 22289 soc.cpu.mem_rdata_q[7]
.sym 22290 soc.cpu.mem_rdata_latched[7]
.sym 22291 $abc$61454$n5208
.sym 22292 soc.cpu.mem_xfer
.sym 22295 soc.cpu.mem_rdata_q[8]
.sym 22296 $abc$61454$n4503
.sym 22297 $abc$61454$n5208
.sym 22298 soc.cpu.mem_xfer
.sym 22301 soc.cpu.mem_rdata_q[15]
.sym 22302 $abc$61454$n4315
.sym 22303 soc.cpu.mem_xfer
.sym 22304 $false
.sym 22307 soc.cpu.mem_rdata_q[21]
.sym 22308 $abc$61454$n4395
.sym 22309 soc.cpu.mem_xfer
.sym 22310 $false
.sym 22313 $abc$61454$n5255
.sym 22314 soc.cpu.mem_rdata_latched[5]
.sym 22315 $abc$61454$n5249_1
.sym 22316 $false
.sym 22319 $abc$61454$n5287_1
.sym 22320 $abc$61454$n5147_1
.sym 22321 $abc$61454$n5285_1
.sym 22322 $false
.sym 22325 soc.cpu.mem_rdata_latched[12]
.sym 22326 $abc$61454$n5147_1
.sym 22327 $abc$61454$n5210
.sym 22328 $abc$61454$n5295
.sym 22331 soc.cpu.mem_rdata_latched[3]
.sym 22332 $abc$61454$n5147_1
.sym 22333 $abc$61454$n5210
.sym 22334 $abc$61454$n5207_1
.sym 22335 $true
.sym 22336 clk_16mhz$2$2
.sym 22337 $false
.sym 22338 $abc$61454$n4551
.sym 22339 $abc$61454$n4536
.sym 22340 $abc$61454$n4356
.sym 22341 soc.cpu.mem_rdata_latched[2]
.sym 22342 $abc$61454$n4550
.sym 22343 $abc$61454$n4149
.sym 22344 $abc$61454$n4534
.sym 22345 $abc$61454$n4355_1
.sym 22412 soc.cpu.mem_rdata_q[23]
.sym 22413 $abc$61454$n4411
.sym 22414 soc.cpu.mem_xfer
.sym 22415 $false
.sym 22418 $abc$61454$n5396
.sym 22419 $abc$61454$n4112
.sym 22420 $false
.sym 22421 $false
.sym 22424 soc.cpu.mem_rdata_q[20]
.sym 22425 $abc$61454$n4425
.sym 22426 soc.cpu.mem_xfer
.sym 22427 $false
.sym 22430 $abc$61454$n4578
.sym 22431 $abc$61454$n1
.sym 22432 $false
.sym 22433 $false
.sym 22436 soc.cpu.mem_do_rinst
.sym 22437 soc.cpu.mem_do_prefetch
.sym 22438 $abc$61454$n4022
.sym 22439 $false
.sym 22442 $abc$61454$n4072
.sym 22443 $abc$61454$n4112
.sym 22444 $abc$61454$n4601
.sym 22445 $false
.sym 22448 $abc$61454$n5286
.sym 22449 $abc$61454$n5267_1
.sym 22450 $abc$61454$n5260
.sym 22451 $false
.sym 22454 soc.cpu.instr_jalr
.sym 22455 soc.cpu.instr_retirq
.sym 22456 $false
.sym 22457 $false
.sym 22458 $abc$61454$n4627
.sym 22459 clk_16mhz$2$2
.sym 22460 $abc$61454$n4601
.sym 22461 $abc$61454$n4411
.sym 22462 $abc$61454$n4427
.sym 22463 $abc$61454$n4206
.sym 22464 $abc$61454$n4425
.sym 22465 soc.cpu.mem_rdata_latched[7]
.sym 22466 $abc$61454$n4212
.sym 22467 soc.cpu.mem_rdata_latched[4]
.sym 22468 soc.cpu.mem_16bit_buffer[2]
.sym 22535 soc.cpu.mem_rdata_q[25]
.sym 22536 soc.cpu.mem_rdata[25]
.sym 22537 soc.cpu.mem_la_secondword
.sym 22538 $abc$61454$n8079_1
.sym 22541 soc.cpu.mem_rdata_q[9]
.sym 22542 $abc$61454$n8078_1
.sym 22543 soc.cpu.mem_la_secondword
.sym 22544 soc.cpu.mem_xfer
.sym 22547 soc.cpu.mem_rdata_q[9]
.sym 22548 $abc$61454$n8078_1
.sym 22549 $abc$61454$n3954
.sym 22550 soc.cpu.mem_xfer
.sym 22553 soc.cpu.decoder_trigger
.sym 22554 $abc$61454$n4466
.sym 22555 $abc$61454$n5381
.sym 22556 $false
.sym 22559 soc.cpu.mem_rdata_q[25]
.sym 22560 soc.cpu.mem_rdata[25]
.sym 22561 soc.cpu.mem_xfer
.sym 22562 $abc$61454$n3954
.sym 22565 $abc$61454$n4514
.sym 22566 $abc$61454$n4508
.sym 22567 soc.cpu.mem_16bit_buffer[9]
.sym 22568 $abc$61454$n3991
.sym 22571 $abc$61454$n4699
.sym 22572 soc.cpu.decoder_trigger
.sym 22573 soc.cpu.instr_jal
.sym 22574 $false
.sym 22577 soc.cpu.mem_rdata[25]
.sym 22578 $false
.sym 22579 $false
.sym 22580 $false
.sym 22581 $abc$61454$n4530
.sym 22582 clk_16mhz$2$2
.sym 22583 $false
.sym 22585 $auto$alumacc.cc:474:replace_alu$7519.C[1]
.sym 22586 $auto$alumacc.cc:474:replace_alu$7519.C[2]
.sym 22587 $abc$61454$n9285
.sym 22588 $abc$61454$n7
.sym 22589 $abc$61454$n6750_1
.sym 22590 soc.cpu.mem_16bit_buffer[4]
.sym 22591 soc.cpu.mem_16bit_buffer[11]
.sym 22658 soc.cpu.latched_store
.sym 22659 $abc$61454$n4460
.sym 22660 soc.cpu.cpu_state[2]
.sym 22661 $abc$61454$n7058
.sym 22664 soc.cpu.mem_rdata_q[21]
.sym 22665 soc.cpu.mem_rdata[21]
.sym 22666 soc.cpu.mem_xfer
.sym 22667 $abc$61454$n3954
.sym 22670 soc.cpu.mem_rdata_q[21]
.sym 22671 soc.cpu.mem_rdata[21]
.sym 22672 soc.cpu.mem_xfer
.sym 22673 $false
.sym 22676 $abc$61454$n5383
.sym 22677 $abc$61454$n4466
.sym 22678 $false
.sym 22679 $false
.sym 22682 $abc$61454$n4181
.sym 22683 $abc$61454$n4172
.sym 22684 soc.cpu.mem_16bit_buffer[5]
.sym 22685 $abc$61454$n3991
.sym 22688 $abc$61454$n4397_1
.sym 22689 $abc$61454$n4172
.sym 22690 soc.cpu.mem_la_secondword
.sym 22691 $false
.sym 22694 $abc$61454$n5383
.sym 22695 $abc$61454$n4466
.sym 22696 $false
.sym 22697 $false
.sym 22700 $abc$61454$n5396
.sym 22701 $abc$61454$n4072
.sym 22702 $abc$61454$n4700
.sym 22703 $abc$61454$n7057_1
.sym 22704 $true
.sym 22705 clk_16mhz$2$2
.sym 22706 $abc$61454$n17$2
.sym 22707 $abc$61454$n4109
.sym 22708 $abc$61454$n4666
.sym 22709 $abc$61454$n9282
.sym 22710 $abc$61454$n4044
.sym 22711 $abc$61454$n9279
.sym 22712 $abc$61454$n4474
.sym 22713 $abc$61454$n4108
.sym 22714 soc.cpu.pcpi_valid
.sym 22781 $abc$61454$n4030
.sym 22782 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22783 $abc$61454$n4038
.sym 22784 soc.cpu.cpu_state[3]
.sym 22787 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22788 $abc$61454$n4038
.sym 22789 soc.cpu.cpu_state[3]
.sym 22790 resetn$2
.sym 22793 $abc$61454$n4036
.sym 22794 resetn$2
.sym 22795 $false
.sym 22796 $false
.sym 22799 $abc$61454$n4033
.sym 22800 resetn$2
.sym 22801 $abc$61454$n4036
.sym 22802 $false
.sym 22805 $abc$61454$n4033
.sym 22806 $abc$61454$n4036
.sym 22807 $abc$61454$n4037
.sym 22808 $false
.sym 22811 $abc$61454$n4044
.sym 22812 $abc$61454$n4040
.sym 22813 $abc$61454$n4042
.sym 22814 $abc$61454$n4043
.sym 22817 $abc$61454$n4481
.sym 22818 $abc$61454$n4022
.sym 22819 $abc$61454$n4454
.sym 22820 $abc$61454$n8068_1
.sym 22823 $abc$61454$n4072
.sym 22824 $abc$61454$n4112
.sym 22825 $abc$61454$n4108
.sym 22826 $abc$61454$n4030
.sym 22827 $true
.sym 22828 clk_16mhz$2$2
.sym 22829 $false
.sym 22830 $abc$61454$n4035
.sym 22831 $abc$61454$n6497
.sym 22832 $abc$61454$n4450
.sym 22833 $abc$61454$n4034
.sym 22834 gpio[20]
.sym 22835 gpio[16]
.sym 22836 gpio[22]
.sym 22837 gpio[19]
.sym 22904 soc.cpu.irq_active
.sym 22905 soc.cpu.irq_mask[2]
.sym 22906 $false
.sym 22907 $false
.sym 22910 $abc$61454$n4040
.sym 22911 $abc$61454$n4035
.sym 22912 $abc$61454$n4037
.sym 22913 $false
.sym 22916 soc.cpu.irq_mask[2]
.sym 22917 soc.cpu.irq_state[1]
.sym 22918 soc.cpu.cpu_state[1]
.sym 22919 soc.cpu.irq_pending[2]
.sym 22922 $abc$61454$n4452
.sym 22923 $abc$61454$n4037
.sym 22924 $false
.sym 22925 $false
.sym 22928 $abc$61454$n4034
.sym 22929 $abc$61454$n4040
.sym 22930 $abc$61454$n4033
.sym 22931 $false
.sym 22934 $abc$61454$n4033
.sym 22935 resetn$2
.sym 22936 $abc$61454$n4034
.sym 22937 $false
.sym 22940 resetn$2
.sym 22941 $abc$61454$n5629
.sym 22942 $abc$61454$n4471
.sym 22943 $false
.sym 22946 $abc$61454$n4452
.sym 22947 $abc$61454$n4449
.sym 22948 $abc$61454$n4030
.sym 22949 $false
.sym 22950 $true
.sym 22951 clk_16mhz$2$2
.sym 22952 $false
.sym 22960 iomem_rdata[22]
.sym 23027 $abc$61454$n4451
.sym 23028 $abc$61454$n4450
.sym 23029 soc.cpu.cpu_state[0]
.sym 23030 $false
.sym 23039 soc.cpu.irq_mask[1]
.sym 23040 soc.cpu.irq_active
.sym 23041 $abc$61454$n4111
.sym 23042 soc.cpu.cpu_state[2]
.sym 23045 soc.cpu.mem_addr[31]
.sym 23046 $false
.sym 23047 $false
.sym 23048 $false
.sym 23051 $abc$61454$n4111
.sym 23052 soc.cpu.irq_active
.sym 23053 soc.cpu.irq_mask[1]
.sym 23054 $abc$61454$n4450
.sym 23069 soc.cpu.mem_rdata[21]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$61454$n4530
.sym 23074 clk_16mhz$2$2
.sym 23075 $false
.sym 23076 soc.cpu.mem_wdata[14]
.sym 23077 soc.cpu.mem_wdata[19]
.sym 23079 soc.cpu.mem_wdata[16]
.sym 23080 soc.cpu.mem_wdata[22]
.sym 23081 soc.cpu.mem_wdata[20]
.sym 23082 soc.cpu.mem_wdata[23]
.sym 23083 soc.cpu.mem_wdata[21]
.sym 23150 soc.cpu.mem_wdata[19]
.sym 23151 $false
.sym 23152 $false
.sym 23153 $false
.sym 23156 soc.cpu.mem_wdata[18]
.sym 23157 $false
.sym 23158 $false
.sym 23159 $false
.sym 23192 soc.cpu.mem_wdata[20]
.sym 23193 $false
.sym 23194 $false
.sym 23195 $false
.sym 23196 $abc$61454$n4707
.sym 23197 clk_16mhz$2$2
.sym 23198 $abc$61454$n17$2
.sym 23200 $abc$61454$n7156_1
.sym 23201 soc.simpleuart.recv_buf_data[2]
.sym 23204 soc.simpleuart.recv_buf_data[1]
.sym 23205 soc.simpleuart.recv_buf_data[7]
.sym 23273 gpio[14]
.sym 23274 $false
.sym 23275 $false
.sym 23276 $false
.sym 23279 gpio[18]
.sym 23280 $false
.sym 23281 $false
.sym 23282 $false
.sym 23319 $abc$61454$n4811
.sym 23320 clk_16mhz$2$2
.sym 23321 $abc$61454$n4813
.sym 23322 soc.cpu.pcpi_mul.rs1[28]
.sym 23325 soc.cpu.pcpi_mul.rs1[14]
.sym 23326 soc.cpu.pcpi_mul.rs1[12]
.sym 23327 soc.cpu.pcpi_mul.rs1[30]
.sym 23328 soc.cpu.pcpi_mul.rs1[29]
.sym 23329 soc.cpu.pcpi_mul.rs1[13]
.sym 23402 soc.cpu.pcpi_mul.rs1[35]
.sym 23403 $abc$61454$n8778
.sym 23404 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23405 $false
.sym 23414 soc.cpu.pcpi_mul.rs1[36]
.sym 23415 $abc$61454$n8778
.sym 23416 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23417 $false
.sym 23420 soc.cpu.pcpi_mul.rs1[33]
.sym 23421 $abc$61454$n8778
.sym 23422 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23423 $false
.sym 23432 soc.cpu.pcpi_mul.rs1[34]
.sym 23433 $abc$61454$n8778
.sym 23434 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23435 $false
.sym 23438 soc.cpu.pcpi_mul.rs1[32]
.sym 23439 soc.cpu.reg_op1[31]
.sym 23440 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23441 $false
.sym 23442 resetn$2
.sym 23443 clk_16mhz$2$2
.sym 23444 $false
.sym 23445 soc.simpleuart.recv_pattern[3]
.sym 23447 soc.simpleuart.recv_pattern[2]
.sym 23448 soc.simpleuart.recv_pattern[4]
.sym 23449 soc.simpleuart.recv_pattern[6]
.sym 23450 soc.simpleuart.recv_pattern[0]
.sym 23451 soc.simpleuart.recv_pattern[5]
.sym 23452 soc.simpleuart.recv_pattern[1]
.sym 23519 soc.cpu.pcpi_mul.rs1[43]
.sym 23520 $abc$61454$n8778
.sym 23521 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23522 $false
.sym 23525 soc.cpu.pcpi_mul.rs1[38]
.sym 23526 $abc$61454$n8778
.sym 23527 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23528 $false
.sym 23531 soc.cpu.pcpi_mul.rs1[42]
.sym 23532 $abc$61454$n8778
.sym 23533 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23534 $false
.sym 23537 soc.cpu.pcpi_mul.rs1[39]
.sym 23538 $abc$61454$n8778
.sym 23539 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23540 $false
.sym 23543 soc.cpu.pcpi_mul.rs1[41]
.sym 23544 $abc$61454$n8778
.sym 23545 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23546 $false
.sym 23549 soc.cpu.pcpi_mul.rs1[40]
.sym 23550 $abc$61454$n8778
.sym 23551 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23552 $false
.sym 23555 soc.cpu.pcpi_mul.rs1[37]
.sym 23556 $abc$61454$n8778
.sym 23557 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23558 $false
.sym 23561 soc.cpu.pcpi_mul.rs1[44]
.sym 23562 $abc$61454$n8778
.sym 23563 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23564 $false
.sym 23565 resetn$2
.sym 23566 clk_16mhz$2$2
.sym 23567 $false
.sym 23570 soc.cpu.pcpi_mul.rs2[29]
.sym 23574 soc.cpu.pcpi_mul.rs2[30]
.sym 23575 soc.cpu.pcpi_mul.rs2[10]
.sym 23642 soc.cpu.pcpi_mul.rs1[55]
.sym 23643 $abc$61454$n8778
.sym 23644 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23645 $false
.sym 23654 soc.cpu.pcpi_mul.rs1[54]
.sym 23655 $abc$61454$n8778
.sym 23656 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23657 $false
.sym 23660 soc.cpu.pcpi_mul.rs1[56]
.sym 23661 $abc$61454$n8778
.sym 23662 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23663 $false
.sym 23666 soc.cpu.pcpi_mul.rs1[58]
.sym 23667 $abc$61454$n8778
.sym 23668 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23669 $false
.sym 23684 soc.cpu.pcpi_mul.rs1[53]
.sym 23685 $abc$61454$n8778
.sym 23686 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23687 $false
.sym 23688 resetn$2
.sym 23689 clk_16mhz$2$2
.sym 23690 $false
.sym 23693 soc.cpu.pcpi_mul.rs2[11]
.sym 23695 soc.cpu.pcpi_mul.rs2[12]
.sym 23696 soc.cpu.pcpi_mul.rdx[3]
.sym 23771 soc.cpu.pcpi_mul.rd[30]
.sym 23772 soc.cpu.pcpi_mul.rdx[30]
.sym 23773 soc.cpu.pcpi_mul.rs1[0]
.sym 23774 soc.cpu.pcpi_mul.rs2[30]
.sym 23783 soc.cpu.pcpi_mul.rs2[30]
.sym 23784 soc.cpu.pcpi_mul.rs1[0]
.sym 23785 soc.cpu.pcpi_mul.rd[30]
.sym 23786 soc.cpu.pcpi_mul.rdx[30]
.sym 23789 soc.cpu.count_instr[55]
.sym 23790 $abc$61454$n7352
.sym 23791 $abc$61454$n4060
.sym 23792 soc.cpu.instr_rdinstrh
.sym 23807 $false
.sym 23808 $false
.sym 23809 $false
.sym 23810 $false
.sym 23811 resetn$2
.sym 23812 clk_16mhz$2$2
.sym 23813 $false
.sym 23814 $abc$61454$n11070
.sym 23815 $abc$61454$n10197
.sym 23817 $abc$61454$n11040
.sym 23818 soc.cpu.pcpi_mul.rdx[11]
.sym 23820 soc.cpu.pcpi_mul.rdx[29]
.sym 23821 soc.cpu.pcpi_mul.rdx[10]
.sym 23850 $false
.sym 23887 $auto$maccmap.cc:240:synth$11241.C[2]
.sym 23889 $abc$61454$n10197
.sym 23890 $abc$61454$n10199
.sym 23893 $auto$maccmap.cc:240:synth$11241.C[3]
.sym 23894 $false
.sym 23895 $abc$61454$n11051
.sym 23896 $abc$61454$n11040
.sym 23897 $auto$maccmap.cc:240:synth$11241.C[2]
.sym 23899 $auto$maccmap.cc:240:synth$11241.C[4]
.sym 23900 $false
.sym 23901 $abc$61454$n11053
.sym 23902 $abc$61454$n11043
.sym 23903 $auto$maccmap.cc:240:synth$11241.C[3]
.sym 23906 $false
.sym 23907 $false
.sym 23908 $abc$61454$n11046
.sym 23909 $auto$maccmap.cc:240:synth$11241.C[4]
.sym 23918 $false
.sym 23919 $abc$61454$n11070
.sym 23920 $false
.sym 23921 $false
.sym 23930 $abc$61454$n10197
.sym 23931 $abc$61454$n10199
.sym 23932 $false
.sym 23933 $false
.sym 23934 resetn$2
.sym 23935 clk_16mhz$2$2
.sym 23936 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23937 $abc$61454$n11202
.sym 23940 $abc$61454$n11204
.sym 23941 $abc$61454$n11194
.sym 23942 $abc$61454$n11197
.sym 23944 soc.simpleuart.recv_pattern[7]
.sym 24011 soc.cpu.pcpi_mul.rd[31]
.sym 24012 soc.cpu.pcpi_mul.rdx[31]
.sym 24013 soc.cpu.pcpi_mul.rs1[0]
.sym 24014 soc.cpu.pcpi_mul.rs2[31]
.sym 24017 soc.cpu.pcpi_mul.rs2[31]
.sym 24018 soc.cpu.pcpi_mul.rs1[0]
.sym 24019 soc.cpu.pcpi_mul.rd[31]
.sym 24020 soc.cpu.pcpi_mul.rdx[31]
.sym 24029 soc.cpu.pcpi_mul.rs1[52]
.sym 24030 $abc$61454$n8778
.sym 24031 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24032 $false
.sym 24035 $false
.sym 24036 $false
.sym 24037 $false
.sym 24038 $false
.sym 24041 soc.cpu.pcpi_mul.rs1[51]
.sym 24042 $abc$61454$n8778
.sym 24043 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24044 $false
.sym 24047 soc.cpu.pcpi_mul.rs1[50]
.sym 24048 $abc$61454$n8778
.sym 24049 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24050 $false
.sym 24053 soc.cpu.pcpi_mul.rs2[30]
.sym 24054 soc.cpu.reg_op2[31]
.sym 24055 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24056 $false
.sym 24057 resetn$2
.sym 24058 clk_16mhz$2$2
.sym 24059 $false
.sym 24060 $abc$61454$n10223
.sym 24065 $abc$61454$n11089
.sym 24066 soc.cpu.pcpi_mul.rd[60]
.sym 24134 soc.cpu.pcpi_mul.rs1[45]
.sym 24135 $abc$61454$n8778
.sym 24136 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24137 $false
.sym 24140 soc.cpu.pcpi_mul.rs1[63]
.sym 24141 $abc$61454$n8778
.sym 24142 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24143 $false
.sym 24146 soc.cpu.pcpi_mul.rs1[60]
.sym 24147 $abc$61454$n8778
.sym 24148 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24149 $false
.sym 24152 soc.cpu.pcpi_mul.rs1[62]
.sym 24153 $abc$61454$n8778
.sym 24154 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24155 $false
.sym 24158 soc.cpu.pcpi_mul.rs1[59]
.sym 24159 $abc$61454$n8778
.sym 24160 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24161 $false
.sym 24176 soc.cpu.pcpi_mul.rs1[61]
.sym 24177 $abc$61454$n8778
.sym 24178 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24179 $false
.sym 24180 resetn$2
.sym 24181 clk_16mhz$2$2
.sym 24182 $false
.sym 24184 soc.cpu.pcpi_mul.rd[58]
.sym 24185 soc.cpu.pcpi_mul.rd[59]
.sym 24186 soc.cpu.pcpi_mul.rdx[60]
.sym 24263 soc.cpu.pcpi_mul.rd[59]
.sym 24264 soc.cpu.pcpi_mul.rdx[59]
.sym 24265 soc.cpu.pcpi_mul.rs1[0]
.sym 24266 soc.cpu.pcpi_mul.rs2[59]
.sym 24269 soc.cpu.pcpi_mul.rs2[59]
.sym 24270 soc.cpu.pcpi_mul.rs1[0]
.sym 24271 soc.cpu.pcpi_mul.rd[59]
.sym 24272 soc.cpu.pcpi_mul.rdx[59]
.sym 24275 $false
.sym 24276 $false
.sym 24277 $false
.sym 24278 $false
.sym 24281 soc.cpu.pcpi_mul.rs1[47]
.sym 24282 $abc$61454$n8778
.sym 24283 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24284 $false
.sym 24287 soc.cpu.pcpi_mul.rs1[48]
.sym 24288 $abc$61454$n8778
.sym 24289 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24290 $false
.sym 24293 soc.cpu.pcpi_mul.rs1[46]
.sym 24294 $abc$61454$n8778
.sym 24295 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24296 $false
.sym 24299 soc.cpu.pcpi_mul.rs1[49]
.sym 24300 $abc$61454$n8778
.sym 24301 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24302 $false
.sym 24303 resetn$2
.sym 24304 clk_16mhz$2$2
.sym 24305 $false
.sym 24310 $abc$61454$n11172
.sym 24311 $abc$61454$n11180
.sym 24312 soc.cpu.pcpi_mul.rdx[58]
.sym 24477 user_led$2
.sym 24531 $abc$61454$n8681
.sym 24532 $abc$61454$n8682
.sym 24533 $abc$61454$n8683
.sym 24534 $abc$61454$n8684
.sym 24535 $abc$61454$n8685
.sym 24536 $abc$61454$n8686
.sym 24566 $true
.sym 24603 $auto$alumacc.cc:474:replace_alu$7440.C[1]
.sym 24605 soc.cpu.reg_op2[0]
.sym 24606 $abc$61454$n10469
.sym 24609 $auto$alumacc.cc:474:replace_alu$7440.C[2]
.sym 24611 soc.cpu.reg_op2[1]
.sym 24612 $abc$61454$n10186
.sym 24615 $auto$alumacc.cc:474:replace_alu$7440.C[3]
.sym 24617 soc.cpu.reg_op2[2]
.sym 24618 $abc$61454$n10470
.sym 24621 $auto$alumacc.cc:474:replace_alu$7440.C[4]
.sym 24623 soc.cpu.reg_op2[3]
.sym 24624 $abc$61454$n10471
.sym 24627 $auto$alumacc.cc:474:replace_alu$7440.C[5]
.sym 24629 soc.cpu.reg_op2[4]
.sym 24630 $abc$61454$n10472
.sym 24633 $auto$alumacc.cc:474:replace_alu$7440.C[6]
.sym 24635 soc.cpu.reg_op2[5]
.sym 24636 $abc$61454$n10473
.sym 24639 $auto$alumacc.cc:474:replace_alu$7440.C[7]
.sym 24641 soc.cpu.reg_op2[6]
.sym 24642 $abc$61454$n10474
.sym 24645 $auto$alumacc.cc:474:replace_alu$7440.C[8]
.sym 24647 soc.cpu.reg_op2[7]
.sym 24648 $abc$61454$n10475
.sym 24657 $abc$61454$n8687
.sym 24658 $abc$61454$n8688
.sym 24659 $abc$61454$n8689
.sym 24660 $abc$61454$n8690
.sym 24661 $abc$61454$n8691
.sym 24662 $abc$61454$n8692
.sym 24663 $abc$61454$n8693
.sym 24664 $abc$61454$n8694
.sym 24729 $auto$alumacc.cc:474:replace_alu$7440.C[8]
.sym 24766 $auto$alumacc.cc:474:replace_alu$7440.C[9]
.sym 24768 soc.cpu.reg_op2[8]
.sym 24769 $abc$61454$n10476
.sym 24772 $auto$alumacc.cc:474:replace_alu$7440.C[10]
.sym 24774 soc.cpu.reg_op2[9]
.sym 24775 $abc$61454$n10477
.sym 24778 $auto$alumacc.cc:474:replace_alu$7440.C[11]
.sym 24780 soc.cpu.reg_op2[10]
.sym 24781 $abc$61454$n10478
.sym 24784 $auto$alumacc.cc:474:replace_alu$7440.C[12]
.sym 24786 soc.cpu.reg_op2[11]
.sym 24787 $abc$61454$n10479
.sym 24790 $auto$alumacc.cc:474:replace_alu$7440.C[13]
.sym 24792 soc.cpu.reg_op2[12]
.sym 24793 $abc$61454$n10480
.sym 24796 $auto$alumacc.cc:474:replace_alu$7440.C[14]
.sym 24798 soc.cpu.reg_op2[13]
.sym 24799 $abc$61454$n10481
.sym 24802 $auto$alumacc.cc:474:replace_alu$7440.C[15]
.sym 24804 soc.cpu.reg_op2[14]
.sym 24805 $abc$61454$n10482
.sym 24808 $auto$alumacc.cc:474:replace_alu$7440.C[16]
.sym 24810 soc.cpu.reg_op2[15]
.sym 24811 $abc$61454$n10483
.sym 24816 $abc$61454$n8695
.sym 24817 $abc$61454$n8696
.sym 24818 $abc$61454$n8697
.sym 24819 $abc$61454$n8698
.sym 24820 $abc$61454$n8699
.sym 24821 $abc$61454$n8700
.sym 24822 $abc$61454$n8701
.sym 24823 $abc$61454$n8702
.sym 24852 $auto$alumacc.cc:474:replace_alu$7440.C[16]
.sym 24889 $auto$alumacc.cc:474:replace_alu$7440.C[17]
.sym 24891 soc.cpu.reg_op2[16]
.sym 24892 $abc$61454$n10484
.sym 24895 $auto$alumacc.cc:474:replace_alu$7440.C[18]
.sym 24897 soc.cpu.reg_op2[17]
.sym 24898 $abc$61454$n10485
.sym 24901 $auto$alumacc.cc:474:replace_alu$7440.C[19]
.sym 24903 soc.cpu.reg_op2[18]
.sym 24904 $abc$61454$n10486
.sym 24907 $auto$alumacc.cc:474:replace_alu$7440.C[20]
.sym 24909 soc.cpu.reg_op2[19]
.sym 24910 $abc$61454$n10487
.sym 24913 $auto$alumacc.cc:474:replace_alu$7440.C[21]
.sym 24915 soc.cpu.reg_op2[20]
.sym 24916 $abc$61454$n10488
.sym 24919 $auto$alumacc.cc:474:replace_alu$7440.C[22]
.sym 24921 soc.cpu.reg_op2[21]
.sym 24922 $abc$61454$n10489
.sym 24925 $auto$alumacc.cc:474:replace_alu$7440.C[23]
.sym 24927 soc.cpu.reg_op2[22]
.sym 24928 $abc$61454$n10490
.sym 24931 $auto$alumacc.cc:474:replace_alu$7440.C[24]
.sym 24933 soc.cpu.reg_op2[23]
.sym 24934 $abc$61454$n10491
.sym 24939 $abc$61454$n8703
.sym 24940 $abc$61454$n8704
.sym 24941 $abc$61454$n8705
.sym 24942 $abc$61454$n8706
.sym 24943 $abc$61454$n8707
.sym 24944 $abc$61454$n8708
.sym 24945 $abc$61454$n8709
.sym 24946 $abc$61454$n8710
.sym 24975 $auto$alumacc.cc:474:replace_alu$7440.C[24]
.sym 25012 $auto$alumacc.cc:474:replace_alu$7440.C[25]
.sym 25014 soc.cpu.reg_op2[24]
.sym 25015 $abc$61454$n10492
.sym 25018 $auto$alumacc.cc:474:replace_alu$7440.C[26]
.sym 25020 soc.cpu.reg_op2[25]
.sym 25021 $abc$61454$n10493
.sym 25024 $auto$alumacc.cc:474:replace_alu$7440.C[27]
.sym 25026 soc.cpu.reg_op2[26]
.sym 25027 $abc$61454$n10494
.sym 25030 $auto$alumacc.cc:474:replace_alu$7440.C[28]
.sym 25032 soc.cpu.reg_op2[27]
.sym 25033 $abc$61454$n10495
.sym 25036 $auto$alumacc.cc:474:replace_alu$7440.C[29]
.sym 25038 soc.cpu.reg_op2[28]
.sym 25039 $abc$61454$n10496
.sym 25042 $auto$alumacc.cc:474:replace_alu$7440.C[30]
.sym 25044 soc.cpu.reg_op2[29]
.sym 25045 $abc$61454$n10497
.sym 25048 $abc$61454$n10629$2
.sym 25050 soc.cpu.reg_op2[30]
.sym 25051 $abc$61454$n10498
.sym 25054 $abc$61454$n10628$2
.sym 25056 soc.cpu.reg_op2[31]
.sym 25057 $abc$61454$n10347
.sym 25058 $abc$61454$n10629$2
.sym 25062 $abc$61454$n8679
.sym 25063 $abc$61454$n5784
.sym 25064 $abc$61454$n10491
.sym 25065 $abc$61454$n10495
.sym 25066 $abc$61454$n10492
.sym 25067 $abc$61454$n5822_1
.sym 25068 $abc$61454$n10488
.sym 25069 $abc$61454$n6892
.sym 25139 $abc$61454$n10628$2
.sym 25142 soc.cpu.reg_op1[0]
.sym 25143 $false
.sym 25144 $false
.sym 25145 $false
.sym 25148 $abc$61454$n4703_1
.sym 25149 $abc$61454$n10628
.sym 25150 $abc$61454$n10629
.sym 25151 $abc$61454$n10631
.sym 25154 soc.cpu.reg_op1[30]
.sym 25155 $false
.sym 25156 $false
.sym 25157 $false
.sym 25160 soc.cpu.instr_jal
.sym 25161 soc.cpu.instr_lui
.sym 25162 soc.cpu.instr_auipc
.sym 25163 $false
.sym 25166 $abc$61454$n1171
.sym 25167 $abc$61454$n4009
.sym 25168 $false
.sym 25169 $false
.sym 25172 $false
.sym 25173 soc.cpu.reg_op2[31]
.sym 25174 $abc$61454$n10347
.sym 25175 $abc$61454$n10629
.sym 25178 soc.cpu.reg_op1[25]
.sym 25179 $false
.sym 25180 $false
.sym 25181 $false
.sym 25185 $abc$61454$n4620
.sym 25186 $abc$61454$n5796
.sym 25187 $abc$61454$n5808
.sym 25188 $abc$61454$n4648
.sym 25189 $abc$61454$n6988_1
.sym 25190 $abc$61454$n6968_1
.sym 25191 $abc$61454$n5834
.sym 25192 soc.cpu.reg_op1[28]
.sym 25259 soc.cpu.instr_lui
.sym 25260 soc.cpu.instr_auipc
.sym 25261 $abc$61454$n4009
.sym 25262 soc.cpu.mem_rdata_q[31]
.sym 25265 soc.cpu.instr_lui
.sym 25266 soc.cpu.instr_auipc
.sym 25267 soc.cpu.mem_rdata_q[24]
.sym 25268 $abc$61454$n4632
.sym 25271 soc.cpu.instr_jal
.sym 25272 soc.cpu.decoded_imm_uj[2]
.sym 25273 $abc$61454$n4010
.sym 25274 soc.cpu.mem_rdata_q[22]
.sym 25277 soc.cpu.decoded_imm_uj[24]
.sym 25278 soc.cpu.instr_jal
.sym 25279 $abc$61454$n4630
.sym 25280 $abc$61454$n4656_1
.sym 25283 soc.cpu.instr_jal
.sym 25284 soc.cpu.decoded_imm_uj[1]
.sym 25285 $abc$61454$n4612_1
.sym 25286 $false
.sym 25289 soc.cpu.instr_jal
.sym 25290 soc.cpu.decoded_imm_uj[31]
.sym 25291 $abc$61454$n4670_1
.sym 25292 $false
.sym 25295 soc.cpu.is_sb_sh_sw
.sym 25296 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25297 soc.cpu.mem_rdata_q[9]
.sym 25298 $abc$61454$n4615
.sym 25301 soc.cpu.instr_jal
.sym 25302 soc.cpu.decoded_imm_uj[3]
.sym 25303 $abc$61454$n4617
.sym 25304 $false
.sym 25305 $abc$61454$n4575$2
.sym 25306 clk_16mhz$2$2
.sym 25307 $abc$61454$n5
.sym 25308 $abc$61454$n4644
.sym 25309 $abc$61454$n4640
.sym 25310 $abc$61454$n4646
.sym 25311 soc.cpu.decoded_imm[18]
.sym 25312 soc.cpu.decoded_imm[7]
.sym 25313 soc.cpu.decoded_imm[10]
.sym 25314 soc.cpu.decoded_imm[26]
.sym 25315 soc.cpu.decoded_imm[23]
.sym 25382 $abc$61454$n4010
.sym 25383 soc.cpu.mem_rdata_q[31]
.sym 25384 $false
.sym 25385 $false
.sym 25388 soc.cpu.instr_lui
.sym 25389 soc.cpu.instr_auipc
.sym 25390 soc.cpu.mem_rdata_q[23]
.sym 25391 $abc$61454$n4632
.sym 25394 soc.cpu.is_sb_sh_sw
.sym 25395 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25396 $abc$61454$n4010
.sym 25397 $false
.sym 25400 soc.cpu.instr_lui
.sym 25401 soc.cpu.instr_auipc
.sym 25402 soc.cpu.mem_rdata_q[26]
.sym 25403 $abc$61454$n4632
.sym 25406 soc.cpu.mem_rdata_q[23]
.sym 25407 $abc$61454$n4010
.sym 25408 $abc$61454$n4618
.sym 25409 $false
.sym 25412 $abc$61454$n6417
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25418 $abc$61454$n6338
.sym 25419 $false
.sym 25420 $false
.sym 25421 $false
.sym 25424 $abc$61454$n6342
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 $true
.sym 25429 clk_16mhz$2$2
.sym 25430 $false
.sym 25431 $abc$61454$n6969_1
.sym 25432 $abc$61454$n7000_1
.sym 25433 soc.cpu.reg_op2[4]
.sym 25434 soc.cpu.reg_op2[7]
.sym 25435 soc.cpu.reg_op2[1]
.sym 25436 soc.cpu.reg_op2[6]
.sym 25437 soc.cpu.reg_op2[3]
.sym 25438 soc.cpu.reg_op2[9]
.sym 25505 soc.cpu.decoded_rs2[2]
.sym 25506 soc.cpu.decoded_rs2[3]
.sym 25507 soc.cpu.decoded_rs2[4]
.sym 25508 soc.cpu.decoded_rs2[5]
.sym 25511 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25512 soc.cpu.is_sb_sh_sw
.sym 25513 soc.cpu.mem_rdata_q[10]
.sym 25514 $false
.sym 25517 soc.cpu.decoded_rs2[1]
.sym 25518 soc.cpu.is_slli_srli_srai
.sym 25519 $abc$61454$n6988_1
.sym 25520 soc.cpu.decoded_imm[1]
.sym 25523 soc.cpu.decoded_rs2[3]
.sym 25524 soc.cpu.is_slli_srli_srai
.sym 25525 $abc$61454$n6988_1
.sym 25526 soc.cpu.decoded_imm[3]
.sym 25529 soc.cpu.mem_rdata_latched[12]
.sym 25530 $abc$61454$n5299_1
.sym 25531 $abc$61454$n1
.sym 25532 $false
.sym 25535 soc.cpu.decoded_rs2[2]
.sym 25536 soc.cpu.is_slli_srli_srai
.sym 25537 $abc$61454$n6988_1
.sym 25538 soc.cpu.decoded_imm[2]
.sym 25541 resetn$2
.sym 25542 soc.cpu.cpu_state[2]
.sym 25543 $false
.sym 25544 $false
.sym 25547 $abc$61454$n6993
.sym 25548 $abc$61454$n6994_1
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$61454$n4637
.sym 25552 clk_16mhz$2$2
.sym 25553 $false
.sym 25554 $abc$61454$n6990
.sym 25555 soc.cpu.reg_op2[18]
.sym 25556 soc.cpu.reg_op2[16]
.sym 25557 soc.cpu.reg_op2[26]
.sym 25558 soc.cpu.reg_op2[12]
.sym 25559 soc.cpu.reg_op2[24]
.sym 25560 soc.cpu.reg_op2[23]
.sym 25561 soc.cpu.reg_op2[21]
.sym 25628 soc.cpu.decoded_rs2[0]
.sym 25629 soc.cpu.decoded_rs2[1]
.sym 25630 $abc$61454$n6986
.sym 25631 $abc$61454$n4066
.sym 25634 soc.cpu.decoded_rs2[1]
.sym 25635 $abc$61454$n4309
.sym 25636 $abc$61454$n4573
.sym 25637 $false
.sym 25640 soc.cpu.mem_rdata_latched[7]
.sym 25641 $abc$61454$n4558
.sym 25642 $abc$61454$n1
.sym 25643 $false
.sym 25646 $abc$61454$n4373
.sym 25647 $abc$61454$n5200_1
.sym 25648 $abc$61454$n1
.sym 25649 $false
.sym 25652 soc.cpu.mem_rdata_latched[4]
.sym 25653 $abc$61454$n4418
.sym 25654 $abc$61454$n1
.sym 25655 $false
.sym 25658 soc.cpu.mem_rdata_latched[6]
.sym 25659 $abc$61454$n4550
.sym 25660 $abc$61454$n1
.sym 25661 $false
.sym 25664 $abc$61454$n4550
.sym 25665 $abc$61454$n5104
.sym 25666 $abc$61454$n4558
.sym 25667 $abc$61454$n5102_1
.sym 25670 $abc$61454$n4558
.sym 25671 $abc$61454$n6493
.sym 25672 $false
.sym 25673 $false
.sym 25674 $abc$61454$n4573
.sym 25675 clk_16mhz$2$2
.sym 25676 $false
.sym 25677 $abc$61454$n6999
.sym 25678 $abc$61454$n7017
.sym 25679 $abc$61454$n6930
.sym 25680 $abc$61454$n7011
.sym 25681 $abc$61454$n6996
.sym 25682 $abc$61454$n7002
.sym 25683 $abc$61454$n6993
.sym 25684 $abc$61454$n5857
.sym 25751 soc.cpu.decoded_rs2[0]
.sym 25752 soc.cpu.is_slli_srli_srai
.sym 25753 $abc$61454$n6988_1
.sym 25754 soc.cpu.decoded_imm[0]
.sym 25757 $abc$61454$n8059
.sym 25758 $abc$61454$n1
.sym 25759 $false
.sym 25760 $false
.sym 25763 $abc$61454$n4539
.sym 25764 $abc$61454$n4544
.sym 25765 $abc$61454$n4547
.sym 25766 $false
.sym 25769 $abc$61454$n4418
.sym 25770 $abc$61454$n1
.sym 25771 soc.cpu.decoded_rs2[2]
.sym 25772 $abc$61454$n4573
.sym 25775 $abc$61454$n4431
.sym 25776 $abc$61454$n4430
.sym 25777 soc.cpu.decoded_rs2[4]
.sym 25778 $abc$61454$n4573
.sym 25781 $abc$61454$n4415
.sym 25782 soc.cpu.mem_rdata_latched[4]
.sym 25783 $abc$61454$n8056_1
.sym 25784 $abc$61454$n4573
.sym 25787 $abc$61454$n6984
.sym 25788 $abc$61454$n6987
.sym 25789 $false
.sym 25790 $false
.sym 25793 $abc$61454$n6988_1
.sym 25794 soc.cpu.decoded_imm[31]
.sym 25795 $abc$61454$n7055
.sym 25796 $false
.sym 25797 $abc$61454$n4637
.sym 25798 clk_16mhz$2$2
.sym 25799 $false
.sym 25800 $abc$61454$n5402
.sym 25801 $abc$61454$n5394
.sym 25802 $abc$61454$n6855
.sym 25803 $abc$61454$n7005
.sym 25804 $abc$61454$n7007
.sym 25805 $abc$61454$n6943
.sym 25806 $abc$61454$n7019
.sym 25807 soc.cpu.reg_op1[0]
.sym 25874 $abc$61454$n4539
.sym 25875 $abc$61454$n4544
.sym 25876 $abc$61454$n4547
.sym 25877 $abc$61454$n4550
.sym 25880 $abc$61454$n6342
.sym 25881 soc.cpu.latched_rd[3]
.sym 25882 soc.cpu.latched_rd[2]
.sym 25883 $abc$61454$n6340
.sym 25886 $abc$61454$n6338
.sym 25887 soc.cpu.latched_rd[1]
.sym 25888 $abc$61454$n4421
.sym 25889 $abc$61454$n4399
.sym 25892 $abc$61454$n6336
.sym 25893 soc.cpu.latched_rd[0]
.sym 25894 $abc$61454$n6344
.sym 25895 soc.cpu.latched_rd[4]
.sym 25898 $abc$61454$n6340
.sym 25899 $false
.sym 25900 $false
.sym 25901 $false
.sym 25910 $abc$61454$n6344
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25916 $abc$61454$n6336
.sym 25917 $false
.sym 25918 $false
.sym 25919 $false
.sym 25920 $true
.sym 25921 clk_16mhz$2$2
.sym 25922 $false
.sym 25923 $abc$61454$n6856
.sym 25924 soc.cpu.cpuregs_rs1[6]
.sym 25925 soc.cpu.cpuregs_rs1[4]
.sym 25926 $abc$61454$n5848
.sym 25927 $abc$61454$n8973
.sym 25928 $abc$61454$n9139
.sym 25929 soc.cpu.pcpi_div.pcpi_wait
.sym 25930 $abc$61454$n5860
.sym 25997 soc.cpu.latched_rd[2]
.sym 25998 soc.cpu.latched_rd[3]
.sym 25999 soc.cpu.latched_rd[4]
.sym 26000 soc.cpu.latched_rd[5]
.sym 26003 soc.cpu.latched_rd[0]
.sym 26004 soc.cpu.latched_rd[1]
.sym 26005 $abc$61454$n5025_1
.sym 26006 $false
.sym 26009 soc.cpu.pcpi_div.instr_div
.sym 26010 soc.cpu.pcpi_div.instr_divu
.sym 26011 $false
.sym 26012 $false
.sym 26015 soc.cpu.instr_setq
.sym 26016 $abc$61454$n4474
.sym 26017 soc.cpu.cpu_state[2]
.sym 26018 soc.cpu.latched_rd[5]
.sym 26021 $abc$61454$n4589
.sym 26022 $abc$61454$n1
.sym 26023 $false
.sym 26024 $false
.sym 26027 $abc$61454$n4584
.sym 26028 $abc$61454$n6415
.sym 26029 soc.cpu.latched_rd[0]
.sym 26030 $false
.sym 26039 soc.cpu.cpuregs.wen
.sym 26040 $false
.sym 26041 $false
.sym 26042 $false
.sym 26043 $true
.sym 26044 clk_16mhz$2$2
.sym 26045 $abc$61454$n1291
.sym 26046 $abc$61454$n7049
.sym 26047 $abc$61454$n10281
.sym 26049 $abc$61454$n7027_1
.sym 26050 $abc$61454$n7035
.sym 26051 $abc$61454$n7029
.sym 26052 $abc$61454$n7039_1
.sym 26053 $abc$61454$n5817
.sym 26120 soc.cpu.mem_rdata_q[30]
.sym 26121 $abc$61454$n4544
.sym 26122 soc.cpu.mem_xfer
.sym 26123 $false
.sym 26126 soc.cpu.mem_rdata_q[24]
.sym 26127 $abc$61454$n8059
.sym 26128 soc.cpu.mem_xfer
.sym 26129 $false
.sym 26132 soc.cpu.latched_rd[1]
.sym 26133 $abc$61454$n6417
.sym 26134 $abc$61454$n6423
.sym 26135 soc.cpu.latched_rd[4]
.sym 26138 soc.cpu.latched_rd[3]
.sym 26139 $abc$61454$n6421
.sym 26140 $abc$61454$n8071
.sym 26141 $abc$61454$n8072
.sym 26144 soc.cpu.pcpi_insn[13]
.sym 26145 soc.cpu.pcpi_insn[12]
.sym 26146 soc.cpu.pcpi_insn[14]
.sym 26147 $false
.sym 26150 soc.cpu.pcpi_insn[13]
.sym 26151 soc.cpu.pcpi_insn[14]
.sym 26152 soc.cpu.pcpi_insn[12]
.sym 26153 $false
.sym 26156 soc.cpu.pcpi_insn[13]
.sym 26157 soc.cpu.pcpi_insn[14]
.sym 26158 soc.cpu.pcpi_insn[12]
.sym 26159 $false
.sym 26162 soc.cpu.pcpi_insn[12]
.sym 26163 soc.cpu.pcpi_insn[14]
.sym 26164 soc.cpu.pcpi_insn[13]
.sym 26165 $false
.sym 26166 $true
.sym 26167 clk_16mhz$2$2
.sym 26168 $abc$61454$n7
.sym 26169 $abc$61454$n7025
.sym 26170 $abc$61454$n7047
.sym 26171 $abc$61454$n5050
.sym 26172 $abc$61454$n7045_1
.sym 26173 $abc$61454$n5060_1
.sym 26174 $abc$61454$n7041
.sym 26175 soc.cpu.pcpi_insn[14]
.sym 26176 soc.cpu.pcpi_insn[12]
.sym 26243 $abc$61454$n5023
.sym 26244 resetn$2
.sym 26245 soc.cpu.cpu_state[1]
.sym 26246 $false
.sym 26249 soc.cpu.latched_branch
.sym 26250 soc.cpu.latched_store
.sym 26251 $abc$61454$n7349
.sym 26252 $abc$61454$n5024_1
.sym 26255 soc.cpu.mem_rdata_q[18]
.sym 26256 $abc$61454$n4534
.sym 26257 soc.cpu.mem_xfer
.sym 26258 $false
.sym 26261 soc.cpu.mem_rdata_q[17]
.sym 26262 $abc$61454$n4589
.sym 26263 soc.cpu.mem_xfer
.sym 26264 $false
.sym 26267 soc.cpu.mem_rdata_q[31]
.sym 26268 $abc$61454$n5299_1
.sym 26269 soc.cpu.mem_xfer
.sym 26270 $false
.sym 26273 soc.cpu.mem_rdata_q[7]
.sym 26274 soc.cpu.mem_rdata_q[8]
.sym 26275 soc.cpu.mem_rdata_q[9]
.sym 26276 soc.cpu.mem_rdata_q[10]
.sym 26279 $abc$61454$n5249_1
.sym 26280 $abc$61454$n5261
.sym 26281 $abc$61454$n5260
.sym 26282 $false
.sym 26285 $abc$61454$n5249_1
.sym 26286 $abc$61454$n5263_1
.sym 26287 $abc$61454$n5260
.sym 26288 $false
.sym 26289 $true
.sym 26290 clk_16mhz$2$2
.sym 26291 $false
.sym 26292 $abc$61454$n5258
.sym 26293 $abc$61454$n4329
.sym 26294 $abc$61454$n4328
.sym 26295 $abc$61454$n4315
.sym 26296 $abc$61454$n4316
.sym 26297 $abc$61454$n7146
.sym 26298 soc.cpu.mem_rdata_q[16]
.sym 26299 $abc$61454$n9898
.sym 26366 $abc$61454$n4542_1
.sym 26367 $abc$61454$n4543
.sym 26368 $false
.sym 26369 $false
.sym 26372 soc.cpu.mem_rdata_q[15]
.sym 26373 $abc$61454$n8045_1
.sym 26374 soc.cpu.mem_xfer
.sym 26375 soc.cpu.mem_la_secondword
.sym 26378 soc.cpu.mem_rdata_q[13]
.sym 26379 $abc$61454$n4336
.sym 26380 soc.cpu.mem_xfer
.sym 26381 soc.cpu.mem_la_secondword
.sym 26384 $abc$61454$n4605_1
.sym 26385 $abc$61454$n4604
.sym 26386 soc.cpu.mem_la_secondword
.sym 26387 $abc$61454$n1
.sym 26390 $abc$61454$n4540
.sym 26391 $abc$61454$n4541
.sym 26392 $false
.sym 26393 $false
.sym 26396 $abc$61454$n4540
.sym 26397 $abc$61454$n4541
.sym 26398 $abc$61454$n4542_1
.sym 26399 $abc$61454$n4543
.sym 26402 soc.cpu.mem_rdata_q[19]
.sym 26403 $abc$61454$n4578
.sym 26404 soc.cpu.mem_xfer
.sym 26405 $false
.sym 26408 $abc$61454$n5249_1
.sym 26409 $abc$61454$n5265
.sym 26410 $abc$61454$n5260
.sym 26411 $false
.sym 26412 $true
.sym 26413 clk_16mhz$2$2
.sym 26414 $false
.sym 26415 soc.cpu.cpuregs_rs1[24]
.sym 26416 $abc$61454$n3955
.sym 26417 soc.cpu.cpuregs_rs1[25]
.sym 26418 $abc$61454$n7264_1
.sym 26419 $abc$61454$n4021
.sym 26420 $abc$61454$n4595
.sym 26421 soc.cpu.cpuregs_rs1[20]
.sym 26422 gpio[15]
.sym 26489 soc.cpu.mem_rdata_q[27]
.sym 26490 soc.cpu.mem_rdata[27]
.sym 26491 soc.cpu.mem_xfer
.sym 26492 $false
.sym 26495 soc.cpu.mem_rdata_q[18]
.sym 26496 soc.cpu.mem_rdata[18]
.sym 26497 soc.cpu.mem_xfer
.sym 26498 $false
.sym 26501 soc.cpu.mem_rdata_q[27]
.sym 26502 soc.cpu.mem_rdata[27]
.sym 26503 soc.cpu.mem_xfer
.sym 26504 $abc$61454$n3954
.sym 26507 $abc$61454$n4149
.sym 26508 $abc$61454$n4141
.sym 26509 soc.cpu.mem_16bit_buffer[2]
.sym 26510 $abc$61454$n3991
.sym 26513 $abc$61454$n4551
.sym 26514 $abc$61454$n4362
.sym 26515 soc.cpu.mem_la_secondword
.sym 26516 $false
.sym 26519 soc.cpu.mem_rdata_q[18]
.sym 26520 soc.cpu.mem_rdata[18]
.sym 26521 soc.cpu.mem_xfer
.sym 26522 $abc$61454$n3954
.sym 26525 $abc$61454$n4536
.sym 26526 $abc$61454$n4141
.sym 26527 soc.cpu.mem_la_secondword
.sym 26528 $false
.sym 26531 $abc$61454$n4362
.sym 26532 $abc$61454$n4356
.sym 26533 soc.cpu.mem_16bit_buffer[11]
.sym 26534 $abc$61454$n3991
.sym 26538 $abc$61454$n4590_1
.sym 26539 $abc$61454$n4589
.sym 26540 $abc$61454$n3999
.sym 26541 $abc$61454$n4605_1
.sym 26542 soc.cpu.mem_16bit_buffer[0]
.sym 26543 soc.cpu.mem_16bit_buffer[15]
.sym 26544 soc.cpu.mem_16bit_buffer[1]
.sym 26545 soc.cpu.mem_16bit_buffer[13]
.sym 26612 $abc$61454$n4412
.sym 26613 $abc$61454$n4212
.sym 26614 soc.cpu.mem_la_secondword
.sym 26615 $false
.sym 26618 soc.cpu.mem_rdata_q[20]
.sym 26619 soc.cpu.mem_rdata[20]
.sym 26620 soc.cpu.mem_xfer
.sym 26621 $false
.sym 26624 soc.cpu.mem_rdata_q[23]
.sym 26625 soc.cpu.mem_rdata[23]
.sym 26626 soc.cpu.mem_xfer
.sym 26627 $abc$61454$n3954
.sym 26630 $abc$61454$n4427
.sym 26631 $abc$61454$n4156
.sym 26632 soc.cpu.mem_la_secondword
.sym 26633 $false
.sym 26636 $abc$61454$n4212
.sym 26637 $abc$61454$n4206
.sym 26638 soc.cpu.mem_16bit_buffer[7]
.sym 26639 $abc$61454$n3991
.sym 26642 soc.cpu.mem_rdata_q[7]
.sym 26643 $abc$61454$n4213
.sym 26644 $abc$61454$n3954
.sym 26645 soc.cpu.mem_xfer
.sym 26648 $abc$61454$n4165
.sym 26649 $abc$61454$n4156
.sym 26650 soc.cpu.mem_16bit_buffer[4]
.sym 26651 $abc$61454$n3991
.sym 26654 soc.cpu.mem_rdata[18]
.sym 26655 $false
.sym 26656 $false
.sym 26657 $false
.sym 26658 $abc$61454$n4530
.sym 26659 clk_16mhz$2$2
.sym 26660 $false
.sym 26661 $abc$61454$n11
.sym 26662 $abc$61454$n7058
.sym 26663 $abc$61454$n7059
.sym 26664 $abc$61454$n3913
.sym 26665 soc.cpu.pcpi_mul.instr_mulhu
.sym 26666 soc.cpu.pcpi_mul.instr_mulh
.sym 26667 soc.cpu.pcpi_mul.instr_mulhsu
.sym 26668 soc.cpu.pcpi_mul.instr_mul
.sym 26697 $true
.sym 26734 $auto$alumacc.cc:474:replace_alu$7519.C[1]$2
.sym 26736 soc.spimemio.xfer.dummy_count[0]
.sym 26737 $abc$61454$n5789
.sym 26740 $auto$alumacc.cc:474:replace_alu$7519.C[2]$2
.sym 26742 soc.spimemio.xfer.dummy_count[1]
.sym 26743 $true$2
.sym 26744 $auto$alumacc.cc:474:replace_alu$7519.C[1]$2
.sym 26746 $auto$alumacc.cc:474:replace_alu$7519.C[3]
.sym 26748 soc.spimemio.xfer.dummy_count[2]
.sym 26749 $true$2
.sym 26750 $auto$alumacc.cc:474:replace_alu$7519.C[2]$2
.sym 26753 $false
.sym 26754 soc.spimemio.xfer.dummy_count[3]
.sym 26755 $false
.sym 26756 $auto$alumacc.cc:474:replace_alu$7519.C[3]
.sym 26759 $abc$61454$n11
.sym 26760 soc.cpu.pcpi_div.pcpi_wr
.sym 26761 $false
.sym 26762 $false
.sym 26765 soc.cpu.irq_mask[1]
.sym 26766 soc.cpu.irq_state[1]
.sym 26767 soc.cpu.irq_pending[1]
.sym 26768 $false
.sym 26771 soc.cpu.mem_rdata[20]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 soc.cpu.mem_rdata[27]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$61454$n4530
.sym 26782 clk_16mhz$2$2
.sym 26783 $false
.sym 26784 $abc$61454$n4765
.sym 26785 $abc$61454$n5789
.sym 26787 $abc$61454$n9276
.sym 26788 soc.spimemio.xfer.dummy_count[2]
.sym 26789 soc.spimemio.xfer.dummy_count[0]
.sym 26790 soc.spimemio.xfer.dummy_count[3]
.sym 26791 soc.spimemio.xfer.dummy_count[1]
.sym 26858 $abc$61454$n4047
.sym 26859 soc.cpu.cpu_state[2]
.sym 26860 $false
.sym 26861 $false
.sym 26864 $abc$61454$n4109
.sym 26865 resetn$2
.sym 26866 $false
.sym 26867 $false
.sym 26870 $false
.sym 26871 soc.spimemio.xfer.dummy_count[2]
.sym 26872 $false
.sym 26873 $auto$alumacc.cc:474:replace_alu$7519.C[2]
.sym 26876 soc.cpu.mem_wordsize[0]
.sym 26877 soc.cpu.reg_op1[0]
.sym 26878 soc.cpu.mem_wordsize[2]
.sym 26879 $abc$61454$n4037
.sym 26882 $false
.sym 26883 soc.spimemio.xfer.dummy_count[1]
.sym 26884 $false
.sym 26885 $auto$alumacc.cc:474:replace_alu$7519.C[1]
.sym 26888 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 26889 soc.cpu.cpu_state[3]
.sym 26890 $false
.sym 26891 $false
.sym 26894 $abc$61454$n4109
.sym 26895 $abc$61454$n6497
.sym 26896 $false
.sym 26897 $false
.sym 26900 $abc$61454$n6497
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$61454$n4666
.sym 26905 clk_16mhz$2$2
.sym 26906 $abc$61454$n17$2
.sym 26907 $abc$61454$n8143
.sym 26908 $abc$61454$n4461
.sym 26909 $abc$61454$n4454
.sym 26910 $abc$61454$n4046
.sym 26911 $abc$61454$n4460
.sym 26912 $abc$61454$n8141
.sym 26913 $abc$61454$n4045
.sym 26914 gpio[13]
.sym 26981 soc.cpu.reg_op1[0]
.sym 26982 soc.cpu.reg_op1[1]
.sym 26983 soc.cpu.mem_wordsize[0]
.sym 26984 $false
.sym 26987 soc.cpu.pcpi_mul.pcpi_wr
.sym 26988 soc.cpu.pcpi_div.pcpi_wr
.sym 26989 $abc$61454$n4111
.sym 26990 $false
.sym 26993 soc.cpu.pcpi_mul.pcpi_wr
.sym 26994 soc.cpu.pcpi_div.pcpi_wr
.sym 26995 $abc$61454$n4047
.sym 26996 $false
.sym 26999 soc.cpu.mem_wordsize[2]
.sym 27000 soc.cpu.reg_op1[0]
.sym 27001 $abc$61454$n4035
.sym 27002 $false
.sym 27005 soc.cpu.mem_wdata[20]
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27011 soc.cpu.mem_wdata[16]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 soc.cpu.mem_wdata[22]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 soc.cpu.mem_wdata[19]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$61454$n4823
.sym 27028 clk_16mhz$2$2
.sym 27029 $abc$61454$n17$2
.sym 27030 $abc$61454$n5008
.sym 27032 $abc$61454$n4029
.sym 27033 soc.cpu.cpu_state[5]
.sym 27035 soc.cpu.cpu_state[4]
.sym 27037 $abc$61454$n5830
.sym 27146 gpio[22]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$61454$n4811
.sym 27151 clk_16mhz$2$2
.sym 27152 $abc$61454$n4813
.sym 27153 $abc$61454$n4996_1
.sym 27154 $abc$61454$n3900
.sym 27155 $abc$61454$n4814
.sym 27156 $abc$61454$n4813
.sym 27157 $abc$61454$n4994
.sym 27159 gpio[14]
.sym 27227 soc.cpu.reg_op2[6]
.sym 27228 soc.cpu.reg_op2[14]
.sym 27229 soc.cpu.mem_wordsize[2]
.sym 27230 soc.cpu.mem_wordsize[0]
.sym 27233 soc.cpu.mem_wordsize[2]
.sym 27234 soc.cpu.reg_op2[19]
.sym 27235 soc.cpu.mem_wordsize[0]
.sym 27236 soc.cpu.reg_op2[3]
.sym 27245 soc.cpu.mem_wordsize[2]
.sym 27246 soc.cpu.reg_op2[16]
.sym 27247 soc.cpu.mem_wordsize[0]
.sym 27248 soc.cpu.reg_op2[0]
.sym 27251 soc.cpu.mem_wordsize[2]
.sym 27252 soc.cpu.reg_op2[22]
.sym 27253 soc.cpu.mem_wordsize[0]
.sym 27254 soc.cpu.reg_op2[6]
.sym 27257 soc.cpu.mem_wordsize[2]
.sym 27258 soc.cpu.reg_op2[20]
.sym 27259 soc.cpu.mem_wordsize[0]
.sym 27260 soc.cpu.reg_op2[4]
.sym 27263 soc.cpu.mem_wordsize[2]
.sym 27264 soc.cpu.reg_op2[23]
.sym 27265 soc.cpu.mem_wordsize[0]
.sym 27266 soc.cpu.reg_op2[7]
.sym 27269 soc.cpu.mem_wordsize[2]
.sym 27270 soc.cpu.reg_op2[21]
.sym 27271 soc.cpu.mem_wordsize[0]
.sym 27272 soc.cpu.reg_op2[5]
.sym 27273 $abc$61454$n4565
.sym 27274 clk_16mhz$2$2
.sym 27275 $false
.sym 27276 $abc$61454$n7362_1
.sym 27278 $abc$61454$n8778
.sym 27279 $abc$61454$n7350_1
.sym 27280 $abc$61454$n4635
.sym 27281 soc.simpleuart.cfg_divider[22]
.sym 27282 soc.simpleuart.cfg_divider[19]
.sym 27283 soc.simpleuart.cfg_divider[20]
.sym 27356 soc.cpu.instr_rdinstr
.sym 27357 soc.cpu.count_instr[6]
.sym 27358 $abc$61454$n7157
.sym 27359 $abc$61454$n4059
.sym 27362 soc.simpleuart.recv_pattern[2]
.sym 27363 $false
.sym 27364 $false
.sym 27365 $false
.sym 27380 soc.simpleuart.recv_pattern[1]
.sym 27381 $false
.sym 27382 $false
.sym 27383 $false
.sym 27386 soc.simpleuart.recv_pattern[7]
.sym 27387 $false
.sym 27388 $false
.sym 27389 $false
.sym 27396 $abc$61454$n4674
.sym 27397 clk_16mhz$2$2
.sym 27398 $abc$61454$n17$2
.sym 27399 soc.cpu.pcpi_mul.rs1[15]
.sym 27400 soc.cpu.pcpi_mul.rs1[24]
.sym 27401 soc.cpu.pcpi_mul.rs1[19]
.sym 27402 soc.cpu.pcpi_mul.rs1[20]
.sym 27403 soc.cpu.pcpi_mul.rs1[6]
.sym 27404 soc.cpu.pcpi_mul.rs1[25]
.sym 27405 soc.cpu.pcpi_mul.rs1[18]
.sym 27406 soc.cpu.pcpi_mul.rs1[11]
.sym 27473 soc.cpu.pcpi_mul.rs1[29]
.sym 27474 soc.cpu.reg_op1[28]
.sym 27475 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27476 $false
.sym 27491 soc.cpu.pcpi_mul.rs1[15]
.sym 27492 soc.cpu.reg_op1[14]
.sym 27493 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27494 $false
.sym 27497 soc.cpu.pcpi_mul.rs1[13]
.sym 27498 soc.cpu.reg_op1[12]
.sym 27499 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27500 $false
.sym 27503 soc.cpu.pcpi_mul.rs1[31]
.sym 27504 soc.cpu.reg_op1[30]
.sym 27505 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27506 $false
.sym 27509 soc.cpu.pcpi_mul.rs1[30]
.sym 27510 soc.cpu.reg_op1[29]
.sym 27511 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27512 $false
.sym 27515 soc.cpu.pcpi_mul.rs1[14]
.sym 27516 soc.cpu.reg_op1[13]
.sym 27517 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27518 $false
.sym 27519 resetn$2
.sym 27520 clk_16mhz$2$2
.sym 27521 $false
.sym 27523 soc.cpu.irq_mask[2]
.sym 27525 soc.cpu.irq_mask[8]
.sym 27529 soc.cpu.irq_mask[21]
.sym 27596 soc.simpleuart.recv_pattern[4]
.sym 27597 $false
.sym 27598 $false
.sym 27599 $false
.sym 27608 soc.simpleuart.recv_pattern[3]
.sym 27609 $false
.sym 27610 $false
.sym 27611 $false
.sym 27614 soc.simpleuart.recv_pattern[5]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27620 soc.simpleuart.recv_pattern[7]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27626 soc.simpleuart.recv_pattern[1]
.sym 27627 $false
.sym 27628 $false
.sym 27629 $false
.sym 27632 soc.simpleuart.recv_pattern[6]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27638 soc.simpleuart.recv_pattern[2]
.sym 27639 $false
.sym 27640 $false
.sym 27641 $false
.sym 27642 $abc$61454$n4680
.sym 27643 clk_16mhz$2$2
.sym 27644 $abc$61454$n17$2
.sym 27645 $abc$61454$n11248
.sym 27646 $abc$61454$n11241
.sym 27647 soc.cpu.pcpi_mul.rs2[7]
.sym 27648 soc.cpu.pcpi_mul.rs2[1]
.sym 27649 soc.cpu.pcpi_mul.rs1[1]
.sym 27650 soc.cpu.pcpi_mul.rs2[9]
.sym 27651 soc.cpu.pcpi_mul.rs2[8]
.sym 27652 soc.cpu.pcpi_mul.rs2[6]
.sym 27731 soc.cpu.pcpi_mul.rs2[28]
.sym 27732 soc.cpu.reg_op2[29]
.sym 27733 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27734 $false
.sym 27755 soc.cpu.pcpi_mul.rs2[29]
.sym 27756 soc.cpu.reg_op2[30]
.sym 27757 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27758 $false
.sym 27761 soc.cpu.pcpi_mul.rs2[9]
.sym 27762 soc.cpu.reg_op2[10]
.sym 27763 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27764 $false
.sym 27765 resetn$2
.sym 27766 clk_16mhz$2$2
.sym 27767 $false
.sym 27769 soc.cpu.pcpi_mul.rd[6]
.sym 27770 soc.cpu.pcpi_mul.rd[7]
.sym 27771 soc.cpu.pcpi_mul.rdx[8]
.sym 27773 soc.cpu.pcpi_mul.rd[5]
.sym 27774 soc.cpu.pcpi_mul.rd[0]
.sym 27854 soc.cpu.pcpi_mul.rs2[10]
.sym 27855 soc.cpu.reg_op2[11]
.sym 27856 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27857 $false
.sym 27866 soc.cpu.pcpi_mul.rs2[11]
.sym 27867 soc.cpu.reg_op2[12]
.sym 27868 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27869 $false
.sym 27872 $false
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27888 resetn$2
.sym 27889 clk_16mhz$2$2
.sym 27890 $false
.sym 27891 $abc$61454$n11246
.sym 27892 $abc$61454$n11331
.sym 27893 $abc$61454$n11238
.sym 27894 $abc$61454$n11235
.sym 27895 $abc$61454$n10249
.sym 27896 $abc$61454$n10259
.sym 27897 soc.cpu.pcpi_mul.rdx[5]
.sym 27898 soc.cpu.pcpi_mul.rdx[6]
.sym 27965 soc.cpu.pcpi_mul.rs2[12]
.sym 27966 soc.cpu.pcpi_mul.rs1[0]
.sym 27967 soc.cpu.pcpi_mul.rd[12]
.sym 27968 soc.cpu.pcpi_mul.rdx[12]
.sym 27971 soc.cpu.pcpi_mul.rs2[29]
.sym 27972 soc.cpu.pcpi_mul.rs1[0]
.sym 27973 soc.cpu.pcpi_mul.rd[29]
.sym 27974 soc.cpu.pcpi_mul.rdx[29]
.sym 27983 soc.cpu.pcpi_mul.rd[29]
.sym 27984 soc.cpu.pcpi_mul.rdx[29]
.sym 27985 soc.cpu.pcpi_mul.rs1[0]
.sym 27986 soc.cpu.pcpi_mul.rs2[29]
.sym 27989 $false
.sym 27990 $false
.sym 27991 $false
.sym 27992 $false
.sym 28001 $false
.sym 28002 $false
.sym 28003 $false
.sym 28004 $false
.sym 28007 $false
.sym 28008 $false
.sym 28009 $false
.sym 28010 $false
.sym 28011 resetn$2
.sym 28012 clk_16mhz$2$2
.sym 28013 $false
.sym 28015 soc.cpu.pcpi_mul.rd[10]
.sym 28016 soc.cpu.pcpi_mul.rd[11]
.sym 28017 soc.cpu.pcpi_mul.rdx[12]
.sym 28019 soc.cpu.pcpi_mul.rd[9]
.sym 28020 soc.cpu.pcpi_mul.rd[32]
.sym 28088 soc.cpu.pcpi_mul.rs2[10]
.sym 28089 soc.cpu.pcpi_mul.rs1[0]
.sym 28090 soc.cpu.pcpi_mul.rd[10]
.sym 28091 soc.cpu.pcpi_mul.rdx[10]
.sym 28106 soc.cpu.pcpi_mul.rs2[11]
.sym 28107 soc.cpu.pcpi_mul.rs1[0]
.sym 28108 soc.cpu.pcpi_mul.rd[11]
.sym 28109 soc.cpu.pcpi_mul.rdx[11]
.sym 28112 soc.cpu.pcpi_mul.rd[10]
.sym 28113 soc.cpu.pcpi_mul.rdx[10]
.sym 28114 soc.cpu.pcpi_mul.rs1[0]
.sym 28115 soc.cpu.pcpi_mul.rs2[10]
.sym 28118 soc.cpu.pcpi_mul.rd[11]
.sym 28119 soc.cpu.pcpi_mul.rdx[11]
.sym 28120 soc.cpu.pcpi_mul.rs1[0]
.sym 28121 soc.cpu.pcpi_mul.rs2[11]
.sym 28130 pin_2$2
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 $abc$61454$n4680
.sym 28135 clk_16mhz$2$2
.sym 28136 $abc$61454$n17$2
.sym 28137 $abc$61454$n11191
.sym 28138 $abc$61454$n11094
.sym 28139 $abc$61454$n10257
.sym 28140 soc.cpu.pcpi_mul.rs2[32]
.sym 28141 soc.cpu.pcpi_mul.rdx[26]
.sym 28142 soc.cpu.pcpi_mul.rdx[63]
.sym 28143 soc.cpu.pcpi_mul.rdx[9]
.sym 28211 soc.cpu.pcpi_mul.rd[60]
.sym 28212 soc.cpu.pcpi_mul.rdx[60]
.sym 28213 soc.cpu.pcpi_mul.rs1[0]
.sym 28214 soc.cpu.pcpi_mul.rs2[60]
.sym 28241 soc.cpu.pcpi_mul.rs2[60]
.sym 28242 soc.cpu.pcpi_mul.rs1[0]
.sym 28243 soc.cpu.pcpi_mul.rd[60]
.sym 28244 soc.cpu.pcpi_mul.rdx[60]
.sym 28247 $false
.sym 28248 $abc$61454$n11089
.sym 28249 $false
.sym 28250 $false
.sym 28257 resetn$2
.sym 28258 clk_16mhz$2$2
.sym 28259 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28263 soc.cpu.pcpi_mul.rs2[63]
.sym 28296 $false
.sym 28333 $auto$maccmap.cc:240:synth$11415.C[2]
.sym 28335 $abc$61454$n10205
.sym 28336 $abc$61454$n10207
.sym 28339 $auto$maccmap.cc:240:synth$11415.C[3]
.sym 28340 $false
.sym 28341 $abc$61454$n11180
.sym 28342 $abc$61454$n11169
.sym 28343 $auto$maccmap.cc:240:synth$11415.C[2]
.sym 28345 $auto$maccmap.cc:240:synth$11415.C[4]
.sym 28346 $false
.sym 28347 $abc$61454$n11182
.sym 28348 $abc$61454$n11172
.sym 28349 $auto$maccmap.cc:240:synth$11415.C[3]
.sym 28352 $false
.sym 28353 $false
.sym 28354 $abc$61454$n11175
.sym 28355 $auto$maccmap.cc:240:synth$11415.C[4]
.sym 28380 resetn$2
.sym 28381 clk_16mhz$2$2
.sym 28382 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28384 soc.cpu.pcpi_mul.rs2[58]
.sym 28388 soc.cpu.pcpi_mul.rdx[42]
.sym 28481 soc.cpu.pcpi_mul.rd[58]
.sym 28482 soc.cpu.pcpi_mul.rdx[58]
.sym 28483 soc.cpu.pcpi_mul.rs1[0]
.sym 28484 soc.cpu.pcpi_mul.rs2[58]
.sym 28487 soc.cpu.pcpi_mul.rs2[58]
.sym 28488 soc.cpu.pcpi_mul.rs1[0]
.sym 28489 soc.cpu.pcpi_mul.rd[58]
.sym 28490 soc.cpu.pcpi_mul.rdx[58]
.sym 28493 $false
.sym 28494 $false
.sym 28495 $false
.sym 28496 $false
.sym 28503 resetn$2
.sym 28504 clk_16mhz$2$2
.sym 28505 $false
.sym 28551 $true$2
.sym 28643 $true
.sym 28680 $abc$61454$n10469$2
.sym 28681 $false
.sym 28682 $abc$61454$n10469
.sym 28683 $false
.sym 28684 $false
.sym 28686 $auto$alumacc.cc:474:replace_alu$7504.C[2]
.sym 28688 $false
.sym 28689 $abc$61454$n10186
.sym 28692 $auto$alumacc.cc:474:replace_alu$7504.C[3]
.sym 28693 $false
.sym 28694 $false
.sym 28695 $abc$61454$n10470
.sym 28696 $auto$alumacc.cc:474:replace_alu$7504.C[2]
.sym 28698 $auto$alumacc.cc:474:replace_alu$7504.C[4]
.sym 28699 $false
.sym 28700 $false
.sym 28701 $abc$61454$n10471
.sym 28702 $auto$alumacc.cc:474:replace_alu$7504.C[3]
.sym 28704 $auto$alumacc.cc:474:replace_alu$7504.C[5]
.sym 28705 $false
.sym 28706 $false
.sym 28707 $abc$61454$n10472
.sym 28708 $auto$alumacc.cc:474:replace_alu$7504.C[4]
.sym 28710 $auto$alumacc.cc:474:replace_alu$7504.C[6]
.sym 28711 $false
.sym 28712 $false
.sym 28713 $abc$61454$n10473
.sym 28714 $auto$alumacc.cc:474:replace_alu$7504.C[5]
.sym 28716 $auto$alumacc.cc:474:replace_alu$7504.C[7]
.sym 28717 $false
.sym 28718 $false
.sym 28719 $abc$61454$n10474
.sym 28720 $auto$alumacc.cc:474:replace_alu$7504.C[6]
.sym 28722 $auto$alumacc.cc:474:replace_alu$7504.C[8]
.sym 28723 $false
.sym 28724 $false
.sym 28725 $abc$61454$n10475
.sym 28726 $auto$alumacc.cc:474:replace_alu$7504.C[7]
.sym 28806 $auto$alumacc.cc:474:replace_alu$7504.C[8]
.sym 28843 $auto$alumacc.cc:474:replace_alu$7504.C[9]
.sym 28844 $false
.sym 28845 $false
.sym 28846 $abc$61454$n10476
.sym 28847 $auto$alumacc.cc:474:replace_alu$7504.C[8]
.sym 28849 $auto$alumacc.cc:474:replace_alu$7504.C[10]
.sym 28850 $false
.sym 28851 $false
.sym 28852 $abc$61454$n10477
.sym 28853 $auto$alumacc.cc:474:replace_alu$7504.C[9]
.sym 28855 $auto$alumacc.cc:474:replace_alu$7504.C[11]
.sym 28856 $false
.sym 28857 $false
.sym 28858 $abc$61454$n10478
.sym 28859 $auto$alumacc.cc:474:replace_alu$7504.C[10]
.sym 28861 $auto$alumacc.cc:474:replace_alu$7504.C[12]
.sym 28862 $false
.sym 28863 $false
.sym 28864 $abc$61454$n10479
.sym 28865 $auto$alumacc.cc:474:replace_alu$7504.C[11]
.sym 28867 $auto$alumacc.cc:474:replace_alu$7504.C[13]
.sym 28868 $false
.sym 28869 $false
.sym 28870 $abc$61454$n10480
.sym 28871 $auto$alumacc.cc:474:replace_alu$7504.C[12]
.sym 28873 $auto$alumacc.cc:474:replace_alu$7504.C[14]
.sym 28874 $false
.sym 28875 $false
.sym 28876 $abc$61454$n10481
.sym 28877 $auto$alumacc.cc:474:replace_alu$7504.C[13]
.sym 28879 $auto$alumacc.cc:474:replace_alu$7504.C[15]
.sym 28880 $false
.sym 28881 $false
.sym 28882 $abc$61454$n10482
.sym 28883 $auto$alumacc.cc:474:replace_alu$7504.C[14]
.sym 28885 $auto$alumacc.cc:474:replace_alu$7504.C[16]
.sym 28886 $false
.sym 28887 $false
.sym 28888 $abc$61454$n10483
.sym 28889 $auto$alumacc.cc:474:replace_alu$7504.C[15]
.sym 28929 $auto$alumacc.cc:474:replace_alu$7504.C[16]
.sym 28966 $auto$alumacc.cc:474:replace_alu$7504.C[17]
.sym 28967 $false
.sym 28968 $false
.sym 28969 $abc$61454$n10484
.sym 28970 $auto$alumacc.cc:474:replace_alu$7504.C[16]
.sym 28972 $auto$alumacc.cc:474:replace_alu$7504.C[18]
.sym 28973 $false
.sym 28974 $false
.sym 28975 $abc$61454$n10485
.sym 28976 $auto$alumacc.cc:474:replace_alu$7504.C[17]
.sym 28978 $auto$alumacc.cc:474:replace_alu$7504.C[19]
.sym 28979 $false
.sym 28980 $false
.sym 28981 $abc$61454$n10486
.sym 28982 $auto$alumacc.cc:474:replace_alu$7504.C[18]
.sym 28984 $auto$alumacc.cc:474:replace_alu$7504.C[20]
.sym 28985 $false
.sym 28986 $false
.sym 28987 $abc$61454$n10487
.sym 28988 $auto$alumacc.cc:474:replace_alu$7504.C[19]
.sym 28990 $auto$alumacc.cc:474:replace_alu$7504.C[21]
.sym 28991 $false
.sym 28992 $false
.sym 28993 $abc$61454$n10488
.sym 28994 $auto$alumacc.cc:474:replace_alu$7504.C[20]
.sym 28996 $auto$alumacc.cc:474:replace_alu$7504.C[22]
.sym 28997 $false
.sym 28998 $false
.sym 28999 $abc$61454$n10489
.sym 29000 $auto$alumacc.cc:474:replace_alu$7504.C[21]
.sym 29002 $auto$alumacc.cc:474:replace_alu$7504.C[23]
.sym 29003 $false
.sym 29004 $false
.sym 29005 $abc$61454$n10490
.sym 29006 $auto$alumacc.cc:474:replace_alu$7504.C[22]
.sym 29008 $auto$alumacc.cc:474:replace_alu$7504.C[24]
.sym 29009 $false
.sym 29010 $false
.sym 29011 $abc$61454$n10491
.sym 29012 $auto$alumacc.cc:474:replace_alu$7504.C[23]
.sym 29052 $auto$alumacc.cc:474:replace_alu$7504.C[24]
.sym 29089 $auto$alumacc.cc:474:replace_alu$7504.C[25]
.sym 29090 $false
.sym 29091 $false
.sym 29092 $abc$61454$n10492
.sym 29093 $auto$alumacc.cc:474:replace_alu$7504.C[24]
.sym 29095 $auto$alumacc.cc:474:replace_alu$7504.C[26]
.sym 29096 $false
.sym 29097 $false
.sym 29098 $abc$61454$n10493
.sym 29099 $auto$alumacc.cc:474:replace_alu$7504.C[25]
.sym 29101 $auto$alumacc.cc:474:replace_alu$7504.C[27]
.sym 29102 $false
.sym 29103 $false
.sym 29104 $abc$61454$n10494
.sym 29105 $auto$alumacc.cc:474:replace_alu$7504.C[26]
.sym 29107 $auto$alumacc.cc:474:replace_alu$7504.C[28]
.sym 29108 $false
.sym 29109 $false
.sym 29110 $abc$61454$n10495
.sym 29111 $auto$alumacc.cc:474:replace_alu$7504.C[27]
.sym 29113 $auto$alumacc.cc:474:replace_alu$7504.C[29]
.sym 29114 $false
.sym 29115 $false
.sym 29116 $abc$61454$n10496
.sym 29117 $auto$alumacc.cc:474:replace_alu$7504.C[28]
.sym 29119 $auto$alumacc.cc:474:replace_alu$7504.C[30]
.sym 29120 $false
.sym 29121 $false
.sym 29122 $abc$61454$n10497
.sym 29123 $auto$alumacc.cc:474:replace_alu$7504.C[29]
.sym 29125 $auto$alumacc.cc:474:replace_alu$7504.C[31]
.sym 29126 $false
.sym 29127 $false
.sym 29128 $abc$61454$n10498
.sym 29129 $auto$alumacc.cc:474:replace_alu$7504.C[30]
.sym 29132 $false
.sym 29133 $false
.sym 29134 $abc$61454$n10347
.sym 29135 $auto$alumacc.cc:474:replace_alu$7504.C[31]
.sym 29213 $false
.sym 29214 $false
.sym 29215 $abc$61454$n10469
.sym 29216 $false
.sym 29219 soc.cpu.reg_op1[3]
.sym 29220 $abc$61454$n8682
.sym 29221 $abc$61454$n5778
.sym 29222 $false
.sym 29225 soc.cpu.reg_op1[23]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29231 soc.cpu.reg_op1[27]
.sym 29232 $false
.sym 29233 $false
.sym 29234 $false
.sym 29237 soc.cpu.reg_op1[24]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29243 soc.cpu.reg_op1[22]
.sym 29244 $abc$61454$n8701
.sym 29245 $abc$61454$n5778
.sym 29246 $false
.sym 29249 soc.cpu.reg_op1[20]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29255 $abc$61454$n4228
.sym 29256 $abc$61454$n7128
.sym 29257 $abc$61454$n6952
.sym 29258 $false
.sym 29336 soc.cpu.instr_jal
.sym 29337 soc.cpu.decoded_imm_uj[4]
.sym 29338 $abc$61454$n4010
.sym 29339 soc.cpu.mem_rdata_q[24]
.sym 29342 soc.cpu.reg_op1[9]
.sym 29343 $abc$61454$n8688
.sym 29344 $abc$61454$n5778
.sym 29345 $false
.sym 29348 soc.cpu.reg_op1[15]
.sym 29349 $abc$61454$n8694
.sym 29350 $abc$61454$n5778
.sym 29351 $false
.sym 29354 soc.cpu.instr_lui
.sym 29355 soc.cpu.instr_auipc
.sym 29356 soc.cpu.mem_rdata_q[20]
.sym 29357 $abc$61454$n4632
.sym 29360 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 29361 soc.cpu.is_slli_srli_srai
.sym 29362 soc.cpu.is_lui_auipc_jal
.sym 29363 $false
.sym 29366 $abc$61454$n4228
.sym 29367 $abc$61454$n7128
.sym 29368 $abc$61454$n6971
.sym 29369 $false
.sym 29372 soc.cpu.reg_op1[28]
.sym 29373 $abc$61454$n8707
.sym 29374 $abc$61454$n5778
.sym 29375 $false
.sym 29378 soc.cpu.reg_op1[28]
.sym 29379 $abc$61454$n6854_1
.sym 29380 $abc$61454$n6969_1
.sym 29381 $abc$61454$n6968_1
.sym 29382 $abc$61454$n4641
.sym 29383 clk_16mhz$2$2
.sym 29384 $false
.sym 29459 soc.cpu.instr_lui
.sym 29460 soc.cpu.instr_auipc
.sym 29461 soc.cpu.mem_rdata_q[18]
.sym 29462 $abc$61454$n4632
.sym 29465 soc.cpu.instr_lui
.sym 29466 soc.cpu.instr_auipc
.sym 29467 soc.cpu.mem_rdata_q[16]
.sym 29468 $abc$61454$n4632
.sym 29471 soc.cpu.instr_lui
.sym 29472 soc.cpu.instr_auipc
.sym 29473 soc.cpu.mem_rdata_q[19]
.sym 29474 $abc$61454$n4632
.sym 29477 soc.cpu.decoded_imm_uj[18]
.sym 29478 soc.cpu.instr_jal
.sym 29479 $abc$61454$n4630
.sym 29480 $abc$61454$n4644
.sym 29483 soc.cpu.instr_jal
.sym 29484 soc.cpu.decoded_imm_uj[7]
.sym 29485 $abc$61454$n4009
.sym 29486 soc.cpu.mem_rdata_q[27]
.sym 29489 soc.cpu.instr_jal
.sym 29490 soc.cpu.decoded_imm_uj[10]
.sym 29491 $abc$61454$n4009
.sym 29492 soc.cpu.mem_rdata_q[30]
.sym 29495 soc.cpu.decoded_imm_uj[26]
.sym 29496 soc.cpu.instr_jal
.sym 29497 $abc$61454$n4630
.sym 29498 $abc$61454$n4660
.sym 29501 soc.cpu.decoded_imm_uj[23]
.sym 29502 soc.cpu.instr_jal
.sym 29503 $abc$61454$n4630
.sym 29504 $abc$61454$n4654
.sym 29505 $abc$61454$n4575$2
.sym 29506 clk_16mhz$2$2
.sym 29507 $abc$61454$n5
.sym 29582 $abc$61454$n6970_1
.sym 29583 soc.cpu.cpu_state[2]
.sym 29584 $false
.sym 29585 $false
.sym 29588 soc.cpu.decoded_rs2[4]
.sym 29589 soc.cpu.is_slli_srli_srai
.sym 29590 $abc$61454$n6988_1
.sym 29591 soc.cpu.decoded_imm[4]
.sym 29594 $abc$61454$n6999
.sym 29595 $abc$61454$n7000_1
.sym 29596 $false
.sym 29597 $false
.sym 29600 $abc$61454$n6988_1
.sym 29601 soc.cpu.decoded_imm[7]
.sym 29602 $abc$61454$n7007
.sym 29603 $false
.sym 29606 $abc$61454$n6990
.sym 29607 $abc$61454$n6991_1
.sym 29608 $false
.sym 29609 $false
.sym 29612 $abc$61454$n6988_1
.sym 29613 soc.cpu.decoded_imm[6]
.sym 29614 $abc$61454$n7005
.sym 29615 $false
.sym 29618 $abc$61454$n6996
.sym 29619 $abc$61454$n6997_1
.sym 29620 $false
.sym 29621 $false
.sym 29624 $abc$61454$n6988_1
.sym 29625 soc.cpu.decoded_imm[9]
.sym 29626 $abc$61454$n7011
.sym 29627 $false
.sym 29628 $abc$61454$n4637
.sym 29629 clk_16mhz$2$2
.sym 29630 $false
.sym 29631 $abc$61454$n5873
.sym 29632 $abc$61454$n8230
.sym 29633 $abc$61454$n7764
.sym 29634 $abc$61454$n8084
.sym 29635 $abc$61454$n8076
.sym 29636 $abc$61454$n8073
.sym 29637 $abc$61454$n9149
.sym 29638 $abc$61454$n9145
.sym 29705 $abc$61454$n7760
.sym 29706 $abc$61454$n7761
.sym 29707 $abc$61454$n5824
.sym 29708 $abc$61454$n6985_1
.sym 29711 $abc$61454$n6988_1
.sym 29712 soc.cpu.decoded_imm[18]
.sym 29713 $abc$61454$n7029
.sym 29714 $false
.sym 29717 $abc$61454$n6988_1
.sym 29718 soc.cpu.decoded_imm[16]
.sym 29719 $abc$61454$n7025
.sym 29720 $false
.sym 29723 $abc$61454$n6988_1
.sym 29724 soc.cpu.decoded_imm[26]
.sym 29725 $abc$61454$n7045_1
.sym 29726 $false
.sym 29729 $abc$61454$n6988_1
.sym 29730 soc.cpu.decoded_imm[12]
.sym 29731 $abc$61454$n7017
.sym 29732 $false
.sym 29735 $abc$61454$n6988_1
.sym 29736 soc.cpu.decoded_imm[24]
.sym 29737 $abc$61454$n7041
.sym 29738 $false
.sym 29741 $abc$61454$n6988_1
.sym 29742 soc.cpu.decoded_imm[23]
.sym 29743 $abc$61454$n7039_1
.sym 29744 $false
.sym 29747 $abc$61454$n6988_1
.sym 29748 soc.cpu.decoded_imm[21]
.sym 29749 $abc$61454$n7035
.sym 29750 $false
.sym 29751 $abc$61454$n4637
.sym 29752 clk_16mhz$2$2
.sym 29753 $false
.sym 29754 $abc$61454$n9144
.sym 29755 $abc$61454$n9143
.sym 29756 $abc$61454$n9140
.sym 29757 $abc$61454$n9138
.sym 29758 $abc$61454$n7758
.sym 29759 $abc$61454$n7759
.sym 29760 $abc$61454$n7760
.sym 29761 $abc$61454$n7762
.sym 29828 $abc$61454$n9138
.sym 29829 $abc$61454$n9139
.sym 29830 $abc$61454$n5824
.sym 29831 $abc$61454$n6985_1
.sym 29834 $abc$61454$n8084
.sym 29835 $abc$61454$n5848
.sym 29836 $abc$61454$n5824
.sym 29837 $abc$61454$n6985_1
.sym 29840 soc.cpu.instr_lui
.sym 29841 soc.cpu.reg_pc[18]
.sym 29842 soc.cpu.cpuregs_rs1[18]
.sym 29843 soc.cpu.is_lui_auipc_jal
.sym 29846 $abc$61454$n9149
.sym 29847 $abc$61454$n5857
.sym 29848 $abc$61454$n5824
.sym 29849 $abc$61454$n6985_1
.sym 29852 $abc$61454$n7758
.sym 29853 $abc$61454$n5820
.sym 29854 $abc$61454$n5824
.sym 29855 $abc$61454$n6985_1
.sym 29858 $abc$61454$n9140
.sym 29859 $abc$61454$n5842
.sym 29860 $abc$61454$n5824
.sym 29861 $abc$61454$n6985_1
.sym 29864 $abc$61454$n7759
.sym 29865 $abc$61454$n5816
.sym 29866 $abc$61454$n5824
.sym 29867 $abc$61454$n6985_1
.sym 29870 soc.cpu.cpuregs.wdata[9]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $true
.sym 29875 clk_16mhz$2$2
.sym 29876 $false
.sym 29877 $abc$61454$n8080
.sym 29878 $abc$61454$n8081
.sym 29879 $abc$61454$n8083
.sym 29880 $abc$61454$n5847
.sym 29881 $abc$61454$n5850
.sym 29882 $abc$61454$n5853
.sym 29883 $abc$61454$n5856
.sym 29884 $abc$61454$n5862
.sym 29951 $abc$61454$n5395
.sym 29952 $abc$61454$n4073
.sym 29953 $false
.sym 29954 $false
.sym 29957 $abc$61454$n5395
.sym 29958 $abc$61454$n4073
.sym 29959 $abc$61454$n6658
.sym 29960 $false
.sym 29963 $abc$61454$n4228
.sym 29964 $abc$61454$n7128
.sym 29965 $abc$61454$n6943
.sym 29966 $false
.sym 29969 $abc$61454$n9143
.sym 29970 $abc$61454$n5845
.sym 29971 $abc$61454$n5824
.sym 29972 $abc$61454$n6985_1
.sym 29975 $abc$61454$n9144
.sym 29976 $abc$61454$n8973
.sym 29977 $abc$61454$n5824
.sym 29978 $abc$61454$n6985_1
.sym 29981 $false
.sym 29982 soc.cpu.decoded_imm[0]
.sym 29983 soc.cpu.reg_op1[0]
.sym 29984 $false
.sym 29987 $abc$61454$n7764
.sym 29988 $abc$61454$n7765
.sym 29989 $abc$61454$n5824
.sym 29990 $abc$61454$n6985_1
.sym 29993 soc.cpu.reg_op1[0]
.sym 29994 $abc$61454$n6854_1
.sym 29995 $abc$61454$n6856
.sym 29996 $abc$61454$n6855
.sym 29997 $abc$61454$n4641
.sym 29998 clk_16mhz$2$2
.sym 29999 $false
.sym 30000 $abc$61454$n8972
.sym 30001 $abc$61454$n5844
.sym 30002 $abc$61454$n5841
.sym 30003 $abc$61454$n9148
.sym 30004 $abc$61454$n5819
.sym 30005 $abc$61454$n5815
.sym 30006 $abc$61454$n10175
.sym 30007 $abc$61454$n10174
.sym 30074 $abc$61454$n6857_1
.sym 30075 soc.cpu.cpu_state[2]
.sym 30076 $false
.sym 30077 $false
.sym 30080 $abc$61454$n5844
.sym 30081 $abc$61454$n5845
.sym 30082 $abc$61454$n5524
.sym 30083 $abc$61454$n5817
.sym 30086 $abc$61454$n9148
.sym 30087 $abc$61454$n9139
.sym 30088 $abc$61454$n5524
.sym 30089 $abc$61454$n5817
.sym 30092 soc.cpu.cpuregs.wdata[12]
.sym 30093 $false
.sym 30094 $false
.sym 30095 $false
.sym 30098 soc.cpu.cpuregs.wdata[7]
.sym 30099 $false
.sym 30100 $false
.sym 30101 $false
.sym 30104 soc.cpu.cpuregs.wdata[4]
.sym 30105 $false
.sym 30106 $false
.sym 30107 $false
.sym 30110 soc.cpu.pcpi_div.instr_rem
.sym 30111 soc.cpu.pcpi_div.instr_remu
.sym 30112 $abc$61454$n5126_1
.sym 30113 resetn$2
.sym 30116 soc.cpu.cpuregs.wdata[23]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $true
.sym 30121 clk_16mhz$2$2
.sym 30122 $false
.sym 30123 $abc$61454$n8074
.sym 30124 $abc$61454$n8077
.sym 30125 $abc$61454$n9136
.sym 30126 $abc$61454$n10168
.sym 30127 $abc$61454$n10169
.sym 30128 $abc$61454$n10170
.sym 30129 $abc$61454$n10171
.sym 30130 $abc$61454$n10172
.sym 30197 $abc$61454$n10168
.sym 30198 $abc$61454$n7757
.sym 30199 $abc$61454$n5824
.sym 30200 $abc$61454$n6985_1
.sym 30203 soc.cpu.cpuregs.wen
.sym 30204 $false
.sym 30205 $false
.sym 30206 $false
.sym 30215 $abc$61454$n5838
.sym 30216 $abc$61454$n5839
.sym 30217 $abc$61454$n5824
.sym 30218 $abc$61454$n6985_1
.sym 30221 $abc$61454$n5826
.sym 30222 $abc$61454$n5827
.sym 30223 $abc$61454$n5824
.sym 30224 $abc$61454$n6985_1
.sym 30227 $abc$61454$n5835
.sym 30228 $abc$61454$n5836
.sym 30229 $abc$61454$n5824
.sym 30230 $abc$61454$n6985_1
.sym 30233 $abc$61454$n10173
.sym 30234 $abc$61454$n5860
.sym 30235 $abc$61454$n5824
.sym 30236 $abc$61454$n6985_1
.sym 30239 soc.cpu.cpuregs.wen
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $true
.sym 30244 clk_16mhz$2$2
.sym 30245 $abc$61454$n1826
.sym 30246 $abc$61454$n10173
.sym 30247 $abc$61454$n5822
.sym 30248 $abc$61454$n5826
.sym 30249 $abc$61454$n5829
.sym 30250 $abc$61454$n5832
.sym 30251 $abc$61454$n5835
.sym 30252 $abc$61454$n5838
.sym 30253 $abc$61454$n9150
.sym 30320 $abc$61454$n9150
.sym 30321 $abc$61454$n9142
.sym 30322 $abc$61454$n5824
.sym 30323 $abc$61454$n6985_1
.sym 30326 $abc$61454$n10169
.sym 30327 $abc$61454$n8712
.sym 30328 $abc$61454$n5824
.sym 30329 $abc$61454$n6985_1
.sym 30332 soc.cpu.mem_rdata_q[17]
.sym 30333 soc.cpu.mem_rdata_q[18]
.sym 30334 soc.cpu.mem_rdata_q[19]
.sym 30335 $false
.sym 30338 $abc$61454$n10170
.sym 30339 $abc$61454$n7146
.sym 30340 $abc$61454$n5824
.sym 30341 $abc$61454$n6985_1
.sym 30344 soc.cpu.mem_rdata_q[28]
.sym 30345 soc.cpu.mem_rdata_q[29]
.sym 30346 soc.cpu.mem_rdata_q[31]
.sym 30347 soc.cpu.mem_rdata_q[30]
.sym 30350 $abc$61454$n10172
.sym 30351 $abc$61454$n9898
.sym 30352 $abc$61454$n5824
.sym 30353 $abc$61454$n6985_1
.sym 30356 soc.cpu.mem_rdata_q[14]
.sym 30357 $false
.sym 30358 $false
.sym 30359 $false
.sym 30362 soc.cpu.mem_rdata_q[12]
.sym 30363 $false
.sym 30364 $false
.sym 30365 $false
.sym 30366 $abc$61454$n4575$2
.sym 30367 clk_16mhz$2$2
.sym 30368 $false
.sym 30369 $abc$61454$n8140
.sym 30370 $abc$61454$n9216
.sym 30371 $abc$61454$n9155
.sym 30372 $abc$61454$n7756
.sym 30373 $abc$61454$n8711
.sym 30374 $abc$61454$n7145
.sym 30375 $abc$61454$n9146
.sym 30376 $abc$61454$n9897
.sym 30443 $abc$61454$n4605_1
.sym 30444 $abc$61454$n4604
.sym 30445 soc.cpu.mem_la_secondword
.sym 30446 $false
.sym 30449 soc.cpu.mem_rdata_q[29]
.sym 30450 soc.cpu.mem_rdata[29]
.sym 30451 soc.cpu.mem_xfer
.sym 30452 $abc$61454$n3954
.sym 30455 $abc$61454$n4335_1
.sym 30456 $abc$61454$n4329
.sym 30457 soc.cpu.mem_16bit_buffer[13]
.sym 30458 $abc$61454$n3991
.sym 30461 $abc$61454$n4322
.sym 30462 $abc$61454$n4316
.sym 30463 soc.cpu.mem_16bit_buffer[15]
.sym 30464 $abc$61454$n3991
.sym 30467 soc.cpu.mem_rdata_q[15]
.sym 30468 $abc$61454$n8045_1
.sym 30469 $abc$61454$n3954
.sym 30470 soc.cpu.mem_xfer
.sym 30473 soc.cpu.cpuregs.wdata[26]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 $abc$61454$n5257
.sym 30480 soc.cpu.mem_rdata_latched[6]
.sym 30481 $abc$61454$n5249_1
.sym 30482 $false
.sym 30485 soc.cpu.cpuregs.wdata[24]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $true
.sym 30490 clk_16mhz$2$2
.sym 30491 $false
.sym 30492 $abc$61454$n5859
.sym 30493 $abc$61454$n5869
.sym 30494 $abc$61454$n5867
.sym 30495 $abc$61454$n5865
.sym 30496 $abc$61454$n5871
.sym 30497 $abc$61454$n9290
.sym 30498 $abc$61454$n8079
.sym 30499 $abc$61454$n9141
.sym 30566 $abc$61454$n9897
.sym 30567 $abc$61454$n9898
.sym 30568 $abc$61454$n5524
.sym 30569 $abc$61454$n5817
.sym 30572 soc.cpu.latched_branch
.sym 30573 soc.cpu.latched_store
.sym 30574 $false
.sym 30575 $false
.sym 30578 $abc$61454$n9146
.sym 30579 $abc$61454$n9147
.sym 30580 $abc$61454$n5524
.sym 30581 $abc$61454$n5817
.sym 30584 soc.cpu.cpu_state[3]
.sym 30585 $abc$61454$n11019
.sym 30586 soc.cpu.cpu_state[1]
.sym 30587 soc.cpu.irq_pending[15]
.sym 30590 soc.cpu.mem_do_prefetch
.sym 30591 $abc$61454$n4022
.sym 30592 $false
.sym 30593 $false
.sym 30596 resetn$2
.sym 30597 $abc$61454$n4827
.sym 30598 $false
.sym 30599 $false
.sym 30602 $abc$61454$n5865
.sym 30603 $abc$61454$n5830
.sym 30604 $abc$61454$n5524
.sym 30605 $abc$61454$n5817
.sym 30608 soc.cpu.mem_wdata[15]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$61454$n4820
.sym 30613 clk_16mhz$2$2
.sym 30614 $abc$61454$n17$2
.sym 30619 soc.memory.rdata[15]
.sym 30689 soc.cpu.mem_rdata_q[17]
.sym 30690 soc.cpu.mem_rdata[17]
.sym 30691 soc.cpu.mem_xfer
.sym 30692 $false
.sym 30695 $abc$61454$n4590_1
.sym 30696 $abc$61454$n3999
.sym 30697 soc.cpu.mem_la_secondword
.sym 30698 $false
.sym 30701 soc.cpu.mem_rdata_q[1]
.sym 30702 $abc$61454$n8011
.sym 30703 $abc$61454$n3954
.sym 30704 soc.cpu.mem_xfer
.sym 30707 soc.cpu.mem_rdata_q[16]
.sym 30708 soc.cpu.mem_rdata[16]
.sym 30709 soc.cpu.mem_xfer
.sym 30710 $false
.sym 30713 soc.cpu.mem_rdata[16]
.sym 30714 $false
.sym 30715 $false
.sym 30716 $false
.sym 30719 soc.cpu.mem_rdata[31]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 soc.cpu.mem_rdata[17]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30731 soc.cpu.mem_rdata[29]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$61454$n4530
.sym 30736 clk_16mhz$2$2
.sym 30737 $false
.sym 30742 soc.memory.rdata[14]
.sym 30812 $abc$61454$n4014
.sym 30813 resetn$2
.sym 30814 soc.cpu.pcpi_valid
.sym 30815 $false
.sym 30818 $abc$61454$n4228
.sym 30819 $abc$61454$n4474
.sym 30820 $abc$61454$n7059
.sym 30821 $false
.sym 30824 soc.cpu.cpu_state[0]
.sym 30825 soc.cpu.cpu_state[4]
.sym 30826 soc.cpu.latched_store
.sym 30827 $false
.sym 30830 soc.cpu.mem_valid
.sym 30831 $abc$61454$n10278
.sym 30832 $false
.sym 30833 $false
.sym 30836 soc.cpu.pcpi_insn[14]
.sym 30837 soc.cpu.pcpi_insn[13]
.sym 30838 soc.cpu.pcpi_insn[12]
.sym 30839 $false
.sym 30842 soc.cpu.pcpi_insn[13]
.sym 30843 soc.cpu.pcpi_insn[14]
.sym 30844 soc.cpu.pcpi_insn[12]
.sym 30845 $false
.sym 30848 soc.cpu.pcpi_insn[14]
.sym 30849 soc.cpu.pcpi_insn[12]
.sym 30850 soc.cpu.pcpi_insn[13]
.sym 30851 $false
.sym 30854 soc.cpu.pcpi_insn[13]
.sym 30855 soc.cpu.pcpi_insn[14]
.sym 30856 soc.cpu.pcpi_insn[12]
.sym 30857 $false
.sym 30858 $true
.sym 30859 clk_16mhz$2$2
.sym 30860 $abc$61454$n11
.sym 30865 soc.memory.rdata[19]
.sym 30935 soc.spimemio.xfer.dummy_count[0]
.sym 30936 soc.spimemio.xfer.dummy_count[1]
.sym 30937 soc.spimemio.xfer.dummy_count[2]
.sym 30938 soc.spimemio.xfer.dummy_count[3]
.sym 30941 soc.spimemio.xfer.flash_clk
.sym 30942 $false
.sym 30943 $false
.sym 30944 $false
.sym 30953 $false
.sym 30954 soc.spimemio.xfer.dummy_count[0]
.sym 30955 $abc$61454$n5789
.sym 30956 $false
.sym 30959 soc.spimemio.din_data[2]
.sym 30960 soc.spimemio.din_rd
.sym 30961 $abc$61454$n9282
.sym 30962 $abc$61454$n4295
.sym 30965 soc.spimemio.din_data[0]
.sym 30966 soc.spimemio.din_rd
.sym 30967 $abc$61454$n9276
.sym 30968 $abc$61454$n4295
.sym 30971 soc.spimemio.din_data[3]
.sym 30972 soc.spimemio.din_rd
.sym 30973 $abc$61454$n9285
.sym 30974 $abc$61454$n4295
.sym 30977 soc.spimemio.din_data[1]
.sym 30978 soc.spimemio.din_rd
.sym 30979 $abc$61454$n9279
.sym 30980 $abc$61454$n4295
.sym 30981 $abc$61454$n4766
.sym 30982 clk_16mhz$2$2
.sym 30983 $abc$61454$n15
.sym 30988 soc.memory.rdata[18]
.sym 31058 $abc$61454$n8141
.sym 31059 $abc$61454$n8142
.sym 31060 soc.cpu.cpu_state[2]
.sym 31061 $false
.sym 31064 soc.cpu.pcpi_div.pcpi_wr
.sym 31065 soc.cpu.pcpi_mul.pcpi_wr
.sym 31066 $abc$61454$n4047
.sym 31067 $false
.sym 31070 soc.cpu.cpu_state[5]
.sym 31071 soc.cpu.cpu_state[4]
.sym 31072 $abc$61454$n4030
.sym 31073 $abc$61454$n4021
.sym 31076 $abc$61454$n4047
.sym 31077 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31078 $false
.sym 31079 $false
.sym 31082 $abc$61454$n4461
.sym 31083 $abc$61454$n4058
.sym 31084 $false
.sym 31085 $false
.sym 31088 $abc$61454$n4070
.sym 31089 soc.cpu.is_sb_sh_sw
.sym 31090 soc.cpu.mem_do_prefetch
.sym 31091 $abc$61454$n4066
.sym 31094 $abc$61454$n4046
.sym 31095 $abc$61454$n4058
.sym 31096 $abc$61454$n4066
.sym 31097 soc.cpu.is_sb_sh_sw
.sym 31100 soc.cpu.mem_wdata[13]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$61454$n4820
.sym 31105 clk_16mhz$2$2
.sym 31106 $abc$61454$n17$2
.sym 31111 soc.memory.rdata[17]
.sym 31181 $abc$61454$n4030
.sym 31182 $abc$61454$n4046
.sym 31183 soc.cpu.cpu_state[2]
.sym 31184 $false
.sym 31193 $abc$61454$n4030
.sym 31194 $abc$61454$n4045
.sym 31195 soc.cpu.cpu_state[2]
.sym 31196 $false
.sym 31199 $abc$61454$n4021
.sym 31200 $abc$61454$n4030
.sym 31201 soc.cpu.cpu_state[5]
.sym 31202 $abc$61454$n5008
.sym 31211 $abc$61454$n4021
.sym 31212 $abc$61454$n4030
.sym 31213 soc.cpu.cpu_state[4]
.sym 31214 $abc$61454$n4029
.sym 31223 soc.cpu.cpuregs.wdata[20]
.sym 31224 $false
.sym 31225 $false
.sym 31226 $false
.sym 31227 $true
.sym 31228 clk_16mhz$2$2
.sym 31229 $false
.sym 31234 soc.memory.rdata[16]
.sym 31304 soc.cpu.mem_addr[24]
.sym 31305 soc.cpu.mem_addr[25]
.sym 31306 $false
.sym 31307 $false
.sym 31310 $abc$61454$n10271
.sym 31311 soc.cpu.mem_valid
.sym 31312 iomem_ready
.sym 31313 $false
.sym 31316 $abc$61454$n4994
.sym 31317 $abc$61454$n3897
.sym 31318 soc.cpu.mem_addr[24]
.sym 31319 $false
.sym 31322 soc.cpu.mem_addr[27]
.sym 31323 $abc$61454$n4996_1
.sym 31324 $abc$61454$n4994
.sym 31325 soc.cpu.mem_addr[26]
.sym 31328 iomem_ready
.sym 31329 $abc$61454$n10271
.sym 31330 soc.cpu.mem_valid
.sym 31331 $abc$61454$n3896
.sym 31340 soc.cpu.mem_wdata[14]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31350 $abc$61454$n4820
.sym 31351 clk_16mhz$2$2
.sym 31352 $abc$61454$n17$2
.sym 31357 soc.memory.rdata[21]
.sym 31427 $abc$61454$n4061
.sym 31428 soc.cpu.cpuregs_rs1[24]
.sym 31429 $abc$61454$n7363
.sym 31430 $false
.sym 31439 soc.cpu.pcpi_mul.instr_mulhsu
.sym 31440 soc.cpu.pcpi_mul.instr_mulh
.sym 31441 soc.cpu.reg_op1[31]
.sym 31442 $false
.sym 31445 $abc$61454$n4061
.sym 31446 soc.cpu.cpuregs_rs1[23]
.sym 31447 $abc$61454$n7351_1
.sym 31448 $false
.sym 31451 soc.cpu.cpu_state[2]
.sym 31452 soc.cpu.instr_maskirq
.sym 31453 resetn$2
.sym 31454 $false
.sym 31457 soc.cpu.mem_wdata[22]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31463 soc.cpu.mem_wdata[19]
.sym 31464 $false
.sym 31465 $false
.sym 31466 $false
.sym 31469 soc.cpu.mem_wdata[20]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $abc$61454$n4669
.sym 31474 clk_16mhz$2$2
.sym 31475 $abc$61454$n17$2
.sym 31480 soc.memory.rdata[20]
.sym 31550 soc.cpu.pcpi_mul.rs1[16]
.sym 31551 soc.cpu.reg_op1[15]
.sym 31552 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31553 $false
.sym 31556 soc.cpu.pcpi_mul.rs1[25]
.sym 31557 soc.cpu.reg_op1[24]
.sym 31558 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31559 $false
.sym 31562 soc.cpu.pcpi_mul.rs1[20]
.sym 31563 soc.cpu.reg_op1[19]
.sym 31564 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31565 $false
.sym 31568 soc.cpu.pcpi_mul.rs1[21]
.sym 31569 soc.cpu.reg_op1[20]
.sym 31570 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31571 $false
.sym 31574 soc.cpu.pcpi_mul.rs1[7]
.sym 31575 soc.cpu.reg_op1[6]
.sym 31576 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31577 $false
.sym 31580 soc.cpu.pcpi_mul.rs1[26]
.sym 31581 soc.cpu.reg_op1[25]
.sym 31582 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31583 $false
.sym 31586 soc.cpu.pcpi_mul.rs1[19]
.sym 31587 soc.cpu.reg_op1[18]
.sym 31588 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31589 $false
.sym 31592 soc.cpu.pcpi_mul.rs1[12]
.sym 31593 soc.cpu.reg_op1[11]
.sym 31594 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31595 $false
.sym 31596 resetn$2
.sym 31597 clk_16mhz$2$2
.sym 31598 $false
.sym 31603 soc.memory.rdata[23]
.sym 31679 soc.cpu.cpuregs_rs1[2]
.sym 31680 $false
.sym 31681 $false
.sym 31682 $false
.sym 31691 soc.cpu.cpuregs_rs1[8]
.sym 31692 $false
.sym 31693 $false
.sym 31694 $false
.sym 31715 soc.cpu.cpuregs_rs1[21]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$61454$n4635
.sym 31720 clk_16mhz$2$2
.sym 31721 $abc$61454$n17$2
.sym 31726 soc.memory.rdata[22]
.sym 31796 soc.cpu.pcpi_mul.rs2[7]
.sym 31797 soc.cpu.pcpi_mul.rs1[0]
.sym 31798 soc.cpu.pcpi_mul.rd[7]
.sym 31799 soc.cpu.pcpi_mul.rdx[7]
.sym 31802 soc.cpu.pcpi_mul.rd[7]
.sym 31803 soc.cpu.pcpi_mul.rdx[7]
.sym 31804 soc.cpu.pcpi_mul.rs1[0]
.sym 31805 soc.cpu.pcpi_mul.rs2[7]
.sym 31808 soc.cpu.pcpi_mul.rs2[6]
.sym 31809 soc.cpu.reg_op2[7]
.sym 31810 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31811 $false
.sym 31814 soc.cpu.pcpi_mul.rs2[0]
.sym 31815 soc.cpu.reg_op2[1]
.sym 31816 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31817 $false
.sym 31820 soc.cpu.pcpi_mul.rs1[2]
.sym 31821 soc.cpu.reg_op1[1]
.sym 31822 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31823 $false
.sym 31826 soc.cpu.pcpi_mul.rs2[8]
.sym 31827 soc.cpu.reg_op2[9]
.sym 31828 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31829 $false
.sym 31832 soc.cpu.pcpi_mul.rs2[7]
.sym 31833 soc.cpu.reg_op2[8]
.sym 31834 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31835 $false
.sym 31838 soc.cpu.pcpi_mul.rs2[5]
.sym 31839 soc.cpu.reg_op2[6]
.sym 31840 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31841 $false
.sym 31842 resetn$2
.sym 31843 clk_16mhz$2$2
.sym 31844 $false
.sym 31881 $false
.sym 31918 $auto$maccmap.cc:240:synth$11531.C[2]
.sym 31920 $abc$61454$n10249
.sym 31921 $abc$61454$n10251
.sym 31924 $auto$maccmap.cc:240:synth$11531.C[3]
.sym 31925 $false
.sym 31926 $abc$61454$n11246
.sym 31927 $abc$61454$n11235
.sym 31928 $auto$maccmap.cc:240:synth$11531.C[2]
.sym 31930 $auto$maccmap.cc:240:synth$11531.C[4]
.sym 31931 $false
.sym 31932 $abc$61454$n11248
.sym 31933 $abc$61454$n11238
.sym 31934 $auto$maccmap.cc:240:synth$11531.C[3]
.sym 31937 $false
.sym 31938 $false
.sym 31939 $abc$61454$n11241
.sym 31940 $auto$maccmap.cc:240:synth$11531.C[4]
.sym 31949 $abc$61454$n10249
.sym 31950 $abc$61454$n10251
.sym 31951 $false
.sym 31952 $false
.sym 31955 $false
.sym 31956 $abc$61454$n11309
.sym 31957 $false
.sym 31958 $false
.sym 31965 resetn$2
.sym 31966 clk_16mhz$2$2
.sym 31967 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32042 soc.cpu.pcpi_mul.rs2[6]
.sym 32043 soc.cpu.pcpi_mul.rs1[0]
.sym 32044 soc.cpu.pcpi_mul.rd[6]
.sym 32045 soc.cpu.pcpi_mul.rdx[6]
.sym 32048 soc.cpu.pcpi_mul.rs2[32]
.sym 32049 soc.cpu.pcpi_mul.rs1[0]
.sym 32050 soc.cpu.pcpi_mul.rd[32]
.sym 32051 soc.cpu.pcpi_mul.rdx[32]
.sym 32054 soc.cpu.pcpi_mul.rd[6]
.sym 32055 soc.cpu.pcpi_mul.rdx[6]
.sym 32056 soc.cpu.pcpi_mul.rs1[0]
.sym 32057 soc.cpu.pcpi_mul.rs2[6]
.sym 32060 soc.cpu.pcpi_mul.rd[5]
.sym 32061 soc.cpu.pcpi_mul.rdx[5]
.sym 32062 soc.cpu.pcpi_mul.rs1[0]
.sym 32063 soc.cpu.pcpi_mul.rs2[5]
.sym 32066 soc.cpu.pcpi_mul.rs2[5]
.sym 32067 soc.cpu.pcpi_mul.rs1[0]
.sym 32068 soc.cpu.pcpi_mul.rd[5]
.sym 32069 soc.cpu.pcpi_mul.rdx[5]
.sym 32072 soc.cpu.pcpi_mul.rd[8]
.sym 32073 soc.cpu.pcpi_mul.rdx[8]
.sym 32074 soc.cpu.pcpi_mul.rs1[0]
.sym 32075 soc.cpu.pcpi_mul.rs2[8]
.sym 32078 $false
.sym 32079 $false
.sym 32080 $false
.sym 32081 $false
.sym 32084 $false
.sym 32085 $false
.sym 32086 $false
.sym 32087 $false
.sym 32088 resetn$2
.sym 32089 clk_16mhz$2$2
.sym 32090 $false
.sym 32127 $false
.sym 32164 $auto$maccmap.cc:240:synth$11546.C[2]
.sym 32166 $abc$61454$n10257
.sym 32167 $abc$61454$n10259
.sym 32170 $auto$maccmap.cc:240:synth$11546.C[3]
.sym 32171 $false
.sym 32172 $abc$61454$n11202
.sym 32173 $abc$61454$n11191
.sym 32174 $auto$maccmap.cc:240:synth$11546.C[2]
.sym 32176 $auto$maccmap.cc:240:synth$11546.C[4]
.sym 32177 $false
.sym 32178 $abc$61454$n11204
.sym 32179 $abc$61454$n11194
.sym 32180 $auto$maccmap.cc:240:synth$11546.C[3]
.sym 32183 $false
.sym 32184 $false
.sym 32185 $abc$61454$n11197
.sym 32186 $auto$maccmap.cc:240:synth$11546.C[4]
.sym 32195 $abc$61454$n10257
.sym 32196 $abc$61454$n10259
.sym 32197 $false
.sym 32198 $false
.sym 32201 $false
.sym 32202 $abc$61454$n11331
.sym 32203 $false
.sym 32204 $false
.sym 32211 resetn$2
.sym 32212 clk_16mhz$2$2
.sym 32213 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32288 soc.cpu.pcpi_mul.rd[9]
.sym 32289 soc.cpu.pcpi_mul.rdx[9]
.sym 32290 soc.cpu.pcpi_mul.rs1[0]
.sym 32291 soc.cpu.pcpi_mul.rs2[9]
.sym 32294 soc.cpu.pcpi_mul.rs1[0]
.sym 32295 soc.cpu.pcpi_mul.rs2[63]
.sym 32296 soc.cpu.pcpi_mul.rd[63]
.sym 32297 soc.cpu.pcpi_mul.rdx[63]
.sym 32300 soc.cpu.pcpi_mul.rs2[9]
.sym 32301 soc.cpu.pcpi_mul.rs1[0]
.sym 32302 soc.cpu.pcpi_mul.rd[9]
.sym 32303 soc.cpu.pcpi_mul.rdx[9]
.sym 32306 soc.cpu.reg_op2[31]
.sym 32307 soc.cpu.pcpi_mul.instr_mulh
.sym 32308 soc.cpu.pcpi_mul.rs2[31]
.sym 32309 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32312 $false
.sym 32313 $false
.sym 32314 $false
.sym 32315 $false
.sym 32318 $false
.sym 32319 $false
.sym 32320 $false
.sym 32321 $false
.sym 32324 $false
.sym 32325 $false
.sym 32326 $false
.sym 32327 $false
.sym 32334 resetn$2
.sym 32335 clk_16mhz$2$2
.sym 32336 $false
.sym 32429 soc.cpu.reg_op2[31]
.sym 32430 soc.cpu.pcpi_mul.instr_mulh
.sym 32431 soc.cpu.pcpi_mul.rs2[62]
.sym 32432 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32457 resetn$2
.sym 32458 clk_16mhz$2$2
.sym 32459 $false
.sym 32540 soc.cpu.reg_op2[31]
.sym 32541 soc.cpu.pcpi_mul.instr_mulh
.sym 32542 soc.cpu.pcpi_mul.rs2[57]
.sym 32543 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32564 $false
.sym 32565 $false
.sym 32566 $false
.sym 32567 $false
.sym 32580 resetn$2
.sym 32581 clk_16mhz$2$2
.sym 32582 $false
.sym 32686 $abc$61454$n10470
.sym 32759 $abc$61454$n10473
.sym 32761 $abc$61454$n10483
.sym 32763 $abc$61454$n6877
.sym 32764 $abc$61454$n10478
.sym 32765 soc.cpu.reg_op1[2]
.sym 32766 soc.cpu.reg_op1[5]
.sym 32898 $abc$61454$n10489
.sym 32899 $abc$61454$n10476
.sym 32902 $abc$61454$n10486
.sym 32903 $abc$61454$n6876
.sym 32904 $abc$61454$n7757
.sym 33000 $abc$61454$n4636_1
.sym 33001 $abc$61454$n10490
.sym 33003 $abc$61454$n5816_1
.sym 33004 $abc$61454$n10485
.sym 33005 $abc$61454$n10497
.sym 33006 soc.cpu.latched_compr
.sym 33101 $abc$61454$n6865
.sym 33102 $abc$61454$n5838_1
.sym 33103 $abc$61454$n5824_1
.sym 33104 $abc$61454$n10494
.sym 33105 $abc$61454$n6866_1
.sym 33106 $abc$61454$n6929_1
.sym 33107 soc.cpu.reg_op2[10]
.sym 33203 $abc$61454$n4666_1
.sym 33204 $abc$61454$n4652
.sym 33205 $abc$61454$n4664
.sym 33206 $abc$61454$n4066
.sym 33207 $abc$61454$n4650
.sym 33208 soc.cpu.decoded_imm[11]
.sym 33209 soc.cpu.decoded_imm[4]
.sym 33210 soc.cpu.decoded_imm[28]
.sym 33305 $abc$61454$n7003_1
.sym 33306 $abc$61454$n4642
.sym 33307 soc.cpu.decoded_imm[16]
.sym 33308 soc.cpu.decoded_imm[6]
.sym 33309 soc.cpu.decoded_imm[17]
.sym 33310 soc.cpu.decoded_imm[19]
.sym 33311 soc.cpu.decoded_imm[29]
.sym 33312 soc.cpu.decoded_imm[5]
.sym 33407 soc.cpu.reg_op2[19]
.sym 33408 soc.cpu.reg_op2[8]
.sym 33409 soc.cpu.reg_op2[11]
.sym 33410 soc.cpu.reg_op2[27]
.sym 33411 soc.cpu.reg_op2[22]
.sym 33412 soc.cpu.reg_op2[17]
.sym 33413 soc.cpu.reg_op2[15]
.sym 33414 soc.cpu.reg_op2[13]
.sym 33509 $abc$61454$n6878_1
.sym 33510 $abc$61454$n7013
.sym 33511 $abc$61454$n7015_1
.sym 33512 $abc$61454$n5851
.sym 33514 $abc$61454$n5842
.sym 33515 $abc$61454$n5854
.sym 33516 $abc$61454$n7761
.sym 33611 $abc$61454$n7021_1
.sym 33612 soc.cpu.reg_op2[30]
.sym 33613 soc.cpu.reg_op2[20]
.sym 33614 soc.cpu.reg_op2[5]
.sym 33615 soc.cpu.reg_op2[28]
.sym 33616 soc.cpu.reg_op2[14]
.sym 33617 soc.cpu.reg_op2[25]
.sym 33618 soc.cpu.reg_op2[29]
.sym 33619 $abc$61454$n10281
.sym 33620 $abc$61454$n10281
.sym 33621 $abc$61454$n10281
.sym 33622 $abc$61454$n10281
.sym 33623 $abc$61454$n10281
.sym 33624 $abc$61454$n10281
.sym 33625 $abc$61454$n10281
.sym 33626 $abc$61454$n10281
.sym 33627 $abc$61454$n6336
.sym 33628 $abc$61454$n6338
.sym 33629 $false
.sym 33630 $abc$61454$n6340
.sym 33631 $abc$61454$n6342
.sym 33632 $abc$61454$n6344
.sym 33633 $false
.sym 33634 $false
.sym 33635 $false
.sym 33636 $false
.sym 33637 $false
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 soc.cpu.cpuregs.wdata[10]
.sym 33642 soc.cpu.cpuregs.wdata[11]
.sym 33643 soc.cpu.cpuregs.wdata[12]
.sym 33644 soc.cpu.cpuregs.wdata[13]
.sym 33645 soc.cpu.cpuregs.wdata[14]
.sym 33646 soc.cpu.cpuregs.wdata[15]
.sym 33647 soc.cpu.cpuregs.wdata[8]
.sym 33648 soc.cpu.cpuregs.wdata[9]
.sym 33713 $abc$61454$n6984
.sym 33714 soc.cpu.cpuregs_rs1[9]
.sym 33715 $abc$61454$n7009_1
.sym 33716 $abc$61454$n7023
.sym 33717 $abc$61454$n4393
.sym 33718 soc.cpu.cpuregs_rs1[2]
.sym 33719 $abc$61454$n5863
.sym 33720 $abc$61454$n5816
.sym 33721 $abc$61454$n10281
.sym 33722 $abc$61454$n10281
.sym 33723 $abc$61454$n10281
.sym 33724 $abc$61454$n10281
.sym 33725 $abc$61454$n10281
.sym 33726 $abc$61454$n10281
.sym 33727 $abc$61454$n10281
.sym 33728 $abc$61454$n10281
.sym 33729 soc.cpu.latched_rd[0]
.sym 33730 soc.cpu.latched_rd[1]
.sym 33731 $false
.sym 33732 soc.cpu.latched_rd[2]
.sym 33733 soc.cpu.latched_rd[3]
.sym 33734 soc.cpu.latched_rd[4]
.sym 33735 $false
.sym 33736 $false
.sym 33737 $false
.sym 33738 $false
.sym 33739 $false
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.cpu.cpuregs.wen
.sym 33742 soc.cpu.cpuregs.wdata[0]
.sym 33743 soc.cpu.cpuregs.wdata[1]
.sym 33744 soc.cpu.cpuregs.wdata[2]
.sym 33745 soc.cpu.cpuregs.wdata[3]
.sym 33746 soc.cpu.cpuregs.wdata[4]
.sym 33747 soc.cpu.cpuregs.wdata[5]
.sym 33748 soc.cpu.cpuregs.wdata[6]
.sym 33749 soc.cpu.cpuregs.wdata[7]
.sym 33750 $true$2
.sym 33815 soc.cpu.cpuregs_rs1[8]
.sym 33816 soc.cpu.cpuregs_rs1[7]
.sym 33817 soc.cpu.cpuregs_rs1[1]
.sym 33818 soc.cpu.cpuregs_rs1[11]
.sym 33819 soc.cpu.cpuregs_rs1[12]
.sym 33820 soc.cpu.cpuregs_rs1[5]
.sym 33821 soc.cpu.cpuregs_rs1[10]
.sym 33822 $abc$61454$n5845
.sym 33823 $abc$61454$n10281
.sym 33824 $abc$61454$n10281
.sym 33825 $abc$61454$n10281
.sym 33826 $abc$61454$n10281
.sym 33827 $abc$61454$n10281
.sym 33828 $abc$61454$n10281
.sym 33829 $abc$61454$n10281
.sym 33830 $abc$61454$n10281
.sym 33831 $abc$61454$n6415
.sym 33832 $abc$61454$n6417
.sym 33833 $false
.sym 33834 $abc$61454$n6419
.sym 33835 $abc$61454$n6421
.sym 33836 $abc$61454$n6423
.sym 33837 $false
.sym 33838 $false
.sym 33839 $false
.sym 33840 $false
.sym 33841 $false
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 soc.cpu.cpuregs.wdata[10]
.sym 33846 soc.cpu.cpuregs.wdata[11]
.sym 33847 soc.cpu.cpuregs.wdata[12]
.sym 33848 soc.cpu.cpuregs.wdata[13]
.sym 33849 soc.cpu.cpuregs.wdata[14]
.sym 33850 soc.cpu.cpuregs.wdata[15]
.sym 33851 soc.cpu.cpuregs.wdata[8]
.sym 33852 soc.cpu.cpuregs.wdata[9]
.sym 33917 soc.cpu.cpuregs_rs1[23]
.sym 33918 soc.cpu.cpuregs_rs1[21]
.sym 33919 $abc$61454$n7053
.sym 33920 soc.cpu.cpuregs_rs1[28]
.sym 33921 $abc$61454$n5233
.sym 33922 soc.cpu.cpuregs_rs1[18]
.sym 33923 $abc$61454$n5234
.sym 33924 $abc$61454$n7055
.sym 33925 $abc$61454$n10281
.sym 33926 $abc$61454$n10281
.sym 33927 $abc$61454$n10281
.sym 33928 $abc$61454$n10281
.sym 33929 $abc$61454$n10281
.sym 33930 $abc$61454$n10281
.sym 33931 $abc$61454$n10281
.sym 33932 $abc$61454$n10281
.sym 33933 soc.cpu.latched_rd[0]
.sym 33934 soc.cpu.latched_rd[1]
.sym 33935 $false
.sym 33936 soc.cpu.latched_rd[2]
.sym 33937 soc.cpu.latched_rd[3]
.sym 33938 soc.cpu.latched_rd[4]
.sym 33939 $false
.sym 33940 $false
.sym 33941 $false
.sym 33942 $false
.sym 33943 $false
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.cpu.cpuregs.wen
.sym 33946 soc.cpu.cpuregs.wdata[0]
.sym 33947 soc.cpu.cpuregs.wdata[1]
.sym 33948 soc.cpu.cpuregs.wdata[2]
.sym 33949 soc.cpu.cpuregs.wdata[3]
.sym 33950 soc.cpu.cpuregs.wdata[4]
.sym 33951 soc.cpu.cpuregs.wdata[5]
.sym 33952 soc.cpu.cpuregs.wdata[6]
.sym 33953 soc.cpu.cpuregs.wdata[7]
.sym 33954 $true$2
.sym 34019 $abc$61454$n7037
.sym 34020 soc.cpu.cpuregs_rs1[19]
.sym 34021 $abc$61454$n7033_1
.sym 34022 $abc$61454$n7051_1
.sym 34023 $abc$61454$n5049_1
.sym 34024 $abc$61454$n7031
.sym 34025 $abc$61454$n7043
.sym 34026 $abc$61454$n5833
.sym 34027 $abc$61454$n10281
.sym 34028 $abc$61454$n10281
.sym 34029 $abc$61454$n10281
.sym 34030 $abc$61454$n10281
.sym 34031 $abc$61454$n10281
.sym 34032 $abc$61454$n10281
.sym 34033 $abc$61454$n10281
.sym 34034 $abc$61454$n10281
.sym 34035 $abc$61454$n6336
.sym 34036 $abc$61454$n6338
.sym 34037 $false
.sym 34038 $abc$61454$n6340
.sym 34039 $abc$61454$n6342
.sym 34040 $abc$61454$n6344
.sym 34041 $false
.sym 34042 $false
.sym 34043 $false
.sym 34044 $false
.sym 34045 $false
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 soc.cpu.cpuregs.wdata[26]
.sym 34050 soc.cpu.cpuregs.wdata[27]
.sym 34051 soc.cpu.cpuregs.wdata[28]
.sym 34052 soc.cpu.cpuregs.wdata[29]
.sym 34053 soc.cpu.cpuregs.wdata[30]
.sym 34054 soc.cpu.cpuregs.wdata[31]
.sym 34055 soc.cpu.cpuregs.wdata[24]
.sym 34056 soc.cpu.cpuregs.wdata[25]
.sym 34121 $abc$61454$n4335_1
.sym 34122 soc.cpu.cpuregs_rs1[26]
.sym 34123 $abc$61454$n5257
.sym 34124 $abc$61454$n5160
.sym 34125 $abc$61454$n5191
.sym 34126 $abc$61454$n4322
.sym 34127 $abc$61454$n4540
.sym 34128 $abc$61454$n4542_1
.sym 34129 $abc$61454$n10281
.sym 34130 $abc$61454$n10281
.sym 34131 $abc$61454$n10281
.sym 34132 $abc$61454$n10281
.sym 34133 $abc$61454$n10281
.sym 34134 $abc$61454$n10281
.sym 34135 $abc$61454$n10281
.sym 34136 $abc$61454$n10281
.sym 34137 soc.cpu.latched_rd[0]
.sym 34138 soc.cpu.latched_rd[1]
.sym 34139 $false
.sym 34140 soc.cpu.latched_rd[2]
.sym 34141 soc.cpu.latched_rd[3]
.sym 34142 soc.cpu.latched_rd[4]
.sym 34143 $false
.sym 34144 $false
.sym 34145 $false
.sym 34146 $false
.sym 34147 $false
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.cpu.cpuregs.wen
.sym 34150 soc.cpu.cpuregs.wdata[16]
.sym 34151 soc.cpu.cpuregs.wdata[17]
.sym 34152 soc.cpu.cpuregs.wdata[18]
.sym 34153 soc.cpu.cpuregs.wdata[19]
.sym 34154 soc.cpu.cpuregs.wdata[20]
.sym 34155 soc.cpu.cpuregs.wdata[21]
.sym 34156 soc.cpu.cpuregs.wdata[22]
.sym 34157 soc.cpu.cpuregs.wdata[23]
.sym 34158 $true$2
.sym 34223 soc.cpu.cpuregs_rs1[16]
.sym 34224 soc.cpu.cpuregs_rs1[29]
.sym 34225 soc.cpu.cpuregs_rs1[22]
.sym 34226 $abc$61454$n5045_1
.sym 34227 $abc$61454$n9142
.sym 34228 $abc$61454$n9147
.sym 34229 $abc$61454$n9137
.sym 34230 $abc$61454$n5823
.sym 34231 $abc$61454$n10281
.sym 34232 $abc$61454$n10281
.sym 34233 $abc$61454$n10281
.sym 34234 $abc$61454$n10281
.sym 34235 $abc$61454$n10281
.sym 34236 $abc$61454$n10281
.sym 34237 $abc$61454$n10281
.sym 34238 $abc$61454$n10281
.sym 34239 $abc$61454$n6415
.sym 34240 $abc$61454$n6417
.sym 34241 $false
.sym 34242 $abc$61454$n6419
.sym 34243 $abc$61454$n6421
.sym 34244 $abc$61454$n6423
.sym 34245 $false
.sym 34246 $false
.sym 34247 $false
.sym 34248 $false
.sym 34249 $false
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 soc.cpu.cpuregs.wdata[26]
.sym 34254 soc.cpu.cpuregs.wdata[27]
.sym 34255 soc.cpu.cpuregs.wdata[28]
.sym 34256 soc.cpu.cpuregs.wdata[29]
.sym 34257 soc.cpu.cpuregs.wdata[30]
.sym 34258 soc.cpu.cpuregs.wdata[31]
.sym 34259 soc.cpu.cpuregs.wdata[24]
.sym 34260 soc.cpu.cpuregs.wdata[25]
.sym 34325 $abc$61454$n5046_1
.sym 34326 $abc$61454$n4412
.sym 34327 $abc$61454$n4165
.sym 34328 $abc$61454$n4741_1
.sym 34329 $abc$61454$n4697
.sym 34330 $abc$61454$n3993
.sym 34331 soc.cpu.mem_rdata_latched[1]
.sym 34332 soc.cpu.latched_branch
.sym 34333 $abc$61454$n10281
.sym 34334 $abc$61454$n10281
.sym 34335 $abc$61454$n10281
.sym 34336 $abc$61454$n10281
.sym 34337 $abc$61454$n10281
.sym 34338 $abc$61454$n10281
.sym 34339 $abc$61454$n10281
.sym 34340 $abc$61454$n10281
.sym 34341 soc.cpu.latched_rd[0]
.sym 34342 soc.cpu.latched_rd[1]
.sym 34343 $false
.sym 34344 soc.cpu.latched_rd[2]
.sym 34345 soc.cpu.latched_rd[3]
.sym 34346 soc.cpu.latched_rd[4]
.sym 34347 $false
.sym 34348 $false
.sym 34349 $false
.sym 34350 $false
.sym 34351 $false
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.cpu.cpuregs.wen
.sym 34354 soc.cpu.cpuregs.wdata[16]
.sym 34355 soc.cpu.cpuregs.wdata[17]
.sym 34356 soc.cpu.cpuregs.wdata[18]
.sym 34357 soc.cpu.cpuregs.wdata[19]
.sym 34358 soc.cpu.cpuregs.wdata[20]
.sym 34359 soc.cpu.cpuregs.wdata[21]
.sym 34360 soc.cpu.cpuregs.wdata[22]
.sym 34361 soc.cpu.cpuregs.wdata[23]
.sym 34362 $true$2
.sym 34429 soc.cpu.instr_rdcycleh
.sym 34430 soc.cpu.instr_rdinstrh
.sym 34432 soc.cpu.instr_rdcycle
.sym 34433 soc.cpu.instr_rdinstr
.sym 34434 soc.cpu.pcpi_insn[13]
.sym 34435 $undef
.sym 34436 $undef
.sym 34437 $undef
.sym 34438 $undef
.sym 34439 $undef
.sym 34440 $undef
.sym 34441 $undef
.sym 34442 $undef
.sym 34443 soc.cpu.mem_addr[2]
.sym 34444 soc.cpu.mem_addr[3]
.sym 34445 soc.cpu.mem_addr[12]
.sym 34446 soc.cpu.mem_addr[4]
.sym 34447 soc.cpu.mem_addr[5]
.sym 34448 soc.cpu.mem_addr[6]
.sym 34449 soc.cpu.mem_addr[7]
.sym 34450 soc.cpu.mem_addr[8]
.sym 34451 soc.cpu.mem_addr[9]
.sym 34452 soc.cpu.mem_addr[10]
.sym 34453 soc.cpu.mem_addr[11]
.sym 34454 clk_16mhz$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 $undef
.sym 34458 soc.cpu.mem_wdata[15]
.sym 34459 $undef
.sym 34460 $undef
.sym 34461 $undef
.sym 34462 $undef
.sym 34463 $undef
.sym 34464 $undef
.sym 34529 $abc$61454$n3
.sym 34531 $abc$61454$n4061
.sym 34532 $abc$61454$n4068
.sym 34534 $abc$61454$n4484
.sym 34535 soc.cpu.cpu_state[3]
.sym 34536 soc.cpu.pcpi_mul.pcpi_wait
.sym 34537 $undef
.sym 34538 $undef
.sym 34539 $undef
.sym 34540 $undef
.sym 34541 $undef
.sym 34542 $undef
.sym 34543 $undef
.sym 34544 $undef
.sym 34545 soc.cpu.mem_addr[2]
.sym 34546 soc.cpu.mem_addr[3]
.sym 34547 soc.cpu.mem_addr[12]
.sym 34548 soc.cpu.mem_addr[4]
.sym 34549 soc.cpu.mem_addr[5]
.sym 34550 soc.cpu.mem_addr[6]
.sym 34551 soc.cpu.mem_addr[7]
.sym 34552 soc.cpu.mem_addr[8]
.sym 34553 soc.cpu.mem_addr[9]
.sym 34554 soc.cpu.mem_addr[10]
.sym 34555 soc.cpu.mem_addr[11]
.sym 34556 clk_16mhz$2$2
.sym 34557 soc.memory.wen[1]
.sym 34558 $undef
.sym 34559 $undef
.sym 34560 $undef
.sym 34561 soc.cpu.mem_wdata[14]
.sym 34562 $undef
.sym 34563 $undef
.sym 34564 $undef
.sym 34565 $undef
.sym 34566 $true$2
.sym 34635 $abc$61454$n4070
.sym 34636 $abc$61454$n4069
.sym 34637 $abc$61454$n8142
.sym 34638 soc.cpu.pcpi_mul.pcpi_wr
.sym 34639 $undef
.sym 34640 $undef
.sym 34641 $undef
.sym 34642 $undef
.sym 34643 $undef
.sym 34644 $undef
.sym 34645 $undef
.sym 34646 $undef
.sym 34647 soc.cpu.mem_addr[2]
.sym 34648 soc.cpu.mem_addr[3]
.sym 34649 soc.cpu.mem_addr[12]
.sym 34650 soc.cpu.mem_addr[4]
.sym 34651 soc.cpu.mem_addr[5]
.sym 34652 soc.cpu.mem_addr[6]
.sym 34653 soc.cpu.mem_addr[7]
.sym 34654 soc.cpu.mem_addr[8]
.sym 34655 soc.cpu.mem_addr[9]
.sym 34656 soc.cpu.mem_addr[10]
.sym 34657 soc.cpu.mem_addr[11]
.sym 34658 clk_16mhz$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 $undef
.sym 34662 soc.cpu.mem_wdata[19]
.sym 34663 $undef
.sym 34664 $undef
.sym 34665 $undef
.sym 34666 $undef
.sym 34667 $undef
.sym 34668 $undef
.sym 34733 soc.cpu.irq_mask[1]
.sym 34736 soc.cpu.irq_mask[23]
.sym 34739 soc.cpu.irq_mask[16]
.sym 34741 $undef
.sym 34742 $undef
.sym 34743 $undef
.sym 34744 $undef
.sym 34745 $undef
.sym 34746 $undef
.sym 34747 $undef
.sym 34748 $undef
.sym 34749 soc.cpu.mem_addr[2]
.sym 34750 soc.cpu.mem_addr[3]
.sym 34751 soc.cpu.mem_addr[12]
.sym 34752 soc.cpu.mem_addr[4]
.sym 34753 soc.cpu.mem_addr[5]
.sym 34754 soc.cpu.mem_addr[6]
.sym 34755 soc.cpu.mem_addr[7]
.sym 34756 soc.cpu.mem_addr[8]
.sym 34757 soc.cpu.mem_addr[9]
.sym 34758 soc.cpu.mem_addr[10]
.sym 34759 soc.cpu.mem_addr[11]
.sym 34760 clk_16mhz$2$2
.sym 34761 soc.memory.wen[2]
.sym 34762 $undef
.sym 34763 $undef
.sym 34764 $undef
.sym 34765 soc.cpu.mem_wdata[18]
.sym 34766 $undef
.sym 34767 $undef
.sym 34768 $undef
.sym 34769 $undef
.sym 34770 $true$2
.sym 34836 $abc$61454$n536
.sym 34841 iomem_rdata[20]
.sym 34843 $undef
.sym 34844 $undef
.sym 34845 $undef
.sym 34846 $undef
.sym 34847 $undef
.sym 34848 $undef
.sym 34849 $undef
.sym 34850 $undef
.sym 34851 soc.cpu.mem_addr[2]
.sym 34852 soc.cpu.mem_addr[3]
.sym 34853 soc.cpu.mem_addr[12]
.sym 34854 soc.cpu.mem_addr[4]
.sym 34855 soc.cpu.mem_addr[5]
.sym 34856 soc.cpu.mem_addr[6]
.sym 34857 soc.cpu.mem_addr[7]
.sym 34858 soc.cpu.mem_addr[8]
.sym 34859 soc.cpu.mem_addr[9]
.sym 34860 soc.cpu.mem_addr[10]
.sym 34861 soc.cpu.mem_addr[11]
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 $undef
.sym 34866 soc.cpu.mem_wdata[17]
.sym 34867 $undef
.sym 34868 $undef
.sym 34869 $undef
.sym 34870 $undef
.sym 34871 $undef
.sym 34872 $undef
.sym 34937 $abc$61454$n4059
.sym 34940 soc.cpu.pcpi_mul.rs1[5]
.sym 34943 soc.cpu.pcpi_mul.rs1[4]
.sym 34944 soc.cpu.pcpi_mul.rs1[3]
.sym 34945 $undef
.sym 34946 $undef
.sym 34947 $undef
.sym 34948 $undef
.sym 34949 $undef
.sym 34950 $undef
.sym 34951 $undef
.sym 34952 $undef
.sym 34953 soc.cpu.mem_addr[2]
.sym 34954 soc.cpu.mem_addr[3]
.sym 34955 soc.cpu.mem_addr[12]
.sym 34956 soc.cpu.mem_addr[4]
.sym 34957 soc.cpu.mem_addr[5]
.sym 34958 soc.cpu.mem_addr[6]
.sym 34959 soc.cpu.mem_addr[7]
.sym 34960 soc.cpu.mem_addr[8]
.sym 34961 soc.cpu.mem_addr[9]
.sym 34962 soc.cpu.mem_addr[10]
.sym 34963 soc.cpu.mem_addr[11]
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.memory.wen[2]
.sym 34966 $undef
.sym 34967 $undef
.sym 34968 $undef
.sym 34969 soc.cpu.mem_wdata[16]
.sym 34970 $undef
.sym 34971 $undef
.sym 34972 $undef
.sym 34973 $undef
.sym 34974 $true$2
.sym 35039 soc.cpu.pcpi_mul.rs1[16]
.sym 35040 soc.cpu.pcpi_mul.rs1[23]
.sym 35041 soc.cpu.pcpi_mul.rs1[2]
.sym 35042 soc.cpu.pcpi_mul.rs1[17]
.sym 35043 soc.cpu.pcpi_mul.rs1[21]
.sym 35044 soc.cpu.pcpi_mul.rs1[22]
.sym 35045 soc.cpu.pcpi_mul.rs1[26]
.sym 35046 soc.cpu.pcpi_mul.rs1[27]
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 soc.cpu.mem_addr[12]
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 soc.cpu.mem_addr[11]
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 $undef
.sym 35070 soc.cpu.mem_wdata[21]
.sym 35071 $undef
.sym 35072 $undef
.sym 35073 $undef
.sym 35074 $undef
.sym 35075 $undef
.sym 35076 $undef
.sym 35147 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 soc.cpu.mem_addr[12]
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 soc.cpu.mem_addr[11]
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.memory.wen[2]
.sym 35170 $undef
.sym 35171 $undef
.sym 35172 $undef
.sym 35173 soc.cpu.mem_wdata[20]
.sym 35174 $undef
.sym 35175 $undef
.sym 35176 $undef
.sym 35177 $undef
.sym 35178 $true$2
.sym 35243 $abc$61454$n11348
.sym 35244 $abc$61454$n11356
.sym 35245 $abc$61454$n10239
.sym 35246 $abc$61454$n11309
.sym 35248 soc.cpu.pcpi_mul.rdx[18]
.sym 35249 soc.cpu.pcpi_mul.rs1[0]
.sym 35250 soc.cpu.pcpi_mul.rdx[0]
.sym 35251 $undef
.sym 35252 $undef
.sym 35253 $undef
.sym 35254 $undef
.sym 35255 $undef
.sym 35256 $undef
.sym 35257 $undef
.sym 35258 $undef
.sym 35259 soc.cpu.mem_addr[2]
.sym 35260 soc.cpu.mem_addr[3]
.sym 35261 soc.cpu.mem_addr[12]
.sym 35262 soc.cpu.mem_addr[4]
.sym 35263 soc.cpu.mem_addr[5]
.sym 35264 soc.cpu.mem_addr[6]
.sym 35265 soc.cpu.mem_addr[7]
.sym 35266 soc.cpu.mem_addr[8]
.sym 35267 soc.cpu.mem_addr[9]
.sym 35268 soc.cpu.mem_addr[10]
.sym 35269 soc.cpu.mem_addr[11]
.sym 35270 clk_16mhz$2$2
.sym 35271 $true
.sym 35272 $true$2
.sym 35273 $undef
.sym 35274 soc.cpu.mem_wdata[23]
.sym 35275 $undef
.sym 35276 $undef
.sym 35277 $undef
.sym 35278 $undef
.sym 35279 $undef
.sym 35280 $undef
.sym 35346 soc.cpu.pcpi_mul.rd[18]
.sym 35347 soc.cpu.pcpi_mul.rd[19]
.sym 35348 soc.cpu.pcpi_mul.rdx[20]
.sym 35350 soc.cpu.pcpi_mul.rd[17]
.sym 35353 $undef
.sym 35354 $undef
.sym 35355 $undef
.sym 35356 $undef
.sym 35357 $undef
.sym 35358 $undef
.sym 35359 $undef
.sym 35360 $undef
.sym 35361 soc.cpu.mem_addr[2]
.sym 35362 soc.cpu.mem_addr[3]
.sym 35363 soc.cpu.mem_addr[12]
.sym 35364 soc.cpu.mem_addr[4]
.sym 35365 soc.cpu.mem_addr[5]
.sym 35366 soc.cpu.mem_addr[6]
.sym 35367 soc.cpu.mem_addr[7]
.sym 35368 soc.cpu.mem_addr[8]
.sym 35369 soc.cpu.mem_addr[9]
.sym 35370 soc.cpu.mem_addr[10]
.sym 35371 soc.cpu.mem_addr[11]
.sym 35372 clk_16mhz$2$2
.sym 35373 soc.memory.wen[2]
.sym 35374 $undef
.sym 35375 $undef
.sym 35376 $undef
.sym 35377 soc.cpu.mem_wdata[22]
.sym 35378 $undef
.sym 35379 $undef
.sym 35380 $undef
.sym 35381 $undef
.sym 35382 $true$2
.sym 35447 $abc$61454$n11199
.sym 35450 soc.cpu.pcpi_mul.rs2[25]
.sym 35453 soc.cpu.pcpi_mul.rdx[1]
.sym 35454 soc.cpu.pcpi_mul.rs2[26]
.sym 35552 $abc$61454$n10235
.sym 35554 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 35556 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 35652 soc.cpu.pcpi_mul.rd[62]
.sym 35653 soc.cpu.pcpi_mul.rd[63]
.sym 35656 soc.cpu.pcpi_mul.rd[61]
.sym 35753 $abc$61454$n11092
.sym 35754 $abc$61454$n11087
.sym 35755 $abc$61454$n10221
.sym 35756 $abc$61454$n11084
.sym 35757 soc.cpu.pcpi_mul.rs2[61]
.sym 35758 soc.cpu.pcpi_mul.rs2[62]
.sym 35759 soc.cpu.pcpi_mul.rdx[62]
.sym 35760 soc.cpu.pcpi_mul.rdx[61]
.sym 35857 soc.cpu.pcpi_mul.rs2[60]
.sym 35861 soc.cpu.pcpi_mul.rs2[59]
.sym 36180 soc.cpu.reg_op1[2]
.sym 36181 $false
.sym 36182 $false
.sym 36183 $false
.sym 36217 $abc$61454$n6864
.sym 36218 $abc$61454$n6904
.sym 36221 $abc$61454$n6859
.sym 36222 soc.cpu.instr_lhu
.sym 36325 soc.cpu.reg_op1[5]
.sym 36326 $false
.sym 36327 $false
.sym 36328 $false
.sym 36337 soc.cpu.reg_op1[15]
.sym 36338 $false
.sym 36339 $false
.sym 36340 $false
.sym 36349 $abc$61454$n6878_1
.sym 36350 soc.cpu.cpu_state[2]
.sym 36351 $false
.sym 36352 $false
.sym 36355 soc.cpu.reg_op1[10]
.sym 36356 $false
.sym 36357 $false
.sym 36358 $false
.sym 36361 soc.cpu.reg_op1[2]
.sym 36362 $abc$61454$n6854_1
.sym 36363 $abc$61454$n6865
.sym 36364 $abc$61454$n6864
.sym 36367 soc.cpu.reg_op1[5]
.sym 36368 $abc$61454$n6854_1
.sym 36369 $abc$61454$n6877
.sym 36370 $abc$61454$n6876
.sym 36371 $abc$61454$n4641
.sym 36372 clk_16mhz$2$2
.sym 36373 $false
.sym 36374 $abc$61454$n6920_1
.sym 36375 $abc$61454$n6905_1
.sym 36376 $abc$61454$n6973_1
.sym 36377 soc.cpu.reg_op1[12]
.sym 36378 soc.cpu.reg_op1[29]
.sym 36379 soc.cpu.reg_op1[18]
.sym 36380 soc.cpu.reg_op1[16]
.sym 36381 soc.cpu.reg_op1[21]
.sym 36454 soc.cpu.reg_op1[21]
.sym 36455 $false
.sym 36456 $false
.sym 36457 $false
.sym 36460 soc.cpu.reg_op1[8]
.sym 36461 $false
.sym 36462 $false
.sym 36463 $false
.sym 36478 soc.cpu.reg_op1[18]
.sym 36479 $false
.sym 36480 $false
.sym 36481 $false
.sym 36484 $abc$61454$n4228
.sym 36485 $abc$61454$n7128
.sym 36486 $abc$61454$n6948
.sym 36487 $false
.sym 36490 soc.cpu.cpuregs.wdata[28]
.sym 36491 $false
.sym 36492 $false
.sym 36493 $false
.sym 36494 $true
.sym 36495 clk_16mhz$2$2
.sym 36496 $false
.sym 36497 $abc$61454$n6928
.sym 36498 $abc$61454$n6900
.sym 36499 $abc$61454$n6972_1
.sym 36500 $abc$61454$n6921
.sym 36501 $abc$61454$n6908_1
.sym 36502 $abc$61454$n4631
.sym 36503 soc.cpu.decoded_imm[12]
.sym 36504 soc.cpu.decoded_imm[14]
.sym 36577 soc.cpu.instr_lui
.sym 36578 soc.cpu.instr_auipc
.sym 36579 soc.cpu.mem_rdata_q[14]
.sym 36580 $abc$61454$n4632
.sym 36583 soc.cpu.reg_op1[22]
.sym 36584 $false
.sym 36585 $false
.sym 36586 $false
.sym 36595 soc.cpu.reg_op1[19]
.sym 36596 $abc$61454$n8698
.sym 36597 $abc$61454$n5778
.sym 36598 $false
.sym 36601 soc.cpu.reg_op1[17]
.sym 36602 $false
.sym 36603 $false
.sym 36604 $false
.sym 36607 soc.cpu.reg_op1[29]
.sym 36608 $false
.sym 36609 $false
.sym 36610 $false
.sym 36613 soc.cpu.compressed_instr
.sym 36614 $false
.sym 36615 $false
.sym 36616 $false
.sym 36617 $abc$61454$n4594
.sym 36618 clk_16mhz$2$2
.sym 36619 $false
.sym 36620 $abc$61454$n6976
.sym 36621 $abc$61454$n6960_1
.sym 36622 soc.cpu.reg_op1[19]
.sym 36623 soc.cpu.reg_op1[11]
.sym 36624 soc.cpu.reg_op1[17]
.sym 36625 soc.cpu.reg_op1[26]
.sym 36626 soc.cpu.reg_op1[9]
.sym 36627 soc.cpu.reg_op1[30]
.sym 36694 $abc$61454$n6866_1
.sym 36695 soc.cpu.cpu_state[2]
.sym 36696 $false
.sym 36697 $false
.sym 36700 soc.cpu.reg_op1[30]
.sym 36701 $abc$61454$n8709
.sym 36702 $abc$61454$n5778
.sym 36703 $false
.sym 36706 soc.cpu.reg_op1[23]
.sym 36707 $abc$61454$n8702
.sym 36708 $abc$61454$n5778
.sym 36709 $false
.sym 36712 soc.cpu.reg_op1[26]
.sym 36713 $false
.sym 36714 $false
.sym 36715 $false
.sym 36718 soc.cpu.instr_lui
.sym 36719 soc.cpu.reg_pc[2]
.sym 36720 soc.cpu.cpuregs_rs1[2]
.sym 36721 soc.cpu.is_lui_auipc_jal
.sym 36724 $abc$61454$n4228
.sym 36725 $abc$61454$n6961
.sym 36726 $abc$61454$n6930
.sym 36727 soc.cpu.cpu_state[2]
.sym 36730 $abc$61454$n6988_1
.sym 36731 soc.cpu.decoded_imm[10]
.sym 36732 $abc$61454$n7013
.sym 36733 $false
.sym 36740 $abc$61454$n4637
.sym 36741 clk_16mhz$2$2
.sym 36742 $false
.sym 36743 $abc$61454$n4634
.sym 36744 soc.cpu.decoded_imm[15]
.sym 36745 soc.cpu.decoded_imm[20]
.sym 36746 soc.cpu.decoded_imm[9]
.sym 36747 soc.cpu.decoded_imm[13]
.sym 36748 soc.cpu.decoded_imm[8]
.sym 36749 soc.cpu.decoded_imm[22]
.sym 36750 soc.cpu.decoded_imm[21]
.sym 36817 soc.cpu.instr_lui
.sym 36818 soc.cpu.instr_auipc
.sym 36819 soc.cpu.mem_rdata_q[29]
.sym 36820 $abc$61454$n4632
.sym 36823 soc.cpu.instr_lui
.sym 36824 soc.cpu.instr_auipc
.sym 36825 soc.cpu.mem_rdata_q[22]
.sym 36826 $abc$61454$n4632
.sym 36829 soc.cpu.instr_lui
.sym 36830 soc.cpu.instr_auipc
.sym 36831 soc.cpu.mem_rdata_q[28]
.sym 36832 $abc$61454$n4632
.sym 36835 soc.cpu.is_slli_srli_srai
.sym 36836 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36837 soc.cpu.is_lui_auipc_jal
.sym 36838 $false
.sym 36841 soc.cpu.instr_lui
.sym 36842 soc.cpu.instr_auipc
.sym 36843 soc.cpu.mem_rdata_q[21]
.sym 36844 $abc$61454$n4632
.sym 36847 soc.cpu.is_sb_sh_sw
.sym 36848 $abc$61454$n4010
.sym 36849 soc.cpu.mem_rdata_q[31]
.sym 36850 $abc$61454$n4628
.sym 36853 soc.cpu.is_sb_sh_sw
.sym 36854 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36855 soc.cpu.mem_rdata_q[11]
.sym 36856 $abc$61454$n4620
.sym 36859 soc.cpu.decoded_imm_uj[28]
.sym 36860 soc.cpu.instr_jal
.sym 36861 $abc$61454$n4630
.sym 36862 $abc$61454$n4664
.sym 36863 $abc$61454$n4575$2
.sym 36864 clk_16mhz$2$2
.sym 36865 $abc$61454$n5
.sym 36866 $abc$61454$n4638
.sym 36867 $abc$61454$n6893_1
.sym 36868 $abc$61454$n6901
.sym 36869 $abc$61454$n6933
.sym 36870 $abc$61454$n6961_1
.sym 36871 $abc$61454$n6906
.sym 36872 soc.cpu.instr_bltu
.sym 36873 soc.cpu.instr_bge
.sym 36940 soc.cpu.decoded_rs2[5]
.sym 36941 soc.cpu.is_slli_srli_srai
.sym 36942 $abc$61454$n6988_1
.sym 36943 soc.cpu.decoded_imm[5]
.sym 36946 soc.cpu.instr_lui
.sym 36947 soc.cpu.instr_auipc
.sym 36948 soc.cpu.mem_rdata_q[17]
.sym 36949 $abc$61454$n4632
.sym 36952 soc.cpu.decoded_imm_uj[16]
.sym 36953 soc.cpu.instr_jal
.sym 36954 $abc$61454$n4630
.sym 36955 $abc$61454$n4640
.sym 36958 soc.cpu.instr_jal
.sym 36959 soc.cpu.decoded_imm_uj[6]
.sym 36960 $abc$61454$n4009
.sym 36961 soc.cpu.mem_rdata_q[26]
.sym 36964 soc.cpu.decoded_imm_uj[17]
.sym 36965 soc.cpu.instr_jal
.sym 36966 $abc$61454$n4630
.sym 36967 $abc$61454$n4642
.sym 36970 soc.cpu.decoded_imm_uj[19]
.sym 36971 soc.cpu.instr_jal
.sym 36972 $abc$61454$n4630
.sym 36973 $abc$61454$n4646
.sym 36976 soc.cpu.decoded_imm_uj[29]
.sym 36977 soc.cpu.instr_jal
.sym 36978 $abc$61454$n4630
.sym 36979 $abc$61454$n4666_1
.sym 36982 soc.cpu.instr_jal
.sym 36983 soc.cpu.decoded_imm_uj[5]
.sym 36984 $abc$61454$n4009
.sym 36985 soc.cpu.mem_rdata_q[25]
.sym 36986 $abc$61454$n4575$2
.sym 36987 clk_16mhz$2$2
.sym 36988 $abc$61454$n5
.sym 36989 $abc$61454$n6941
.sym 36990 $abc$61454$n6946_1
.sym 36991 $abc$61454$n6925
.sym 36992 $abc$61454$n557
.sym 36993 $abc$61454$n6980
.sym 36994 soc.cpu.reg_next_pc[31]
.sym 36995 soc.cpu.reg_pc[22]
.sym 36996 soc.cpu.reg_pc[0]
.sym 37063 $abc$61454$n6988_1
.sym 37064 soc.cpu.decoded_imm[19]
.sym 37065 $abc$61454$n7031
.sym 37066 $false
.sym 37069 $abc$61454$n6988_1
.sym 37070 soc.cpu.decoded_imm[8]
.sym 37071 $abc$61454$n7009_1
.sym 37072 $false
.sym 37075 $abc$61454$n6988_1
.sym 37076 soc.cpu.decoded_imm[11]
.sym 37077 $abc$61454$n7015_1
.sym 37078 $false
.sym 37081 $abc$61454$n6988_1
.sym 37082 soc.cpu.decoded_imm[27]
.sym 37083 $abc$61454$n7047
.sym 37084 $false
.sym 37087 $abc$61454$n6988_1
.sym 37088 soc.cpu.decoded_imm[22]
.sym 37089 $abc$61454$n7037
.sym 37090 $false
.sym 37093 $abc$61454$n6988_1
.sym 37094 soc.cpu.decoded_imm[17]
.sym 37095 $abc$61454$n7027_1
.sym 37096 $false
.sym 37099 $abc$61454$n6988_1
.sym 37100 soc.cpu.decoded_imm[15]
.sym 37101 $abc$61454$n7023
.sym 37102 $false
.sym 37105 $abc$61454$n6988_1
.sym 37106 soc.cpu.decoded_imm[13]
.sym 37107 $abc$61454$n7019
.sym 37108 $false
.sym 37109 $abc$61454$n4637
.sym 37110 clk_16mhz$2$2
.sym 37111 $false
.sym 37112 $abc$61454$n6942
.sym 37113 $abc$61454$n6894
.sym 37114 $abc$61454$n6914_1
.sym 37115 $abc$61454$n6902_1
.sym 37116 $abc$61454$n6918
.sym 37117 soc.cpu.reg_pc[16]
.sym 37118 soc.cpu.reg_pc[21]
.sym 37119 soc.cpu.reg_pc[9]
.sym 37186 soc.cpu.instr_lui
.sym 37187 soc.cpu.reg_pc[5]
.sym 37188 soc.cpu.cpuregs_rs1[5]
.sym 37189 soc.cpu.is_lui_auipc_jal
.sym 37192 $abc$61454$n8073
.sym 37193 $abc$61454$n5854
.sym 37194 $abc$61454$n5824
.sym 37195 $abc$61454$n6985_1
.sym 37198 $abc$61454$n8076
.sym 37199 $abc$61454$n5851
.sym 37200 $abc$61454$n5824
.sym 37201 $abc$61454$n6985_1
.sym 37204 soc.cpu.cpuregs.wdata[11]
.sym 37205 $false
.sym 37206 $false
.sym 37207 $false
.sym 37216 soc.cpu.cpuregs.wdata[5]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 soc.cpu.cpuregs.wdata[10]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 soc.cpu.cpuregs.wdata[1]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $true
.sym 37233 clk_16mhz$2$2
.sym 37234 $false
.sym 37235 $abc$61454$n6956_1
.sym 37236 $abc$61454$n6934
.sym 37237 $abc$61454$n6926_1
.sym 37238 $abc$61454$n6922
.sym 37239 soc.cpu.decoded_imm_uj[4]
.sym 37240 soc.cpu.decoded_imm_uj[15]
.sym 37241 soc.cpu.decoded_imm_uj[8]
.sym 37242 soc.cpu.decoded_imm_uj[17]
.sym 37309 $abc$61454$n8230
.sym 37310 $abc$61454$n8082
.sym 37311 $abc$61454$n5824
.sym 37312 $abc$61454$n6985_1
.sym 37315 $abc$61454$n6988_1
.sym 37316 soc.cpu.decoded_imm[30]
.sym 37317 $abc$61454$n7053
.sym 37318 $false
.sym 37321 $abc$61454$n6988_1
.sym 37322 soc.cpu.decoded_imm[20]
.sym 37323 $abc$61454$n7033_1
.sym 37324 $false
.sym 37327 $abc$61454$n7002
.sym 37328 $abc$61454$n7003_1
.sym 37329 $false
.sym 37330 $false
.sym 37333 $abc$61454$n6988_1
.sym 37334 soc.cpu.decoded_imm[28]
.sym 37335 $abc$61454$n7049
.sym 37336 $false
.sym 37339 $abc$61454$n6988_1
.sym 37340 soc.cpu.decoded_imm[14]
.sym 37341 $abc$61454$n7021_1
.sym 37342 $false
.sym 37345 $abc$61454$n6988_1
.sym 37346 soc.cpu.decoded_imm[25]
.sym 37347 $abc$61454$n7043
.sym 37348 $false
.sym 37351 $abc$61454$n6988_1
.sym 37352 soc.cpu.decoded_imm[29]
.sym 37353 $abc$61454$n7051_1
.sym 37354 $false
.sym 37355 $abc$61454$n4637
.sym 37356 clk_16mhz$2$2
.sym 37357 $false
.sym 37358 $abc$61454$n6974_1
.sym 37359 $abc$61454$n6970_1
.sym 37360 soc.cpu.cpuregs_rs1[15]
.sym 37361 $abc$61454$n5379
.sym 37362 $abc$61454$n6962_1
.sym 37363 $abc$61454$n6658
.sym 37364 $abc$61454$n5874
.sym 37365 $abc$61454$n7763
.sym 37432 $abc$61454$n7762
.sym 37433 $abc$61454$n7763
.sym 37434 $abc$61454$n5824
.sym 37435 $abc$61454$n6985_1
.sym 37438 $abc$61454$n5856
.sym 37439 $abc$61454$n5857
.sym 37440 $abc$61454$n5524
.sym 37441 $abc$61454$n5817
.sym 37444 $abc$61454$n9145
.sym 37445 $abc$61454$n5863
.sym 37446 $abc$61454$n5824
.sym 37447 $abc$61454$n6985_1
.sym 37450 $abc$61454$n5873
.sym 37451 $abc$61454$n5874
.sym 37452 $abc$61454$n5824
.sym 37453 $abc$61454$n6985_1
.sym 37456 soc.cpu.mem_rdata_latched[0]
.sym 37457 soc.cpu.mem_rdata_latched[1]
.sym 37458 $false
.sym 37459 $false
.sym 37462 $abc$61454$n5816
.sym 37463 $abc$61454$n5815
.sym 37464 $abc$61454$n5524
.sym 37465 $abc$61454$n5817
.sym 37468 soc.cpu.cpuregs.wdata[8]
.sym 37469 $false
.sym 37470 $false
.sym 37471 $false
.sym 37474 soc.cpu.cpuregs.wdata[2]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $true
.sym 37479 clk_16mhz$2$2
.sym 37480 $false
.sym 37481 soc.cpu.cpuregs_rs1[14]
.sym 37482 soc.cpu.cpuregs_rs1[13]
.sym 37483 soc.cpu.cpuregs_rs1[0]
.sym 37484 $abc$61454$n6857_1
.sym 37485 soc.cpu.cpuregs_rs1[3]
.sym 37486 $abc$61454$n5820
.sym 37487 $abc$61454$n8082
.sym 37488 $abc$61454$n7765
.sym 37555 $abc$61454$n5862
.sym 37556 $abc$61454$n5863
.sym 37557 $abc$61454$n5524
.sym 37558 $abc$61454$n5817
.sym 37561 $abc$61454$n8972
.sym 37562 $abc$61454$n8973
.sym 37563 $abc$61454$n5524
.sym 37564 $abc$61454$n5817
.sym 37567 $abc$61454$n10175
.sym 37568 $abc$61454$n7761
.sym 37569 $abc$61454$n5524
.sym 37570 $abc$61454$n5817
.sym 37573 $abc$61454$n5850
.sym 37574 $abc$61454$n5851
.sym 37575 $abc$61454$n5524
.sym 37576 $abc$61454$n5817
.sym 37579 $abc$61454$n5847
.sym 37580 $abc$61454$n5848
.sym 37581 $abc$61454$n5524
.sym 37582 $abc$61454$n5817
.sym 37585 $abc$61454$n5841
.sym 37586 $abc$61454$n5842
.sym 37587 $abc$61454$n5524
.sym 37588 $abc$61454$n5817
.sym 37591 $abc$61454$n5853
.sym 37592 $abc$61454$n5854
.sym 37593 $abc$61454$n5524
.sym 37594 $abc$61454$n5817
.sym 37597 soc.cpu.cpuregs.wdata[6]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $true
.sym 37602 clk_16mhz$2$2
.sym 37603 $false
.sym 37604 soc.cpu.cpuregs_rs1[31]
.sym 37605 soc.cpu.cpuregs_rs1[17]
.sym 37606 soc.cpu.cpuregs_rs1[30]
.sym 37607 $abc$61454$n5827
.sym 37608 $abc$61454$n5839
.sym 37609 $abc$61454$n8078
.sym 37610 $abc$61454$n5836
.sym 37611 $abc$61454$n8075
.sym 37678 $abc$61454$n5859
.sym 37679 $abc$61454$n5860
.sym 37680 $abc$61454$n5524
.sym 37681 $abc$61454$n5817
.sym 37684 $abc$61454$n5867
.sym 37685 $abc$61454$n5827
.sym 37686 $abc$61454$n5524
.sym 37687 $abc$61454$n5817
.sym 37690 $abc$61454$n8077
.sym 37691 $abc$61454$n8078
.sym 37692 $abc$61454$n5824
.sym 37693 $abc$61454$n6985_1
.sym 37696 $abc$61454$n7756
.sym 37697 $abc$61454$n7757
.sym 37698 $abc$61454$n5524
.sym 37699 $abc$61454$n5817
.sym 37702 soc.cpu.mem_rdata_latched[12]
.sym 37703 soc.cpu.mem_rdata_latched[6]
.sym 37704 $false
.sym 37705 $false
.sym 37708 $abc$61454$n9290
.sym 37709 $abc$61454$n5836
.sym 37710 $abc$61454$n5524
.sym 37711 $abc$61454$n5817
.sym 37714 soc.cpu.mem_rdata_q[12]
.sym 37715 soc.cpu.mem_rdata_latched[12]
.sym 37716 soc.cpu.mem_xfer
.sym 37717 $false
.sym 37720 $abc$61454$n8074
.sym 37721 $abc$61454$n8075
.sym 37722 $abc$61454$n5824
.sym 37723 $abc$61454$n6985_1
.sym 37727 $abc$61454$n5059
.sym 37728 $abc$61454$n5054_1
.sym 37729 $abc$61454$n5058_1
.sym 37730 soc.cpu.mem_rdata_q[4]
.sym 37731 soc.cpu.mem_rdata_q[2]
.sym 37732 soc.cpu.mem_rdata_q[5]
.sym 37733 soc.cpu.mem_rdata_q[1]
.sym 37734 soc.cpu.mem_rdata_q[6]
.sym 37801 $abc$61454$n5823
.sym 37802 $abc$61454$n5822
.sym 37803 $abc$61454$n5824
.sym 37804 $abc$61454$n6985_1
.sym 37807 $abc$61454$n5871
.sym 37808 $abc$61454$n5833
.sym 37809 $abc$61454$n5524
.sym 37810 $abc$61454$n5817
.sym 37813 $abc$61454$n5829
.sym 37814 $abc$61454$n5830
.sym 37815 $abc$61454$n5824
.sym 37816 $abc$61454$n6985_1
.sym 37819 $abc$61454$n9136
.sym 37820 $abc$61454$n9137
.sym 37821 $abc$61454$n5824
.sym 37822 $abc$61454$n6985_1
.sym 37825 soc.cpu.mem_rdata_q[15]
.sym 37826 soc.cpu.mem_rdata_q[16]
.sym 37827 $abc$61454$n5050
.sym 37828 $false
.sym 37831 $abc$61454$n5832
.sym 37832 $abc$61454$n5833
.sym 37833 $abc$61454$n5824
.sym 37834 $abc$61454$n6985_1
.sym 37837 $abc$61454$n10171
.sym 37838 $abc$61454$n9147
.sym 37839 $abc$61454$n5824
.sym 37840 $abc$61454$n6985_1
.sym 37843 soc.cpu.cpuregs.wdata[19]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $true
.sym 37848 clk_16mhz$2$2
.sym 37849 $false
.sym 37850 soc.cpu.cpuregs_rs1[27]
.sym 37851 $abc$61454$n8123_1
.sym 37852 $abc$61454$n7119
.sym 37853 $abc$61454$n5613
.sym 37856 $abc$61454$n8712
.sym 37857 soc.cpu.decoder_trigger
.sym 37924 soc.cpu.mem_rdata_q[13]
.sym 37925 $abc$61454$n4336
.sym 37926 $abc$61454$n3954
.sym 37927 soc.cpu.mem_xfer
.sym 37930 $abc$61454$n7145
.sym 37931 $abc$61454$n7146
.sym 37932 $abc$61454$n5524
.sym 37933 $abc$61454$n5817
.sym 37936 soc.cpu.mem_rdata_q[16]
.sym 37937 $abc$61454$n5258
.sym 37938 soc.cpu.mem_xfer
.sym 37939 $false
.sym 37942 soc.cpu.mem_rdata_q[26]
.sym 37943 $abc$61454$n4558
.sym 37944 soc.cpu.mem_xfer
.sym 37945 $false
.sym 37948 soc.cpu.mem_rdata_q[28]
.sym 37949 $abc$61454$n4547
.sym 37950 soc.cpu.mem_xfer
.sym 37951 $false
.sym 37954 soc.cpu.mem_rdata_q[31]
.sym 37955 soc.cpu.mem_rdata[31]
.sym 37956 soc.cpu.mem_xfer
.sym 37957 $abc$61454$n3954
.sym 37960 soc.cpu.mem_rdata_q[31]
.sym 37961 soc.cpu.mem_rdata[31]
.sym 37962 soc.cpu.mem_la_secondword
.sym 37963 soc.cpu.mem_xfer
.sym 37966 soc.cpu.mem_rdata_q[29]
.sym 37967 soc.cpu.mem_rdata[29]
.sym 37968 soc.cpu.mem_la_secondword
.sym 37969 soc.cpu.mem_xfer
.sym 37973 $abc$61454$n5057_1
.sym 37974 $abc$61454$n5061_1
.sym 37975 $abc$61454$n8059
.sym 37977 $abc$61454$n5063_1
.sym 37978 $abc$61454$n4362
.sym 37979 $abc$61454$n5064_1
.sym 37980 iomem_rdata[15]
.sym 38047 $abc$61454$n9141
.sym 38048 $abc$61454$n9142
.sym 38049 $abc$61454$n5524
.sym 38050 $abc$61454$n5817
.sym 38053 $abc$61454$n9155
.sym 38054 $abc$61454$n9137
.sym 38055 $abc$61454$n5524
.sym 38056 $abc$61454$n5817
.sym 38059 $abc$61454$n5869
.sym 38060 $abc$61454$n5823
.sym 38061 $abc$61454$n5524
.sym 38062 $abc$61454$n5817
.sym 38065 soc.cpu.mem_rdata_q[11]
.sym 38066 soc.cpu.mem_rdata_q[21]
.sym 38067 soc.cpu.mem_rdata_q[24]
.sym 38068 $abc$61454$n5046_1
.sym 38071 soc.cpu.cpuregs.wdata[16]
.sym 38072 $false
.sym 38073 $false
.sym 38074 $false
.sym 38077 soc.cpu.cpuregs.wdata[25]
.sym 38078 $false
.sym 38079 $false
.sym 38080 $false
.sym 38083 soc.cpu.cpuregs.wdata[29]
.sym 38084 $false
.sym 38085 $false
.sym 38086 $false
.sym 38089 soc.cpu.cpuregs.wdata[22]
.sym 38090 $false
.sym 38091 $false
.sym 38092 $false
.sym 38093 $true
.sym 38094 clk_16mhz$2$2
.sym 38095 $false
.sym 38096 soc.cpu.mem_rdata_latched[0]
.sym 38097 $abc$61454$n4022
.sym 38098 $abc$61454$n4023
.sym 38099 $abc$61454$n4604
.sym 38100 $abc$61454$n4573
.sym 38101 $abc$61454$n3881
.sym 38102 $abc$61454$n3983
.sym 38103 soc.cpu.mem_16bit_buffer[7]
.sym 38170 soc.cpu.mem_rdata_q[22]
.sym 38171 soc.cpu.mem_rdata_q[23]
.sym 38172 $false
.sym 38173 $false
.sym 38176 soc.cpu.mem_rdata_q[23]
.sym 38177 soc.cpu.mem_rdata[23]
.sym 38178 soc.cpu.mem_xfer
.sym 38179 $false
.sym 38182 soc.cpu.mem_rdata_q[20]
.sym 38183 soc.cpu.mem_rdata[20]
.sym 38184 soc.cpu.mem_xfer
.sym 38185 $abc$61454$n3954
.sym 38188 soc.cpu.instr_retirq
.sym 38189 soc.cpu.latched_branch
.sym 38190 soc.cpu.cpu_state[2]
.sym 38191 $false
.sym 38194 $abc$61454$n4474
.sym 38195 soc.cpu.instr_jalr
.sym 38196 $abc$61454$n4698_1
.sym 38197 soc.cpu.cpu_state[1]
.sym 38200 soc.cpu.mem_rdata_q[17]
.sym 38201 soc.cpu.mem_rdata[17]
.sym 38202 soc.cpu.mem_xfer
.sym 38203 $abc$61454$n3954
.sym 38206 $abc$61454$n3999
.sym 38207 $abc$61454$n3993
.sym 38208 soc.cpu.mem_16bit_buffer[1]
.sym 38209 $abc$61454$n3991
.sym 38212 $abc$61454$n4700
.sym 38213 $abc$61454$n4741_1
.sym 38214 $abc$61454$n4697
.sym 38215 $false
.sym 38216 $abc$61454$n4595
.sym 38217 clk_16mhz$2$2
.sym 38218 $abc$61454$n17$2
.sym 38219 $abc$61454$n4578
.sym 38220 soc.cpu.mem_rdata_latched[3]
.sym 38221 $abc$61454$n4172
.sym 38222 $abc$61454$n7434_1
.sym 38223 $abc$61454$n4188
.sym 38224 $abc$61454$n7435
.sym 38225 $abc$61454$n4579
.sym 38226 soc.cpu.reg_out[31]
.sym 38305 soc.cpu.mem_rdata_q[21]
.sym 38306 $abc$61454$n5046_1
.sym 38307 $abc$61454$n5057_1
.sym 38308 $false
.sym 38311 soc.cpu.mem_rdata_q[20]
.sym 38312 $abc$61454$n5046_1
.sym 38313 $abc$61454$n5057_1
.sym 38314 soc.cpu.mem_rdata_q[21]
.sym 38323 soc.cpu.mem_rdata_q[21]
.sym 38324 $abc$61454$n5046_1
.sym 38325 $abc$61454$n5063_1
.sym 38326 $false
.sym 38329 soc.cpu.mem_rdata_q[20]
.sym 38330 $abc$61454$n5046_1
.sym 38331 $abc$61454$n5063_1
.sym 38332 soc.cpu.mem_rdata_q[21]
.sym 38335 soc.cpu.mem_rdata_q[13]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$61454$n4575$2
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38342 $abc$61454$n552
.sym 38343 $abc$61454$n4033
.sym 38344 $abc$61454$n4766
.sym 38346 $abc$61454$n7071
.sym 38416 soc.cpu.pcpi_mul.pcpi_wait
.sym 38417 soc.cpu.pcpi_div.pcpi_wait
.sym 38418 resetn$2
.sym 38419 soc.cpu.pcpi_valid
.sym 38428 soc.cpu.instr_retirq
.sym 38429 soc.cpu.instr_setq
.sym 38430 soc.cpu.instr_getq
.sym 38431 $false
.sym 38434 $abc$61454$n4022
.sym 38435 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 38436 soc.cpu.cpu_state[3]
.sym 38437 $false
.sym 38446 soc.cpu.pcpi_mul.instr_mulh
.sym 38447 soc.cpu.pcpi_mul.instr_mulhsu
.sym 38448 soc.cpu.pcpi_mul.instr_mulhu
.sym 38449 $false
.sym 38452 $abc$61454$n4069
.sym 38453 soc.cpu.cpu_state[2]
.sym 38454 $abc$61454$n4068
.sym 38455 $abc$61454$n4030
.sym 38458 soc.cpu.pcpi_mul.instr_mul
.sym 38459 $abc$61454$n4484
.sym 38460 $false
.sym 38461 $false
.sym 38462 $true
.sym 38463 clk_16mhz$2$2
.sym 38464 $false
.sym 38465 $abc$61454$n7346_1
.sym 38469 $abc$61454$n7347_1
.sym 38470 iomem_rdata[13]
.sym 38472 iomem_rdata[19]
.sym 38563 $abc$61454$n4047
.sym 38564 $abc$61454$n4058
.sym 38565 $false
.sym 38566 $false
.sym 38569 soc.cpu.is_sb_sh_sw
.sym 38570 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 38571 $abc$61454$n4070
.sym 38572 $abc$61454$n4066
.sym 38575 $abc$61454$n4070
.sym 38576 soc.cpu.mem_do_rinst
.sym 38577 $abc$61454$n4046
.sym 38578 $abc$61454$n4461
.sym 38581 $abc$61454$n5786
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $true
.sym 38586 clk_16mhz$2$2
.sym 38587 $false
.sym 38588 soc.spimemio.xfer.xfer_tag[2]
.sym 38662 soc.cpu.cpuregs_rs1[1]
.sym 38663 $false
.sym 38664 $false
.sym 38665 $false
.sym 38680 soc.cpu.cpuregs_rs1[23]
.sym 38681 $false
.sym 38682 $false
.sym 38683 $false
.sym 38698 soc.cpu.cpuregs_rs1[16]
.sym 38699 $false
.sym 38700 $false
.sym 38701 $false
.sym 38708 $abc$61454$n4635
.sym 38709 clk_16mhz$2$2
.sym 38710 $abc$61454$n17$2
.sym 38712 $abc$61454$n539
.sym 38713 $abc$61454$n7192_1
.sym 38714 $abc$61454$n3896
.sym 38716 $abc$61454$n3897
.sym 38717 iomem_rdata[16]
.sym 38718 iomem_rdata[23]
.sym 38791 soc.cpu.mem_addr[30]
.sym 38792 $false
.sym 38793 $false
.sym 38794 $false
.sym 38821 gpio[20]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38831 $abc$61454$n4811
.sym 38832 clk_16mhz$2$2
.sym 38833 $abc$61454$n4813
.sym 38834 $abc$61454$n7439
.sym 38835 $abc$61454$n7437_1
.sym 38837 $abc$61454$n7436
.sym 38838 $abc$61454$n7083
.sym 38840 gpio[23]
.sym 38908 soc.cpu.instr_rdinstrh
.sym 38909 $abc$61454$n4060
.sym 38910 $false
.sym 38911 $false
.sym 38926 soc.cpu.pcpi_mul.rs1[6]
.sym 38927 soc.cpu.reg_op1[5]
.sym 38928 soc.cpu.pcpi_mul.mul_waiting$2
.sym 38929 $false
.sym 38944 soc.cpu.pcpi_mul.rs1[5]
.sym 38945 soc.cpu.reg_op1[4]
.sym 38946 soc.cpu.pcpi_mul.mul_waiting$2
.sym 38947 $false
.sym 38950 soc.cpu.pcpi_mul.rs1[4]
.sym 38951 soc.cpu.reg_op1[3]
.sym 38952 soc.cpu.pcpi_mul.mul_waiting$2
.sym 38953 $false
.sym 38954 resetn$2
.sym 38955 clk_16mhz$2$2
.sym 38956 $false
.sym 38957 soc.cpu.pcpi_mul.rs1[10]
.sym 38958 soc.cpu.pcpi_mul.rs1[8]
.sym 38961 soc.cpu.pcpi_mul.rs1[7]
.sym 38962 soc.cpu.pcpi_mul.rs1[9]
.sym 39031 soc.cpu.pcpi_mul.rs1[17]
.sym 39032 soc.cpu.reg_op1[16]
.sym 39033 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39034 $false
.sym 39037 soc.cpu.pcpi_mul.rs1[24]
.sym 39038 soc.cpu.reg_op1[23]
.sym 39039 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39040 $false
.sym 39043 soc.cpu.pcpi_mul.rs1[3]
.sym 39044 soc.cpu.reg_op1[2]
.sym 39045 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39046 $false
.sym 39049 soc.cpu.pcpi_mul.rs1[18]
.sym 39050 soc.cpu.reg_op1[17]
.sym 39051 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39052 $false
.sym 39055 soc.cpu.pcpi_mul.rs1[22]
.sym 39056 soc.cpu.reg_op1[21]
.sym 39057 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39058 $false
.sym 39061 soc.cpu.pcpi_mul.rs1[23]
.sym 39062 soc.cpu.reg_op1[22]
.sym 39063 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39064 $false
.sym 39067 soc.cpu.pcpi_mul.rs1[27]
.sym 39068 soc.cpu.reg_op1[26]
.sym 39069 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39070 $false
.sym 39073 soc.cpu.pcpi_mul.rs1[28]
.sym 39074 soc.cpu.reg_op1[27]
.sym 39075 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39076 $false
.sym 39077 resetn$2
.sym 39078 clk_16mhz$2$2
.sym 39079 $false
.sym 39085 soc.cpu.pcpi_mul.rs2[27]
.sym 39087 soc.cpu.pcpi_mul.rs2[28]
.sym 39190 soc.cpu.pcpi_mul.rd[32]
.sym 39191 soc.cpu.pcpi_mul.rd[0]
.sym 39192 $abc$61454$n4484
.sym 39193 $false
.sym 39200 $abc$61454$n5786
.sym 39201 clk_16mhz$2$2
.sym 39202 $false
.sym 39203 soc.cpu.pcpi_mul.rs2[17]
.sym 39204 soc.cpu.pcpi_mul.rdx[57]
.sym 39205 soc.cpu.pcpi_mul.rs2[5]
.sym 39207 soc.cpu.pcpi_mul.rdx[19]
.sym 39208 soc.cpu.pcpi_mul.rdx[17]
.sym 39209 soc.cpu.pcpi_mul.rs2[18]
.sym 39210 soc.cpu.pcpi_mul.rs2[19]
.sym 39277 soc.cpu.pcpi_mul.rd[18]
.sym 39278 soc.cpu.pcpi_mul.rdx[18]
.sym 39279 soc.cpu.pcpi_mul.rs1[0]
.sym 39280 soc.cpu.pcpi_mul.rs2[18]
.sym 39283 soc.cpu.pcpi_mul.rs2[18]
.sym 39284 soc.cpu.pcpi_mul.rs1[0]
.sym 39285 soc.cpu.pcpi_mul.rd[18]
.sym 39286 soc.cpu.pcpi_mul.rdx[18]
.sym 39289 soc.cpu.pcpi_mul.rd[0]
.sym 39290 soc.cpu.pcpi_mul.rdx[0]
.sym 39291 soc.cpu.pcpi_mul.rs1[0]
.sym 39292 soc.cpu.pcpi_mul.rs2[0]
.sym 39295 soc.cpu.pcpi_mul.rs2[0]
.sym 39296 soc.cpu.pcpi_mul.rs1[0]
.sym 39297 soc.cpu.pcpi_mul.rd[0]
.sym 39298 soc.cpu.pcpi_mul.rdx[0]
.sym 39307 $false
.sym 39308 $false
.sym 39309 $false
.sym 39310 $false
.sym 39313 soc.cpu.pcpi_mul.rs1[1]
.sym 39314 soc.cpu.reg_op1[0]
.sym 39315 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39316 $false
.sym 39319 $false
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 resetn$2
.sym 39324 clk_16mhz$2$2
.sym 39325 $false
.sym 39327 $abc$61454$n11345
.sym 39328 $abc$61454$n11351
.sym 39329 $abc$61454$n11358
.sym 39330 $abc$61454$n10229
.sym 39331 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 39332 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 39333 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 39362 $false
.sym 39399 $auto$maccmap.cc:240:synth$11457.C[2]
.sym 39401 $abc$61454$n10229
.sym 39402 $abc$61454$n10231
.sym 39405 $auto$maccmap.cc:240:synth$11457.C[3]
.sym 39406 $false
.sym 39407 $abc$61454$n11356
.sym 39408 $abc$61454$n11345
.sym 39409 $auto$maccmap.cc:240:synth$11457.C[2]
.sym 39411 $auto$maccmap.cc:240:synth$11457.C[4]
.sym 39412 $false
.sym 39413 $abc$61454$n11358
.sym 39414 $abc$61454$n11348
.sym 39415 $auto$maccmap.cc:240:synth$11457.C[3]
.sym 39418 $false
.sym 39419 $false
.sym 39420 $abc$61454$n11351
.sym 39421 $auto$maccmap.cc:240:synth$11457.C[4]
.sym 39430 $abc$61454$n10229
.sym 39431 $abc$61454$n10231
.sym 39432 $false
.sym 39433 $false
.sym 39446 resetn$2
.sym 39447 clk_16mhz$2$2
.sym 39448 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39449 $abc$61454$n10199
.sym 39451 $abc$61454$n11048
.sym 39452 $abc$61454$n10231
.sym 39453 $abc$61454$n11353
.sym 39454 soc.cpu.pcpi_mul.rd[8]
.sym 39455 soc.cpu.pcpi_mul.rd[16]
.sym 39456 soc.cpu.pcpi_mul.rd[28]
.sym 39523 soc.cpu.pcpi_mul.rs2[8]
.sym 39524 soc.cpu.pcpi_mul.rs1[0]
.sym 39525 soc.cpu.pcpi_mul.rd[8]
.sym 39526 soc.cpu.pcpi_mul.rdx[8]
.sym 39541 soc.cpu.pcpi_mul.rs2[24]
.sym 39542 soc.cpu.reg_op2[25]
.sym 39543 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39544 $false
.sym 39559 $false
.sym 39560 $false
.sym 39561 $false
.sym 39562 $false
.sym 39565 soc.cpu.pcpi_mul.rs2[25]
.sym 39566 soc.cpu.reg_op2[26]
.sym 39567 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39568 $false
.sym 39569 resetn$2
.sym 39570 clk_16mhz$2$2
.sym 39571 $false
.sym 39572 $abc$61454$n11263
.sym 39573 $abc$61454$n11260
.sym 39574 $abc$61454$n11268
.sym 39575 $abc$61454$n11270
.sym 39576 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 39577 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 39578 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 39579 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 39664 soc.cpu.pcpi_mul.rd[32]
.sym 39665 soc.cpu.pcpi_mul.rdx[32]
.sym 39666 soc.cpu.pcpi_mul.rs1[0]
.sym 39667 soc.cpu.pcpi_mul.rs2[32]
.sym 39676 soc.cpu.pcpi_mul.rd[61]
.sym 39677 soc.cpu.pcpi_mul.rd[29]
.sym 39678 $abc$61454$n4484
.sym 39679 $false
.sym 39688 soc.cpu.pcpi_mul.rd[63]
.sym 39689 soc.cpu.pcpi_mul.rd[31]
.sym 39690 $abc$61454$n4484
.sym 39691 $false
.sym 39692 $abc$61454$n5786
.sym 39693 clk_16mhz$2$2
.sym 39694 $false
.sym 39696 $abc$61454$n10205
.sym 39697 $abc$61454$n11169
.sym 39698 soc.cpu.pcpi_mul.rdx[27]
.sym 39700 soc.cpu.pcpi_mul.rs2[57]
.sym 39701 soc.cpu.pcpi_mul.rs2[50]
.sym 39731 $false
.sym 39768 $auto$maccmap.cc:240:synth$11443.C[2]
.sym 39770 $abc$61454$n10221
.sym 39771 $abc$61454$n10223
.sym 39774 $auto$maccmap.cc:240:synth$11443.C[3]
.sym 39775 $false
.sym 39776 $abc$61454$n11092
.sym 39777 $abc$61454$n11084
.sym 39778 $auto$maccmap.cc:240:synth$11443.C[2]
.sym 39781 $false
.sym 39782 $abc$61454$n11094
.sym 39783 $abc$61454$n11087
.sym 39784 $auto$maccmap.cc:240:synth$11443.C[3]
.sym 39799 $abc$61454$n10221
.sym 39800 $abc$61454$n10223
.sym 39801 $false
.sym 39802 $false
.sym 39815 resetn$2
.sym 39816 clk_16mhz$2$2
.sym 39817 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39818 $abc$61454$n11290
.sym 39819 $abc$61454$n11285
.sym 39820 $abc$61454$n11282
.sym 39821 $abc$61454$n11292
.sym 39822 soc.cpu.pcpi_mul.rdx[50]
.sym 39823 soc.cpu.pcpi_mul.rs2[51]
.sym 39824 soc.cpu.pcpi_mul.rdx[51]
.sym 39825 soc.cpu.pcpi_mul.rs2[42]
.sym 39892 soc.cpu.pcpi_mul.rs2[62]
.sym 39893 soc.cpu.pcpi_mul.rs1[0]
.sym 39894 soc.cpu.pcpi_mul.rd[62]
.sym 39895 soc.cpu.pcpi_mul.rdx[62]
.sym 39898 soc.cpu.pcpi_mul.rd[62]
.sym 39899 soc.cpu.pcpi_mul.rdx[62]
.sym 39900 soc.cpu.pcpi_mul.rs1[0]
.sym 39901 soc.cpu.pcpi_mul.rs2[62]
.sym 39904 soc.cpu.pcpi_mul.rs2[61]
.sym 39905 soc.cpu.pcpi_mul.rs1[0]
.sym 39906 soc.cpu.pcpi_mul.rd[61]
.sym 39907 soc.cpu.pcpi_mul.rdx[61]
.sym 39910 soc.cpu.pcpi_mul.rd[61]
.sym 39911 soc.cpu.pcpi_mul.rdx[61]
.sym 39912 soc.cpu.pcpi_mul.rs1[0]
.sym 39913 soc.cpu.pcpi_mul.rs2[61]
.sym 39916 soc.cpu.reg_op2[31]
.sym 39917 soc.cpu.pcpi_mul.instr_mulh
.sym 39918 soc.cpu.pcpi_mul.rs2[60]
.sym 39919 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39922 soc.cpu.reg_op2[31]
.sym 39923 soc.cpu.pcpi_mul.instr_mulh
.sym 39924 soc.cpu.pcpi_mul.rs2[61]
.sym 39925 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39928 $false
.sym 39929 $false
.sym 39930 $false
.sym 39931 $false
.sym 39934 $false
.sym 39935 $false
.sym 39936 $false
.sym 39937 $false
.sym 39938 resetn$2
.sym 39939 clk_16mhz$2$2
.sym 39940 $false
.sym 39941 $abc$61454$n11109
.sym 39942 $abc$61454$n11114
.sym 39944 $abc$61454$n11116
.sym 39945 $abc$61454$n11106
.sym 39947 soc.cpu.pcpi_mul.rdx[43]
.sym 39948 soc.cpu.pcpi_mul.rs2[43]
.sym 40027 soc.cpu.reg_op2[31]
.sym 40028 soc.cpu.pcpi_mul.instr_mulh
.sym 40029 soc.cpu.pcpi_mul.rs2[59]
.sym 40030 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40051 soc.cpu.reg_op2[31]
.sym 40052 soc.cpu.pcpi_mul.instr_mulh
.sym 40053 soc.cpu.pcpi_mul.rs2[58]
.sym 40054 soc.cpu.pcpi_mul.mul_waiting$2
.sym 40061 resetn$2
.sym 40062 clk_16mhz$2$2
.sym 40063 $false
.sym 40109 $false
.sym 40292 $abc$61454$n6913
.sym 40293 $abc$61454$n6912
.sym 40295 $abc$61454$n6916
.sym 40296 $abc$61454$n6917_1
.sym 40297 soc.cpu.reg_op1[15]
.sym 40299 soc.cpu.reg_op1[14]
.sym 40414 $abc$61454$n4228
.sym 40415 $abc$61454$n7128
.sym 40416 $abc$61454$n6945
.sym 40417 $false
.sym 40420 $abc$61454$n5612
.sym 40421 $abc$61454$n5003
.sym 40422 soc.cpu.reg_op1[12]
.sym 40423 $false
.sym 40438 $abc$61454$n7128
.sym 40439 $abc$61454$n4228
.sym 40440 $false
.sym 40441 $false
.sym 40444 soc.cpu.mem_rdata_q[13]
.sym 40445 soc.cpu.mem_rdata_q[14]
.sym 40446 soc.cpu.mem_rdata_q[12]
.sym 40447 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 40448 $abc$61454$n4575$2
.sym 40449 clk_16mhz$2$2
.sym 40450 $false
.sym 40452 $abc$61454$n6944
.sym 40453 $abc$61454$n6945
.sym 40454 $abc$61454$n6946
.sym 40455 $abc$61454$n6947
.sym 40456 $abc$61454$n6948
.sym 40457 $abc$61454$n6949
.sym 40458 $abc$61454$n6950
.sym 40525 $abc$61454$n5003
.sym 40526 $abc$61454$n5612
.sym 40527 soc.cpu.reg_op1[16]
.sym 40528 $abc$61454$n6921
.sym 40531 $abc$61454$n6906
.sym 40532 soc.cpu.cpu_state[2]
.sym 40533 $false
.sym 40534 $false
.sym 40537 $abc$61454$n6974_1
.sym 40538 soc.cpu.cpu_state[2]
.sym 40539 $false
.sym 40540 $false
.sym 40543 $abc$61454$n6955
.sym 40544 $abc$61454$n6859
.sym 40545 $abc$61454$n6905_1
.sym 40546 $abc$61454$n6904
.sym 40549 soc.cpu.reg_op1[29]
.sym 40550 $abc$61454$n6854_1
.sym 40551 $abc$61454$n6973_1
.sym 40552 $abc$61454$n6972_1
.sym 40555 $abc$61454$n7128
.sym 40556 $abc$61454$n6961
.sym 40557 $abc$61454$n6928
.sym 40558 $false
.sym 40561 $abc$61454$n7128
.sym 40562 $abc$61454$n6959
.sym 40563 $abc$61454$n6920_1
.sym 40564 $false
.sym 40567 $abc$61454$n6964
.sym 40568 $abc$61454$n6859
.sym 40569 $abc$61454$n6941
.sym 40570 $abc$61454$n6940
.sym 40571 $abc$61454$n4641
.sym 40572 clk_16mhz$2$2
.sym 40573 $false
.sym 40574 $abc$61454$n6951
.sym 40575 $abc$61454$n6952
.sym 40576 $abc$61454$n6953
.sym 40577 $abc$61454$n6954
.sym 40578 $abc$61454$n6955
.sym 40579 $abc$61454$n6956
.sym 40580 $abc$61454$n6957
.sym 40581 $abc$61454$n6958
.sym 40648 $abc$61454$n5003
.sym 40649 $abc$61454$n5612
.sym 40650 soc.cpu.reg_op1[18]
.sym 40651 $abc$61454$n6929_1
.sym 40654 $abc$61454$n4228
.sym 40655 $abc$61454$n7128
.sym 40656 $abc$61454$n6954
.sym 40657 $false
.sym 40660 $abc$61454$n4228
.sym 40661 $abc$61454$n7128
.sym 40662 $abc$61454$n6972
.sym 40663 $false
.sym 40666 $abc$61454$n4228
.sym 40667 $abc$61454$n6959
.sym 40668 $abc$61454$n6922
.sym 40669 soc.cpu.cpu_state[2]
.sym 40672 $abc$61454$n4228
.sym 40673 $abc$61454$n7128
.sym 40674 $abc$61454$n6956
.sym 40675 $false
.sym 40678 soc.cpu.instr_lui
.sym 40679 soc.cpu.instr_auipc
.sym 40680 soc.cpu.mem_rdata_q[12]
.sym 40681 $abc$61454$n4632
.sym 40684 soc.cpu.decoded_imm_uj[12]
.sym 40685 soc.cpu.instr_jal
.sym 40686 $abc$61454$n4630
.sym 40687 $abc$61454$n4631
.sym 40690 soc.cpu.decoded_imm_uj[14]
.sym 40691 soc.cpu.instr_jal
.sym 40692 $abc$61454$n4630
.sym 40693 $abc$61454$n4636_1
.sym 40694 $abc$61454$n4575$2
.sym 40695 clk_16mhz$2$2
.sym 40696 $abc$61454$n5
.sym 40697 $abc$61454$n6959
.sym 40698 $abc$61454$n6960
.sym 40699 $abc$61454$n6961
.sym 40700 $abc$61454$n6962
.sym 40701 $abc$61454$n6963
.sym 40702 $abc$61454$n6964
.sym 40703 $abc$61454$n6965
.sym 40704 $abc$61454$n6966
.sym 40771 $abc$61454$n4228
.sym 40772 $abc$61454$n7128
.sym 40773 $abc$61454$n6973
.sym 40774 $false
.sym 40777 $abc$61454$n4228
.sym 40778 $abc$61454$n7128
.sym 40779 $abc$61454$n6969
.sym 40780 $false
.sym 40783 $abc$61454$n6962
.sym 40784 $abc$61454$n6859
.sym 40785 $abc$61454$n6933
.sym 40786 $abc$61454$n6932_1
.sym 40789 soc.cpu.reg_op1[11]
.sym 40790 $abc$61454$n6854_1
.sym 40791 $abc$61454$n6901
.sym 40792 $abc$61454$n6900
.sym 40795 $abc$61454$n6960
.sym 40796 $abc$61454$n6859
.sym 40797 $abc$61454$n6925
.sym 40798 $abc$61454$n6924
.sym 40801 soc.cpu.reg_op1[26]
.sym 40802 $abc$61454$n6854_1
.sym 40803 $abc$61454$n6961_1
.sym 40804 $abc$61454$n6960_1
.sym 40807 soc.cpu.reg_op1[9]
.sym 40808 $abc$61454$n6854_1
.sym 40809 $abc$61454$n6893_1
.sym 40810 $abc$61454$n6892
.sym 40813 soc.cpu.reg_op1[30]
.sym 40814 $abc$61454$n6854_1
.sym 40815 $abc$61454$n6977
.sym 40816 $abc$61454$n6976
.sym 40817 $abc$61454$n4641
.sym 40818 clk_16mhz$2$2
.sym 40819 $false
.sym 40820 $abc$61454$n6967
.sym 40821 $abc$61454$n6968
.sym 40822 $abc$61454$n6969
.sym 40823 $abc$61454$n6970
.sym 40824 $abc$61454$n6971
.sym 40825 $abc$61454$n6972
.sym 40826 $abc$61454$n6973
.sym 40827 $abc$61454$n6974
.sym 40894 soc.cpu.instr_lui
.sym 40895 soc.cpu.instr_auipc
.sym 40896 soc.cpu.mem_rdata_q[13]
.sym 40897 $abc$61454$n4632
.sym 40900 soc.cpu.decoded_imm_uj[15]
.sym 40901 soc.cpu.instr_jal
.sym 40902 $abc$61454$n4630
.sym 40903 $abc$61454$n4638
.sym 40906 soc.cpu.decoded_imm_uj[20]
.sym 40907 soc.cpu.instr_jal
.sym 40908 $abc$61454$n4630
.sym 40909 $abc$61454$n4648
.sym 40912 soc.cpu.instr_jal
.sym 40913 soc.cpu.decoded_imm_uj[9]
.sym 40914 $abc$61454$n4009
.sym 40915 soc.cpu.mem_rdata_q[29]
.sym 40918 soc.cpu.decoded_imm_uj[13]
.sym 40919 soc.cpu.instr_jal
.sym 40920 $abc$61454$n4630
.sym 40921 $abc$61454$n4634
.sym 40924 soc.cpu.instr_jal
.sym 40925 soc.cpu.decoded_imm_uj[8]
.sym 40926 $abc$61454$n4009
.sym 40927 soc.cpu.mem_rdata_q[28]
.sym 40930 soc.cpu.decoded_imm_uj[22]
.sym 40931 soc.cpu.instr_jal
.sym 40932 $abc$61454$n4630
.sym 40933 $abc$61454$n4652
.sym 40936 soc.cpu.decoded_imm_uj[21]
.sym 40937 soc.cpu.instr_jal
.sym 40938 $abc$61454$n4630
.sym 40939 $abc$61454$n4650
.sym 40940 $abc$61454$n4575$2
.sym 40941 clk_16mhz$2$2
.sym 40942 $abc$61454$n5
.sym 40943 soc.cpu.decoded_imm_uj[13]
.sym 40944 soc.cpu.decoded_imm_uj[14]
.sym 40945 soc.cpu.decoded_imm_uj[3]
.sym 40946 soc.cpu.decoded_imm_uj[12]
.sym 40947 soc.cpu.decoded_imm_uj[10]
.sym 40948 soc.cpu.decoded_imm_uj[28]
.sym 40949 soc.cpu.decoded_rd[1]
.sym 40950 soc.cpu.decoded_imm_uj[21]
.sym 41017 soc.cpu.instr_lui
.sym 41018 soc.cpu.instr_auipc
.sym 41019 soc.cpu.mem_rdata_q[15]
.sym 41020 $abc$61454$n4632
.sym 41023 $abc$61454$n6894
.sym 41024 soc.cpu.cpu_state[2]
.sym 41025 $false
.sym 41026 $false
.sym 41029 $abc$61454$n6902_1
.sym 41030 soc.cpu.cpu_state[2]
.sym 41031 $false
.sym 41032 $false
.sym 41035 $abc$61454$n6934
.sym 41036 soc.cpu.cpu_state[2]
.sym 41037 $false
.sym 41038 $false
.sym 41041 $abc$61454$n6962_1
.sym 41042 soc.cpu.cpu_state[2]
.sym 41043 $false
.sym 41044 $false
.sym 41047 soc.cpu.instr_lui
.sym 41048 soc.cpu.reg_pc[12]
.sym 41049 soc.cpu.cpuregs_rs1[12]
.sym 41050 soc.cpu.is_lui_auipc_jal
.sym 41053 soc.cpu.mem_rdata_q[12]
.sym 41054 soc.cpu.mem_rdata_q[14]
.sym 41055 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 41056 soc.cpu.mem_rdata_q[13]
.sym 41059 soc.cpu.mem_rdata_q[13]
.sym 41060 soc.cpu.mem_rdata_q[14]
.sym 41061 soc.cpu.mem_rdata_q[12]
.sym 41062 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 41063 $abc$61454$n4576
.sym 41064 clk_16mhz$2$2
.sym 41065 $abc$61454$n17$2
.sym 41067 $abc$61454$n11005
.sym 41068 $abc$61454$n11006
.sym 41069 $abc$61454$n11007
.sym 41070 $abc$61454$n11008
.sym 41071 $abc$61454$n11009
.sym 41072 $abc$61454$n11010
.sym 41073 $abc$61454$n11011
.sym 41140 $abc$61454$n6942
.sym 41141 soc.cpu.cpu_state[2]
.sym 41142 $false
.sym 41143 $false
.sym 41146 soc.cpu.instr_lui
.sym 41147 soc.cpu.reg_pc[22]
.sym 41148 soc.cpu.cpuregs_rs1[22]
.sym 41149 soc.cpu.is_lui_auipc_jal
.sym 41152 $abc$61454$n6926_1
.sym 41153 soc.cpu.cpu_state[2]
.sym 41154 $false
.sym 41155 $false
.sym 41158 soc.cpu.mem_addr[15]
.sym 41159 $false
.sym 41160 $false
.sym 41161 $false
.sym 41164 $abc$61454$n4228
.sym 41165 $abc$61454$n7128
.sym 41166 $abc$61454$n6974
.sym 41167 $false
.sym 41170 $abc$61454$n4698_1
.sym 41171 $abc$61454$n6753
.sym 41172 $abc$61454$n5522
.sym 41173 $false
.sym 41176 $abc$61454$n6565
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 $abc$61454$n6499
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$61454$n4593
.sym 41187 clk_16mhz$2$2
.sym 41188 $abc$61454$n17$2
.sym 41189 $abc$61454$n11012
.sym 41190 $abc$61454$n11013
.sym 41191 $abc$61454$n11014
.sym 41192 $abc$61454$n11015
.sym 41193 $abc$61454$n11016
.sym 41194 $abc$61454$n11017
.sym 41195 $abc$61454$n11018
.sym 41196 $abc$61454$n11019
.sym 41263 soc.cpu.instr_lui
.sym 41264 soc.cpu.reg_pc[21]
.sym 41265 soc.cpu.cpuregs_rs1[21]
.sym 41266 soc.cpu.is_lui_auipc_jal
.sym 41269 soc.cpu.instr_lui
.sym 41270 soc.cpu.reg_pc[9]
.sym 41271 soc.cpu.cpuregs_rs1[9]
.sym 41272 soc.cpu.is_lui_auipc_jal
.sym 41275 soc.cpu.instr_lui
.sym 41276 soc.cpu.reg_pc[14]
.sym 41277 soc.cpu.cpuregs_rs1[14]
.sym 41278 soc.cpu.is_lui_auipc_jal
.sym 41281 soc.cpu.instr_lui
.sym 41282 soc.cpu.reg_pc[11]
.sym 41283 soc.cpu.cpuregs_rs1[11]
.sym 41284 soc.cpu.is_lui_auipc_jal
.sym 41287 soc.cpu.instr_lui
.sym 41288 soc.cpu.reg_pc[15]
.sym 41289 soc.cpu.cpuregs_rs1[15]
.sym 41290 soc.cpu.is_lui_auipc_jal
.sym 41293 $abc$61454$n6547
.sym 41294 $false
.sym 41295 $false
.sym 41296 $false
.sym 41299 $abc$61454$n6562
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 $abc$61454$n6526
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$61454$n4593
.sym 41310 clk_16mhz$2$2
.sym 41311 $abc$61454$n17$2
.sym 41312 $abc$61454$n11020
.sym 41313 $abc$61454$n11021
.sym 41314 $abc$61454$n11022
.sym 41315 $abc$61454$n11023
.sym 41316 $abc$61454$n11024
.sym 41317 $abc$61454$n11025
.sym 41318 $abc$61454$n11026
.sym 41319 $abc$61454$n11027
.sym 41386 $abc$61454$n4228
.sym 41387 $abc$61454$n7128
.sym 41388 $abc$61454$n6968
.sym 41389 $false
.sym 41392 soc.cpu.instr_lui
.sym 41393 soc.cpu.reg_pc[19]
.sym 41394 soc.cpu.cpuregs_rs1[19]
.sym 41395 soc.cpu.is_lui_auipc_jal
.sym 41398 soc.cpu.instr_lui
.sym 41399 soc.cpu.reg_pc[17]
.sym 41400 soc.cpu.cpuregs_rs1[17]
.sym 41401 soc.cpu.is_lui_auipc_jal
.sym 41404 soc.cpu.instr_lui
.sym 41405 soc.cpu.reg_pc[16]
.sym 41406 soc.cpu.cpuregs_rs1[16]
.sym 41407 soc.cpu.is_lui_auipc_jal
.sym 41410 $abc$61454$n4355_1
.sym 41411 $abc$61454$n8059
.sym 41412 $abc$61454$n1
.sym 41413 $false
.sym 41416 soc.cpu.mem_rdata_latched[12]
.sym 41417 $abc$61454$n4315
.sym 41418 $abc$61454$n1
.sym 41419 $false
.sym 41422 $abc$61454$n4507
.sym 41423 $abc$61454$n4547
.sym 41424 $abc$61454$n1
.sym 41425 $false
.sym 41428 $abc$61454$n4588
.sym 41429 $abc$61454$n5344
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$61454$n4573
.sym 41433 clk_16mhz$2$2
.sym 41434 $false
.sym 41435 $abc$61454$n11028
.sym 41436 $abc$61454$n11029
.sym 41437 $abc$61454$n11030
.sym 41438 $abc$61454$n11031
.sym 41439 $abc$61454$n11032
.sym 41440 $abc$61454$n11033
.sym 41441 $abc$61454$n11034
.sym 41442 $abc$61454$n11035
.sym 41509 soc.cpu.instr_lui
.sym 41510 soc.cpu.reg_pc[29]
.sym 41511 soc.cpu.cpuregs_rs1[29]
.sym 41512 soc.cpu.is_lui_auipc_jal
.sym 41515 soc.cpu.instr_lui
.sym 41516 soc.cpu.reg_pc[28]
.sym 41517 soc.cpu.cpuregs_rs1[28]
.sym 41518 soc.cpu.is_lui_auipc_jal
.sym 41521 $abc$61454$n8080
.sym 41522 $abc$61454$n5874
.sym 41523 $abc$61454$n5524
.sym 41524 $abc$61454$n5817
.sym 41527 $abc$61454$n6499
.sym 41528 $abc$61454$n5380
.sym 41529 $abc$61454$n5394
.sym 41530 $false
.sym 41533 soc.cpu.instr_lui
.sym 41534 soc.cpu.reg_pc[26]
.sym 41535 soc.cpu.cpuregs_rs1[26]
.sym 41536 soc.cpu.is_lui_auipc_jal
.sym 41539 $false
.sym 41540 $abc$61454$n6499
.sym 41541 $false
.sym 41542 $false
.sym 41545 soc.cpu.cpuregs.wdata[15]
.sym 41546 $false
.sym 41547 $false
.sym 41548 $false
.sym 41551 soc.cpu.cpuregs.wdata[0]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $true
.sym 41556 clk_16mhz$2$2
.sym 41557 $false
.sym 41558 $abc$61454$n11004
.sym 41559 $abc$61454$n6749_1
.sym 41560 $abc$61454$n6862
.sym 41562 $abc$61454$n6807
.sym 41563 soc.cpu.cpuregs.wdata[1]
.sym 41564 $abc$61454$n549
.sym 41632 $abc$61454$n8081
.sym 41633 $abc$61454$n8082
.sym 41634 $abc$61454$n5524
.sym 41635 $abc$61454$n5817
.sym 41638 $abc$61454$n8083
.sym 41639 $abc$61454$n7765
.sym 41640 $abc$61454$n5524
.sym 41641 $abc$61454$n5817
.sym 41644 $abc$61454$n10174
.sym 41645 $abc$61454$n7763
.sym 41646 $abc$61454$n5524
.sym 41647 $abc$61454$n5817
.sym 41650 soc.cpu.instr_lui
.sym 41651 soc.cpu.reg_pc[0]
.sym 41652 soc.cpu.cpuregs_rs1[0]
.sym 41653 soc.cpu.is_lui_auipc_jal
.sym 41656 $abc$61454$n5819
.sym 41657 $abc$61454$n5820
.sym 41658 $abc$61454$n5524
.sym 41659 $abc$61454$n5817
.sym 41662 soc.cpu.cpuregs.wdata[3]
.sym 41663 $false
.sym 41664 $false
.sym 41665 $false
.sym 41668 soc.cpu.cpuregs.wdata[14]
.sym 41669 $false
.sym 41670 $false
.sym 41671 $false
.sym 41674 soc.cpu.cpuregs.wdata[13]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $true
.sym 41679 clk_16mhz$2$2
.sym 41680 $false
.sym 41681 soc.cpu.cpuregs.wdata[0]
.sym 41682 $abc$61454$n6808_1
.sym 41683 soc.cpu.cpuregs.wdata[18]
.sym 41684 $abc$61454$n9444
.sym 41685 $abc$61454$n546
.sym 41686 $abc$61454$n6745_1
.sym 41687 $abc$61454$n4575
.sym 41688 soc.cpu.decoder_pseudo_trigger
.sym 41755 $abc$61454$n8140
.sym 41756 $abc$61454$n8075
.sym 41757 $abc$61454$n5524
.sym 41758 $abc$61454$n5817
.sym 41761 $abc$61454$n8079
.sym 41762 $abc$61454$n5839
.sym 41763 $abc$61454$n5524
.sym 41764 $abc$61454$n5817
.sym 41767 $abc$61454$n9216
.sym 41768 $abc$61454$n8078
.sym 41769 $abc$61454$n5524
.sym 41770 $abc$61454$n5817
.sym 41773 soc.cpu.cpuregs.wdata[21]
.sym 41774 $false
.sym 41775 $false
.sym 41776 $false
.sym 41779 soc.cpu.cpuregs.wdata[17]
.sym 41780 $false
.sym 41781 $false
.sym 41782 $false
.sym 41785 soc.cpu.cpuregs.wdata[30]
.sym 41786 $false
.sym 41787 $false
.sym 41788 $false
.sym 41791 soc.cpu.cpuregs.wdata[18]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41797 soc.cpu.cpuregs.wdata[31]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $true
.sym 41802 clk_16mhz$2$2
.sym 41803 $false
.sym 41804 $abc$61454$n5043_1
.sym 41805 $abc$61454$n5377
.sym 41806 $abc$61454$n5052_1
.sym 41807 $abc$61454$n6744_1
.sym 41808 $abc$61454$n5047
.sym 41809 $abc$61454$n5051_1
.sym 41810 $abc$61454$n5048_1
.sym 41811 soc.cpu.instr_ecall_ebreak
.sym 41878 soc.cpu.mem_rdata_q[14]
.sym 41879 soc.cpu.mem_rdata_q[12]
.sym 41880 $abc$61454$n5060_1
.sym 41881 soc.cpu.mem_rdata_q[13]
.sym 41884 soc.cpu.mem_rdata_q[0]
.sym 41885 soc.cpu.mem_rdata_q[11]
.sym 41886 soc.cpu.mem_rdata_q[15]
.sym 41887 soc.cpu.mem_rdata_q[1]
.sym 41890 $abc$61454$n5047
.sym 41891 $abc$61454$n5049_1
.sym 41892 $abc$61454$n5059
.sym 41893 $false
.sym 41896 soc.cpu.mem_rdata_latched[4]
.sym 41897 $false
.sym 41898 $false
.sym 41899 $false
.sym 41902 soc.cpu.mem_rdata_latched[2]
.sym 41903 $false
.sym 41904 $false
.sym 41905 $false
.sym 41908 soc.cpu.mem_rdata_latched[5]
.sym 41909 $false
.sym 41910 $false
.sym 41911 $false
.sym 41914 soc.cpu.mem_rdata_latched[1]
.sym 41915 $false
.sym 41916 $false
.sym 41917 $false
.sym 41920 soc.cpu.mem_rdata_latched[6]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 soc.cpu.mem_xfer
.sym 41925 clk_16mhz$2$2
.sym 41926 $false
.sym 41927 $abc$61454$n4341
.sym 41928 $abc$61454$n4547
.sym 41929 $abc$61454$n4544
.sym 41930 $abc$61454$n5044
.sym 41931 $abc$61454$n4342
.sym 41932 $abc$61454$n4545_1
.sym 41933 $abc$61454$n4549
.sym 41934 soc.cpu.mem_16bit_buffer[14]
.sym 42001 $abc$61454$n8711
.sym 42002 $abc$61454$n8712
.sym 42003 $abc$61454$n5524
.sym 42004 $abc$61454$n5817
.sym 42007 $abc$61454$n4507
.sym 42008 soc.cpu.mem_rdata_latched[6]
.sym 42009 soc.cpu.mem_rdata_latched[0]
.sym 42010 soc.cpu.mem_rdata_latched[1]
.sym 42013 soc.cpu.cpu_state[2]
.sym 42014 $abc$61454$n5612
.sym 42015 $abc$61454$n4021
.sym 42016 $false
.sym 42019 soc.cpu.cpu_state[1]
.sym 42020 soc.cpu.cpu_state[0]
.sym 42021 soc.cpu.cpu_state[2]
.sym 42022 $abc$61454$n4700
.sym 42037 soc.cpu.cpuregs.wdata[27]
.sym 42038 $false
.sym 42039 $false
.sym 42040 $false
.sym 42043 $abc$61454$n5613
.sym 42044 $abc$61454$n4573
.sym 42045 $abc$61454$n7119
.sym 42046 $false
.sym 42047 $true
.sym 42048 clk_16mhz$2$2
.sym 42049 $false
.sym 42050 $abc$61454$n4503
.sym 42051 $abc$61454$n4505
.sym 42052 $abc$61454$n4120
.sym 42053 soc.cpu.mem_rdata_latched[12]
.sym 42054 $abc$61454$n8058_1
.sym 42055 $abc$61454$n4504
.sym 42056 soc.cpu.mem_16bit_buffer[12]
.sym 42057 soc.cpu.mem_16bit_buffer[8]
.sym 42124 $abc$61454$n5058_1
.sym 42125 $abc$61454$n5061_1
.sym 42126 $false
.sym 42127 $false
.sym 42130 soc.cpu.mem_rdata_q[26]
.sym 42131 soc.cpu.mem_rdata_q[24]
.sym 42132 soc.cpu.mem_rdata_q[25]
.sym 42133 soc.cpu.mem_rdata_q[27]
.sym 42136 soc.cpu.mem_rdata_q[24]
.sym 42137 soc.cpu.mem_rdata[24]
.sym 42138 soc.cpu.mem_la_secondword
.sym 42139 $abc$61454$n8058_1
.sym 42148 $abc$61454$n5058_1
.sym 42149 $abc$61454$n5064_1
.sym 42150 $false
.sym 42151 $false
.sym 42154 soc.cpu.mem_rdata_q[11]
.sym 42155 $abc$61454$n4363
.sym 42156 $abc$61454$n3954
.sym 42157 soc.cpu.mem_xfer
.sym 42160 soc.cpu.mem_rdata_q[26]
.sym 42161 soc.cpu.mem_rdata_q[24]
.sym 42162 soc.cpu.mem_rdata_q[25]
.sym 42163 soc.cpu.mem_rdata_q[27]
.sym 42166 gpio[15]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $abc$61454$n4811
.sym 42171 clk_16mhz$2$2
.sym 42172 $abc$61454$n4813
.sym 42173 $abc$61454$n4418
.sym 42174 $abc$61454$n4127
.sym 42175 $abc$61454$n7443_1
.sym 42176 soc.cpu.mem_rdata_latched[6]
.sym 42177 $abc$61454$n4134
.sym 42178 $abc$61454$n4420
.sym 42179 $abc$61454$n4156
.sym 42180 soc.cpu.mem_16bit_buffer[6]
.sym 42247 $abc$61454$n3983
.sym 42248 $abc$61454$n3881
.sym 42249 soc.cpu.mem_16bit_buffer[0]
.sym 42250 $abc$61454$n3991
.sym 42253 $abc$61454$n4023
.sym 42254 $abc$61454$n4024
.sym 42255 resetn$2
.sym 42256 $false
.sym 42259 soc.cpu.mem_rdata_latched[1]
.sym 42260 soc.cpu.mem_rdata_latched[0]
.sym 42261 soc.cpu.mem_xfer
.sym 42262 $abc$61454$n3954
.sym 42265 soc.cpu.mem_rdata_q[0]
.sym 42266 $abc$61454$n8004
.sym 42267 soc.cpu.mem_xfer
.sym 42268 $false
.sym 42271 $abc$61454$n4023
.sym 42272 $abc$61454$n4024
.sym 42273 resetn$2
.sym 42274 soc.cpu.mem_do_rinst
.sym 42277 soc.cpu.mem_rdata_q[0]
.sym 42278 $abc$61454$n8004
.sym 42279 $abc$61454$n3954
.sym 42280 soc.cpu.mem_xfer
.sym 42283 soc.cpu.mem_rdata_q[16]
.sym 42284 soc.cpu.mem_rdata[16]
.sym 42285 soc.cpu.mem_xfer
.sym 42286 $abc$61454$n3954
.sym 42289 soc.cpu.mem_rdata[23]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $abc$61454$n4530
.sym 42294 clk_16mhz$2$2
.sym 42295 $false
.sym 42296 $abc$61454$n7314_1
.sym 42297 $abc$61454$n8044_1
.sym 42298 $abc$61454$n7103_1
.sym 42299 $abc$61454$n4194
.sym 42300 $abc$61454$n7313
.sym 42301 $abc$61454$n7322_1
.sym 42302 $abc$61454$n7089
.sym 42303 soc.cpu.reg_out[20]
.sym 42370 $abc$61454$n4579
.sym 42371 $abc$61454$n4194
.sym 42372 soc.cpu.mem_la_secondword
.sym 42373 $false
.sym 42376 $abc$61454$n4194
.sym 42377 $abc$61454$n4188
.sym 42378 soc.cpu.mem_16bit_buffer[3]
.sym 42379 $abc$61454$n3991
.sym 42382 soc.cpu.mem_rdata_q[5]
.sym 42383 $abc$61454$n8030_1
.sym 42384 $abc$61454$n3954
.sym 42385 soc.cpu.mem_xfer
.sym 42388 $abc$61454$n7267
.sym 42389 $abc$61454$n7268_1
.sym 42390 $abc$61454$n7435
.sym 42391 $abc$61454$n4827
.sym 42394 soc.cpu.mem_rdata_q[19]
.sym 42395 soc.cpu.mem_rdata[19]
.sym 42396 soc.cpu.mem_xfer
.sym 42397 $abc$61454$n3954
.sym 42400 soc.cpu.mem_rdata[31]
.sym 42401 $abc$61454$n7270_1
.sym 42402 $false
.sym 42403 $false
.sym 42406 soc.cpu.mem_rdata_q[19]
.sym 42407 soc.cpu.mem_rdata[19]
.sym 42408 soc.cpu.mem_xfer
.sym 42409 $false
.sym 42412 $abc$61454$n7434_1
.sym 42413 $abc$61454$n7436
.sym 42414 $abc$61454$n7443_1
.sym 42415 $false
.sym 42416 $true
.sym 42417 clk_16mhz$2$2
.sym 42418 $abc$61454$n17$2
.sym 42419 $abc$61454$n4079
.sym 42420 $abc$61454$n7311
.sym 42421 $abc$61454$n7300_1
.sym 42422 $abc$61454$n5386
.sym 42423 $abc$61454$n4087
.sym 42424 $abc$61454$n7289
.sym 42425 soc.cpu.irq_pending[19]
.sym 42426 soc.cpu.irq_pending[18]
.sym 42493 soc.cpu.mem_addr[18]
.sym 42494 $false
.sym 42495 $false
.sym 42496 $false
.sym 42499 resetn$2
.sym 42500 soc.cpu.reg_pc[0]
.sym 42501 soc.cpu.mem_do_rinst
.sym 42502 $false
.sym 42505 $abc$61454$n4764
.sym 42506 $abc$61454$n4765
.sym 42507 $false
.sym 42508 $false
.sym 42517 soc.cpu.instr_setq
.sym 42518 soc.cpu.instr_getq
.sym 42519 soc.cpu.cpuregs_rs1[0]
.sym 42520 $abc$61454$n7072_1
.sym 42542 $abc$61454$n7281
.sym 42543 $abc$61454$n7280_1
.sym 42544 $abc$61454$n7333_1
.sym 42545 $abc$61454$n8033_1
.sym 42546 $abc$61454$n7278_1
.sym 42547 $abc$61454$n7410_1
.sym 42548 soc.cpu.irq_mask[19]
.sym 42549 soc.cpu.irq_mask[15]
.sym 42616 $abc$61454$n7267
.sym 42617 $abc$61454$n7268_1
.sym 42618 $abc$61454$n7347_1
.sym 42619 $abc$61454$n4827
.sym 42640 soc.cpu.mem_rdata[23]
.sym 42641 $abc$61454$n7270_1
.sym 42642 $false
.sym 42643 $false
.sym 42646 gpio[13]
.sym 42647 $false
.sym 42648 $false
.sym 42649 $false
.sym 42658 gpio[19]
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $abc$61454$n4811
.sym 42663 clk_16mhz$2$2
.sym 42664 $abc$61454$n4813
.sym 42665 $abc$61454$n7401_1
.sym 42666 $abc$61454$n7402
.sym 42667 $abc$61454$n4111
.sym 42668 $abc$61454$n4085
.sym 42669 soc.cpu.irq_pending[15]
.sym 42670 soc.cpu.irq_pending[28]
.sym 42671 soc.cpu.irq_pending[21]
.sym 42672 soc.cpu.irq_pending[16]
.sym 42739 soc.spimemio.din_tag[2]
.sym 42740 $false
.sym 42741 $false
.sym 42742 $false
.sym 42785 $abc$61454$n4764
.sym 42786 clk_16mhz$2$2
.sym 42787 $abc$61454$n15
.sym 42788 $abc$61454$n7325_1
.sym 42789 $abc$61454$n7324_1
.sym 42790 $abc$61454$n7269
.sym 42791 $abc$61454$n7315
.sym 42792 $abc$61454$n7266_1
.sym 42793 soc.cpu.reg_out[16]
.sym 42794 soc.cpu.reg_out[28]
.sym 42795 soc.cpu.reg_out[21]
.sym 42868 soc.cpu.mem_addr[28]
.sym 42869 $false
.sym 42870 $false
.sym 42871 $false
.sym 42874 $abc$61454$n4059
.sym 42875 $abc$61454$n7193
.sym 42876 $abc$61454$n4061
.sym 42877 soc.cpu.cpuregs_rs1[9]
.sym 42880 soc.cpu.mem_addr[28]
.sym 42881 soc.cpu.mem_addr[29]
.sym 42882 soc.cpu.mem_addr[30]
.sym 42883 soc.cpu.mem_addr[31]
.sym 42892 soc.cpu.mem_addr[27]
.sym 42893 soc.cpu.mem_addr[26]
.sym 42894 soc.cpu.mem_addr[25]
.sym 42895 $false
.sym 42898 gpio[16]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42904 gpio[23]
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 $abc$61454$n4811
.sym 42909 clk_16mhz$2$2
.sym 42910 $abc$61454$n4813
.sym 42911 $abc$61454$n8021
.sym 42913 $abc$61454$n7393
.sym 42914 $abc$61454$n4058
.sym 42915 $abc$61454$n7438
.sym 42916 soc.cpu.irq_mask[31]
.sym 42918 soc.cpu.irq_mask[28]
.sym 42985 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 42986 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 42987 soc.cpu.pcpi_div.pcpi_wr
.sym 42988 $abc$61454$n4058
.sym 42991 $abc$61454$n4061
.sym 42992 soc.cpu.cpuregs_rs1[31]
.sym 42993 $abc$61454$n7438
.sym 42994 $false
.sym 43003 $abc$61454$n7439
.sym 43004 $abc$61454$n7440_1
.sym 43005 $abc$61454$n7437_1
.sym 43006 soc.cpu.cpu_state[2]
.sym 43009 $abc$61454$n4061
.sym 43010 soc.cpu.cpuregs_rs1[1]
.sym 43011 $abc$61454$n7084
.sym 43012 $false
.sym 43021 soc.cpu.mem_wdata[23]
.sym 43022 $false
.sym 43023 $false
.sym 43024 $false
.sym 43031 $abc$61454$n4823
.sym 43032 clk_16mhz$2$2
.sym 43033 $abc$61454$n17$2
.sym 43035 $abc$61454$n7273
.sym 43037 $abc$61454$n7271
.sym 43038 $abc$61454$n7277
.sym 43039 $abc$61454$n7272_1
.sym 43040 soc.cpu.irq_mask[18]
.sym 43108 soc.cpu.pcpi_mul.rs1[11]
.sym 43109 soc.cpu.reg_op1[10]
.sym 43110 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43111 $false
.sym 43114 soc.cpu.pcpi_mul.rs1[9]
.sym 43115 soc.cpu.reg_op1[8]
.sym 43116 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43117 $false
.sym 43132 soc.cpu.pcpi_mul.rs1[8]
.sym 43133 soc.cpu.reg_op1[7]
.sym 43134 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43135 $false
.sym 43138 soc.cpu.pcpi_mul.rs1[10]
.sym 43139 soc.cpu.reg_op1[9]
.sym 43140 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43141 $false
.sym 43154 resetn$2
.sym 43155 clk_16mhz$2$2
.sym 43156 $false
.sym 43157 $abc$61454$n7310_1
.sym 43160 $abc$61454$n7304_1
.sym 43161 $abc$61454$n7305
.sym 43162 $abc$61454$n7306_1
.sym 43163 soc.simpleuart.recv_buf_data[4]
.sym 43261 soc.cpu.pcpi_mul.rs2[26]
.sym 43262 soc.cpu.reg_op2[27]
.sym 43263 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43264 $false
.sym 43273 soc.cpu.pcpi_mul.rs2[27]
.sym 43274 soc.cpu.reg_op2[28]
.sym 43275 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43276 $false
.sym 43277 resetn$2
.sym 43278 clk_16mhz$2$2
.sym 43279 $false
.sym 43281 $abc$61454$n7406
.sym 43282 $abc$61454$n7404_1
.sym 43283 $abc$61454$n7405
.sym 43284 $abc$61454$n7326_1
.sym 43285 $abc$61454$n7403
.sym 43287 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 43354 soc.cpu.pcpi_mul.rs2[16]
.sym 43355 soc.cpu.reg_op2[17]
.sym 43356 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43357 $false
.sym 43360 $false
.sym 43361 $false
.sym 43362 $false
.sym 43363 $false
.sym 43366 soc.cpu.pcpi_mul.rs2[4]
.sym 43367 soc.cpu.reg_op2[5]
.sym 43368 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43369 $false
.sym 43378 $false
.sym 43379 $false
.sym 43380 $false
.sym 43381 $false
.sym 43384 $false
.sym 43385 $false
.sym 43386 $false
.sym 43387 $false
.sym 43390 soc.cpu.pcpi_mul.rs2[17]
.sym 43391 soc.cpu.reg_op2[18]
.sym 43392 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43393 $false
.sym 43396 soc.cpu.pcpi_mul.rs2[18]
.sym 43397 soc.cpu.reg_op2[19]
.sym 43398 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43399 $false
.sym 43400 resetn$2
.sym 43401 clk_16mhz$2$2
.sym 43402 $false
.sym 43403 $abc$61454$n10251
.sym 43405 $abc$61454$n11243
.sym 43406 soc.cpu.pcpi_mul.rd[4]
.sym 43483 soc.cpu.pcpi_mul.rd[17]
.sym 43484 soc.cpu.pcpi_mul.rdx[17]
.sym 43485 soc.cpu.pcpi_mul.rs1[0]
.sym 43486 soc.cpu.pcpi_mul.rs2[17]
.sym 43489 soc.cpu.pcpi_mul.rd[19]
.sym 43490 soc.cpu.pcpi_mul.rdx[19]
.sym 43491 soc.cpu.pcpi_mul.rs1[0]
.sym 43492 soc.cpu.pcpi_mul.rs2[19]
.sym 43495 soc.cpu.pcpi_mul.rs2[19]
.sym 43496 soc.cpu.pcpi_mul.rs1[0]
.sym 43497 soc.cpu.pcpi_mul.rd[19]
.sym 43498 soc.cpu.pcpi_mul.rdx[19]
.sym 43501 soc.cpu.pcpi_mul.rs2[17]
.sym 43502 soc.cpu.pcpi_mul.rs1[0]
.sym 43503 soc.cpu.pcpi_mul.rd[17]
.sym 43504 soc.cpu.pcpi_mul.rdx[17]
.sym 43507 soc.cpu.pcpi_mul.rd[50]
.sym 43508 soc.cpu.pcpi_mul.rd[18]
.sym 43509 $abc$61454$n4484
.sym 43510 $false
.sym 43513 soc.cpu.pcpi_mul.rd[62]
.sym 43514 soc.cpu.pcpi_mul.rd[30]
.sym 43515 $abc$61454$n4484
.sym 43516 $false
.sym 43519 soc.cpu.pcpi_mul.rd[51]
.sym 43520 soc.cpu.pcpi_mul.rd[19]
.sym 43521 $abc$61454$n4484
.sym 43522 $false
.sym 43523 $abc$61454$n5786
.sym 43524 clk_16mhz$2$2
.sym 43525 $false
.sym 43526 $abc$61454$n10245
.sym 43527 $abc$61454$n11257
.sym 43528 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 43530 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 43531 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 43532 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 43533 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 43600 soc.cpu.pcpi_mul.rd[28]
.sym 43601 soc.cpu.pcpi_mul.rdx[28]
.sym 43602 soc.cpu.pcpi_mul.rs1[0]
.sym 43603 soc.cpu.pcpi_mul.rs2[28]
.sym 43612 soc.cpu.pcpi_mul.rs2[28]
.sym 43613 soc.cpu.pcpi_mul.rs1[0]
.sym 43614 soc.cpu.pcpi_mul.rd[28]
.sym 43615 soc.cpu.pcpi_mul.rdx[28]
.sym 43618 soc.cpu.pcpi_mul.rd[16]
.sym 43619 soc.cpu.pcpi_mul.rdx[16]
.sym 43620 soc.cpu.pcpi_mul.rs1[0]
.sym 43621 soc.cpu.pcpi_mul.rs2[16]
.sym 43624 soc.cpu.pcpi_mul.rs2[16]
.sym 43625 soc.cpu.pcpi_mul.rs1[0]
.sym 43626 soc.cpu.pcpi_mul.rd[16]
.sym 43627 soc.cpu.pcpi_mul.rdx[16]
.sym 43630 $false
.sym 43631 $abc$61454$n11199
.sym 43632 $false
.sym 43633 $false
.sym 43636 $false
.sym 43637 $abc$61454$n11353
.sym 43638 $false
.sym 43639 $false
.sym 43642 $false
.sym 43643 $abc$61454$n11048
.sym 43644 $false
.sym 43645 $false
.sym 43646 resetn$2
.sym 43647 clk_16mhz$2$2
.sym 43648 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43650 soc.cpu.pcpi_mul.rd[26]
.sym 43651 soc.cpu.pcpi_mul.rd[27]
.sym 43652 soc.cpu.pcpi_mul.rdx[28]
.sym 43655 soc.cpu.pcpi_mul.rd[25]
.sym 43723 soc.cpu.pcpi_mul.rd[27]
.sym 43724 soc.cpu.pcpi_mul.rdx[27]
.sym 43725 soc.cpu.pcpi_mul.rs1[0]
.sym 43726 soc.cpu.pcpi_mul.rs2[27]
.sym 43729 soc.cpu.pcpi_mul.rd[26]
.sym 43730 soc.cpu.pcpi_mul.rdx[26]
.sym 43731 soc.cpu.pcpi_mul.rs1[0]
.sym 43732 soc.cpu.pcpi_mul.rs2[26]
.sym 43735 soc.cpu.pcpi_mul.rs2[26]
.sym 43736 soc.cpu.pcpi_mul.rs1[0]
.sym 43737 soc.cpu.pcpi_mul.rd[26]
.sym 43738 soc.cpu.pcpi_mul.rdx[26]
.sym 43741 soc.cpu.pcpi_mul.rs2[27]
.sym 43742 soc.cpu.pcpi_mul.rs1[0]
.sym 43743 soc.cpu.pcpi_mul.rd[27]
.sym 43744 soc.cpu.pcpi_mul.rdx[27]
.sym 43747 soc.cpu.pcpi_mul.rd[43]
.sym 43748 soc.cpu.pcpi_mul.rd[11]
.sym 43749 $abc$61454$n4484
.sym 43750 $false
.sym 43753 soc.cpu.pcpi_mul.rd[58]
.sym 43754 soc.cpu.pcpi_mul.rd[26]
.sym 43755 $abc$61454$n4484
.sym 43756 $false
.sym 43759 soc.cpu.pcpi_mul.rd[42]
.sym 43760 soc.cpu.pcpi_mul.rd[10]
.sym 43761 $abc$61454$n4484
.sym 43762 $false
.sym 43765 soc.cpu.pcpi_mul.rd[41]
.sym 43766 soc.cpu.pcpi_mul.rd[9]
.sym 43767 $abc$61454$n4484
.sym 43768 $false
.sym 43769 $abc$61454$n5786
.sym 43770 clk_16mhz$2$2
.sym 43771 $false
.sym 43773 $abc$61454$n10201
.sym 43774 $abc$61454$n11279
.sym 43775 $abc$61454$n11103
.sym 43776 $abc$61454$n10217
.sym 43777 soc.cpu.pcpi_mul.rdx[41]
.sym 43778 soc.cpu.pcpi_mul.rs2[49]
.sym 43779 soc.cpu.pcpi_mul.rdx[49]
.sym 43852 soc.cpu.pcpi_mul.rs2[57]
.sym 43853 soc.cpu.pcpi_mul.rs1[0]
.sym 43854 soc.cpu.pcpi_mul.rd[57]
.sym 43855 soc.cpu.pcpi_mul.rdx[57]
.sym 43858 soc.cpu.pcpi_mul.rd[57]
.sym 43859 soc.cpu.pcpi_mul.rdx[57]
.sym 43860 soc.cpu.pcpi_mul.rs1[0]
.sym 43861 soc.cpu.pcpi_mul.rs2[57]
.sym 43864 $false
.sym 43865 $false
.sym 43866 $false
.sym 43867 $false
.sym 43876 soc.cpu.reg_op2[31]
.sym 43877 soc.cpu.pcpi_mul.instr_mulh
.sym 43878 soc.cpu.pcpi_mul.rs2[56]
.sym 43879 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43882 soc.cpu.reg_op2[31]
.sym 43883 soc.cpu.pcpi_mul.instr_mulh
.sym 43884 soc.cpu.pcpi_mul.rs2[49]
.sym 43885 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43892 resetn$2
.sym 43893 clk_16mhz$2$2
.sym 43894 $false
.sym 43896 soc.cpu.pcpi_mul.rd[50]
.sym 43897 soc.cpu.pcpi_mul.rd[51]
.sym 43898 soc.cpu.pcpi_mul.rdx[52]
.sym 43899 soc.cpu.pcpi_mul.rd[41]
.sym 43900 soc.cpu.pcpi_mul.rd[52]
.sym 43901 soc.cpu.pcpi_mul.rd[49]
.sym 43969 soc.cpu.pcpi_mul.rs2[50]
.sym 43970 soc.cpu.pcpi_mul.rs1[0]
.sym 43971 soc.cpu.pcpi_mul.rd[50]
.sym 43972 soc.cpu.pcpi_mul.rdx[50]
.sym 43975 soc.cpu.pcpi_mul.rd[51]
.sym 43976 soc.cpu.pcpi_mul.rdx[51]
.sym 43977 soc.cpu.pcpi_mul.rs1[0]
.sym 43978 soc.cpu.pcpi_mul.rs2[51]
.sym 43981 soc.cpu.pcpi_mul.rd[50]
.sym 43982 soc.cpu.pcpi_mul.rdx[50]
.sym 43983 soc.cpu.pcpi_mul.rs1[0]
.sym 43984 soc.cpu.pcpi_mul.rs2[50]
.sym 43987 soc.cpu.pcpi_mul.rs2[51]
.sym 43988 soc.cpu.pcpi_mul.rs1[0]
.sym 43989 soc.cpu.pcpi_mul.rd[51]
.sym 43990 soc.cpu.pcpi_mul.rdx[51]
.sym 43993 $false
.sym 43994 $false
.sym 43995 $false
.sym 43996 $false
.sym 43999 soc.cpu.reg_op2[31]
.sym 44000 soc.cpu.pcpi_mul.instr_mulh
.sym 44001 soc.cpu.pcpi_mul.rs2[50]
.sym 44002 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44005 $false
.sym 44006 $false
.sym 44007 $false
.sym 44008 $false
.sym 44011 soc.cpu.reg_op2[31]
.sym 44012 soc.cpu.pcpi_mul.instr_mulh
.sym 44013 soc.cpu.pcpi_mul.rs2[41]
.sym 44014 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44015 resetn$2
.sym 44016 clk_16mhz$2$2
.sym 44017 $false
.sym 44019 soc.cpu.pcpi_mul.rd[42]
.sym 44020 soc.cpu.pcpi_mul.rd[43]
.sym 44021 soc.cpu.pcpi_mul.rdx[44]
.sym 44092 soc.cpu.pcpi_mul.rd[43]
.sym 44093 soc.cpu.pcpi_mul.rdx[43]
.sym 44094 soc.cpu.pcpi_mul.rs1[0]
.sym 44095 soc.cpu.pcpi_mul.rs2[43]
.sym 44098 soc.cpu.pcpi_mul.rs2[42]
.sym 44099 soc.cpu.pcpi_mul.rs1[0]
.sym 44100 soc.cpu.pcpi_mul.rd[42]
.sym 44101 soc.cpu.pcpi_mul.rdx[42]
.sym 44110 soc.cpu.pcpi_mul.rs2[43]
.sym 44111 soc.cpu.pcpi_mul.rs1[0]
.sym 44112 soc.cpu.pcpi_mul.rd[43]
.sym 44113 soc.cpu.pcpi_mul.rdx[43]
.sym 44116 soc.cpu.pcpi_mul.rd[42]
.sym 44117 soc.cpu.pcpi_mul.rdx[42]
.sym 44118 soc.cpu.pcpi_mul.rs1[0]
.sym 44119 soc.cpu.pcpi_mul.rs2[42]
.sym 44128 $false
.sym 44129 $false
.sym 44130 $false
.sym 44131 $false
.sym 44134 soc.cpu.reg_op2[31]
.sym 44135 soc.cpu.pcpi_mul.instr_mulh
.sym 44136 soc.cpu.pcpi_mul.rs2[42]
.sym 44137 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44138 resetn$2
.sym 44139 clk_16mhz$2$2
.sym 44140 $false
.sym 44189 $false
.sym 44369 $abc$61454$n5806
.sym 44371 $abc$61454$n6880
.sym 44374 $abc$61454$n6881_1
.sym 44376 soc.cpu.reg_op1[6]
.sym 44479 $abc$61454$n6914_1
.sym 44480 soc.cpu.cpu_state[2]
.sym 44481 $false
.sym 44482 $false
.sym 44485 $abc$61454$n5612
.sym 44486 $abc$61454$n5003
.sym 44487 soc.cpu.reg_op1[14]
.sym 44488 $false
.sym 44497 $abc$61454$n4228
.sym 44498 $abc$61454$n7128
.sym 44499 $abc$61454$n6958
.sym 44500 $false
.sym 44503 $abc$61454$n6918
.sym 44504 soc.cpu.cpu_state[2]
.sym 44505 $false
.sym 44506 $false
.sym 44509 soc.cpu.reg_op1[15]
.sym 44510 $abc$61454$n6854_1
.sym 44511 $abc$61454$n6917_1
.sym 44512 $abc$61454$n6916
.sym 44521 $abc$61454$n6957
.sym 44522 $abc$61454$n6859
.sym 44523 $abc$61454$n6913
.sym 44524 $abc$61454$n6912
.sym 44525 $abc$61454$n4641
.sym 44526 clk_16mhz$2$2
.sym 44527 $false
.sym 44528 $abc$61454$n6897
.sym 44529 $abc$61454$n6868
.sym 44530 $abc$61454$n6861
.sym 44531 $abc$61454$n6860_1
.sym 44532 $abc$61454$n6896_1
.sym 44533 soc.cpu.reg_op1[3]
.sym 44534 soc.cpu.reg_op1[10]
.sym 44535 soc.cpu.reg_op1[1]
.sym 44564 $false
.sym 44601 $auto$alumacc.cc:474:replace_alu$7474.C[1]
.sym 44603 soc.cpu.decoded_imm[0]
.sym 44604 soc.cpu.reg_op1[0]
.sym 44607 $auto$alumacc.cc:474:replace_alu$7474.C[2]
.sym 44608 $false
.sym 44609 soc.cpu.decoded_imm[1]
.sym 44610 soc.cpu.reg_op1[1]
.sym 44611 $auto$alumacc.cc:474:replace_alu$7474.C[1]
.sym 44613 $auto$alumacc.cc:474:replace_alu$7474.C[3]
.sym 44614 $false
.sym 44615 soc.cpu.decoded_imm[2]
.sym 44616 soc.cpu.reg_op1[2]
.sym 44617 $auto$alumacc.cc:474:replace_alu$7474.C[2]
.sym 44619 $auto$alumacc.cc:474:replace_alu$7474.C[4]
.sym 44620 $false
.sym 44621 soc.cpu.decoded_imm[3]
.sym 44622 soc.cpu.reg_op1[3]
.sym 44623 $auto$alumacc.cc:474:replace_alu$7474.C[3]
.sym 44625 $auto$alumacc.cc:474:replace_alu$7474.C[5]
.sym 44626 $false
.sym 44627 soc.cpu.decoded_imm[4]
.sym 44628 soc.cpu.reg_op1[4]
.sym 44629 $auto$alumacc.cc:474:replace_alu$7474.C[4]
.sym 44631 $auto$alumacc.cc:474:replace_alu$7474.C[6]
.sym 44632 $false
.sym 44633 soc.cpu.decoded_imm[5]
.sym 44634 soc.cpu.reg_op1[5]
.sym 44635 $auto$alumacc.cc:474:replace_alu$7474.C[5]
.sym 44637 $auto$alumacc.cc:474:replace_alu$7474.C[7]
.sym 44638 $false
.sym 44639 soc.cpu.decoded_imm[6]
.sym 44640 soc.cpu.reg_op1[6]
.sym 44641 $auto$alumacc.cc:474:replace_alu$7474.C[6]
.sym 44643 $auto$alumacc.cc:474:replace_alu$7474.C[8]
.sym 44644 $false
.sym 44645 soc.cpu.decoded_imm[7]
.sym 44646 soc.cpu.reg_op1[7]
.sym 44647 $auto$alumacc.cc:474:replace_alu$7474.C[7]
.sym 44651 $abc$61454$n6944_1
.sym 44652 $abc$61454$n6945_1
.sym 44653 soc.cpu.reg_op1[13]
.sym 44654 soc.cpu.reg_op1[8]
.sym 44655 soc.cpu.reg_op1[20]
.sym 44656 soc.cpu.reg_op1[23]
.sym 44657 soc.cpu.reg_op1[22]
.sym 44658 soc.cpu.reg_op1[27]
.sym 44687 $auto$alumacc.cc:474:replace_alu$7474.C[8]
.sym 44724 $auto$alumacc.cc:474:replace_alu$7474.C[9]
.sym 44725 $false
.sym 44726 soc.cpu.decoded_imm[8]
.sym 44727 soc.cpu.reg_op1[8]
.sym 44728 $auto$alumacc.cc:474:replace_alu$7474.C[8]
.sym 44730 $auto$alumacc.cc:474:replace_alu$7474.C[10]
.sym 44731 $false
.sym 44732 soc.cpu.decoded_imm[9]
.sym 44733 soc.cpu.reg_op1[9]
.sym 44734 $auto$alumacc.cc:474:replace_alu$7474.C[9]
.sym 44736 $auto$alumacc.cc:474:replace_alu$7474.C[11]
.sym 44737 $false
.sym 44738 soc.cpu.decoded_imm[10]
.sym 44739 soc.cpu.reg_op1[10]
.sym 44740 $auto$alumacc.cc:474:replace_alu$7474.C[10]
.sym 44742 $auto$alumacc.cc:474:replace_alu$7474.C[12]
.sym 44743 $false
.sym 44744 soc.cpu.decoded_imm[11]
.sym 44745 soc.cpu.reg_op1[11]
.sym 44746 $auto$alumacc.cc:474:replace_alu$7474.C[11]
.sym 44748 $auto$alumacc.cc:474:replace_alu$7474.C[13]
.sym 44749 $false
.sym 44750 soc.cpu.decoded_imm[12]
.sym 44751 soc.cpu.reg_op1[12]
.sym 44752 $auto$alumacc.cc:474:replace_alu$7474.C[12]
.sym 44754 $auto$alumacc.cc:474:replace_alu$7474.C[14]
.sym 44755 $false
.sym 44756 soc.cpu.decoded_imm[13]
.sym 44757 soc.cpu.reg_op1[13]
.sym 44758 $auto$alumacc.cc:474:replace_alu$7474.C[13]
.sym 44760 $auto$alumacc.cc:474:replace_alu$7474.C[15]
.sym 44761 $false
.sym 44762 soc.cpu.decoded_imm[14]
.sym 44763 soc.cpu.reg_op1[14]
.sym 44764 $auto$alumacc.cc:474:replace_alu$7474.C[14]
.sym 44766 $auto$alumacc.cc:474:replace_alu$7474.C[16]
.sym 44767 $false
.sym 44768 soc.cpu.decoded_imm[15]
.sym 44769 soc.cpu.reg_op1[15]
.sym 44770 $auto$alumacc.cc:474:replace_alu$7474.C[15]
.sym 44774 $abc$61454$n6932_1
.sym 44775 $abc$61454$n6936
.sym 44776 $abc$61454$n5826_1
.sym 44777 $abc$61454$n6977
.sym 44778 $abc$61454$n6924
.sym 44779 $abc$61454$n6964_1
.sym 44780 soc.cpu.reg_pc[2]
.sym 44781 soc.cpu.reg_pc[12]
.sym 44810 $auto$alumacc.cc:474:replace_alu$7474.C[16]
.sym 44847 $auto$alumacc.cc:474:replace_alu$7474.C[17]
.sym 44848 $false
.sym 44849 soc.cpu.decoded_imm[16]
.sym 44850 soc.cpu.reg_op1[16]
.sym 44851 $auto$alumacc.cc:474:replace_alu$7474.C[16]
.sym 44853 $auto$alumacc.cc:474:replace_alu$7474.C[18]
.sym 44854 $false
.sym 44855 soc.cpu.decoded_imm[17]
.sym 44856 soc.cpu.reg_op1[17]
.sym 44857 $auto$alumacc.cc:474:replace_alu$7474.C[17]
.sym 44859 $auto$alumacc.cc:474:replace_alu$7474.C[19]
.sym 44860 $false
.sym 44861 soc.cpu.decoded_imm[18]
.sym 44862 soc.cpu.reg_op1[18]
.sym 44863 $auto$alumacc.cc:474:replace_alu$7474.C[18]
.sym 44865 $auto$alumacc.cc:474:replace_alu$7474.C[20]
.sym 44866 $false
.sym 44867 soc.cpu.decoded_imm[19]
.sym 44868 soc.cpu.reg_op1[19]
.sym 44869 $auto$alumacc.cc:474:replace_alu$7474.C[19]
.sym 44871 $auto$alumacc.cc:474:replace_alu$7474.C[21]
.sym 44872 $false
.sym 44873 soc.cpu.decoded_imm[20]
.sym 44874 soc.cpu.reg_op1[20]
.sym 44875 $auto$alumacc.cc:474:replace_alu$7474.C[20]
.sym 44877 $auto$alumacc.cc:474:replace_alu$7474.C[22]
.sym 44878 $false
.sym 44879 soc.cpu.decoded_imm[21]
.sym 44880 soc.cpu.reg_op1[21]
.sym 44881 $auto$alumacc.cc:474:replace_alu$7474.C[21]
.sym 44883 $auto$alumacc.cc:474:replace_alu$7474.C[23]
.sym 44884 $false
.sym 44885 soc.cpu.decoded_imm[22]
.sym 44886 soc.cpu.reg_op1[22]
.sym 44887 $auto$alumacc.cc:474:replace_alu$7474.C[22]
.sym 44889 $auto$alumacc.cc:474:replace_alu$7474.C[24]
.sym 44890 $false
.sym 44891 soc.cpu.decoded_imm[23]
.sym 44892 soc.cpu.reg_op1[23]
.sym 44893 $auto$alumacc.cc:474:replace_alu$7474.C[23]
.sym 44897 $abc$61454$n10346
.sym 44898 $abc$61454$n6909
.sym 44899 $abc$61454$n6882
.sym 44900 $abc$61454$n6898
.sym 44901 $abc$61454$n5434
.sym 44902 $abc$61454$n5458
.sym 44903 $abc$61454$n6952_1
.sym 44904 soc.cpu.reg_op1[24]
.sym 44933 $auto$alumacc.cc:474:replace_alu$7474.C[24]
.sym 44970 $auto$alumacc.cc:474:replace_alu$7474.C[25]
.sym 44971 $false
.sym 44972 soc.cpu.decoded_imm[24]
.sym 44973 soc.cpu.reg_op1[24]
.sym 44974 $auto$alumacc.cc:474:replace_alu$7474.C[24]
.sym 44976 $auto$alumacc.cc:474:replace_alu$7474.C[26]
.sym 44977 $false
.sym 44978 soc.cpu.decoded_imm[25]
.sym 44979 soc.cpu.reg_op1[25]
.sym 44980 $auto$alumacc.cc:474:replace_alu$7474.C[25]
.sym 44982 $auto$alumacc.cc:474:replace_alu$7474.C[27]
.sym 44983 $false
.sym 44984 soc.cpu.decoded_imm[26]
.sym 44985 soc.cpu.reg_op1[26]
.sym 44986 $auto$alumacc.cc:474:replace_alu$7474.C[26]
.sym 44988 $auto$alumacc.cc:474:replace_alu$7474.C[28]
.sym 44989 $false
.sym 44990 soc.cpu.decoded_imm[27]
.sym 44991 soc.cpu.reg_op1[27]
.sym 44992 $auto$alumacc.cc:474:replace_alu$7474.C[27]
.sym 44994 $auto$alumacc.cc:474:replace_alu$7474.C[29]
.sym 44995 $false
.sym 44996 soc.cpu.decoded_imm[28]
.sym 44997 soc.cpu.reg_op1[28]
.sym 44998 $auto$alumacc.cc:474:replace_alu$7474.C[28]
.sym 45000 $auto$alumacc.cc:474:replace_alu$7474.C[30]
.sym 45001 $false
.sym 45002 soc.cpu.decoded_imm[29]
.sym 45003 soc.cpu.reg_op1[29]
.sym 45004 $auto$alumacc.cc:474:replace_alu$7474.C[29]
.sym 45006 $auto$alumacc.cc:474:replace_alu$7474.C[31]
.sym 45007 $false
.sym 45008 soc.cpu.decoded_imm[30]
.sym 45009 soc.cpu.reg_op1[30]
.sym 45010 $auto$alumacc.cc:474:replace_alu$7474.C[30]
.sym 45013 $false
.sym 45014 soc.cpu.decoded_imm[31]
.sym 45015 soc.cpu.reg_op1[31]
.sym 45016 $auto$alumacc.cc:474:replace_alu$7474.C[31]
.sym 45020 $abc$61454$n5462
.sym 45021 $abc$61454$n4658
.sym 45022 $abc$61454$n4662_1
.sym 45023 $abc$61454$n4668_1
.sym 45024 $abc$61454$n6910
.sym 45025 soc.cpu.decoded_imm[27]
.sym 45026 soc.cpu.decoded_imm[25]
.sym 45027 soc.cpu.decoded_imm[30]
.sym 45094 soc.cpu.mem_rdata_latched[12]
.sym 45095 $abc$61454$n4328
.sym 45096 $abc$61454$n1
.sym 45097 $false
.sym 45100 soc.cpu.mem_rdata_latched[12]
.sym 45101 $abc$61454$n4341
.sym 45102 $abc$61454$n1
.sym 45103 $false
.sym 45106 soc.cpu.mem_rdata_latched[5]
.sym 45107 $abc$61454$n4411
.sym 45108 $abc$61454$n1
.sym 45109 $false
.sym 45112 soc.cpu.mem_rdata_latched[12]
.sym 45113 $false
.sym 45114 $false
.sym 45115 $false
.sym 45118 $abc$61454$n4503
.sym 45119 $abc$61454$n4544
.sym 45120 $abc$61454$n1
.sym 45121 $false
.sym 45124 $abc$61454$n6483
.sym 45125 $false
.sym 45126 $false
.sym 45127 $false
.sym 45130 $abc$61454$n5282_1
.sym 45131 soc.cpu.mem_rdata_latched[3]
.sym 45132 $abc$61454$n5331
.sym 45133 $abc$61454$n4503
.sym 45136 $abc$61454$n6483
.sym 45137 $false
.sym 45138 $false
.sym 45139 $false
.sym 45140 $abc$61454$n4573
.sym 45141 clk_16mhz$2$2
.sym 45142 $false
.sym 45144 $abc$61454$n9448
.sym 45145 $abc$61454$n9450
.sym 45146 $abc$61454$n9452
.sym 45147 $abc$61454$n9454
.sym 45148 $abc$61454$n9456
.sym 45149 $abc$61454$n9458
.sym 45150 $abc$61454$n9460
.sym 45179 $false
.sym 45216 $auto$alumacc.cc:474:replace_alu$7471.C[1]
.sym 45218 soc.cpu.decoded_imm[0]
.sym 45219 soc.cpu.reg_pc[0]
.sym 45222 $auto$alumacc.cc:474:replace_alu$7471.C[2]
.sym 45223 $false
.sym 45224 soc.cpu.decoded_imm[1]
.sym 45225 soc.cpu.reg_pc[1]
.sym 45226 $auto$alumacc.cc:474:replace_alu$7471.C[1]
.sym 45228 $auto$alumacc.cc:474:replace_alu$7471.C[3]
.sym 45229 $false
.sym 45230 soc.cpu.decoded_imm[2]
.sym 45231 soc.cpu.reg_pc[2]
.sym 45232 $auto$alumacc.cc:474:replace_alu$7471.C[2]
.sym 45234 $auto$alumacc.cc:474:replace_alu$7471.C[4]
.sym 45235 $false
.sym 45236 soc.cpu.decoded_imm[3]
.sym 45237 soc.cpu.reg_pc[3]
.sym 45238 $auto$alumacc.cc:474:replace_alu$7471.C[3]
.sym 45240 $auto$alumacc.cc:474:replace_alu$7471.C[5]
.sym 45241 $false
.sym 45242 soc.cpu.decoded_imm[4]
.sym 45243 soc.cpu.reg_pc[4]
.sym 45244 $auto$alumacc.cc:474:replace_alu$7471.C[4]
.sym 45246 $auto$alumacc.cc:474:replace_alu$7471.C[6]
.sym 45247 $false
.sym 45248 soc.cpu.decoded_imm[5]
.sym 45249 soc.cpu.reg_pc[5]
.sym 45250 $auto$alumacc.cc:474:replace_alu$7471.C[5]
.sym 45252 $auto$alumacc.cc:474:replace_alu$7471.C[7]
.sym 45253 $false
.sym 45254 soc.cpu.decoded_imm[6]
.sym 45255 soc.cpu.reg_pc[6]
.sym 45256 $auto$alumacc.cc:474:replace_alu$7471.C[6]
.sym 45258 $auto$alumacc.cc:474:replace_alu$7471.C[8]
.sym 45259 $false
.sym 45260 soc.cpu.decoded_imm[7]
.sym 45261 soc.cpu.reg_pc[7]
.sym 45262 $auto$alumacc.cc:474:replace_alu$7471.C[7]
.sym 45266 $abc$61454$n9462
.sym 45267 $abc$61454$n9464
.sym 45268 $abc$61454$n9466
.sym 45269 $abc$61454$n9468
.sym 45270 $abc$61454$n9470
.sym 45271 $abc$61454$n9472
.sym 45272 $abc$61454$n9474
.sym 45273 $abc$61454$n9476
.sym 45302 $auto$alumacc.cc:474:replace_alu$7471.C[8]
.sym 45339 $auto$alumacc.cc:474:replace_alu$7471.C[9]
.sym 45340 $false
.sym 45341 soc.cpu.decoded_imm[8]
.sym 45342 soc.cpu.reg_pc[8]
.sym 45343 $auto$alumacc.cc:474:replace_alu$7471.C[8]
.sym 45345 $auto$alumacc.cc:474:replace_alu$7471.C[10]
.sym 45346 $false
.sym 45347 soc.cpu.decoded_imm[9]
.sym 45348 soc.cpu.reg_pc[9]
.sym 45349 $auto$alumacc.cc:474:replace_alu$7471.C[9]
.sym 45351 $auto$alumacc.cc:474:replace_alu$7471.C[11]
.sym 45352 $false
.sym 45353 soc.cpu.decoded_imm[10]
.sym 45354 soc.cpu.reg_pc[10]
.sym 45355 $auto$alumacc.cc:474:replace_alu$7471.C[10]
.sym 45357 $auto$alumacc.cc:474:replace_alu$7471.C[12]
.sym 45358 $false
.sym 45359 soc.cpu.decoded_imm[11]
.sym 45360 soc.cpu.reg_pc[11]
.sym 45361 $auto$alumacc.cc:474:replace_alu$7471.C[11]
.sym 45363 $auto$alumacc.cc:474:replace_alu$7471.C[13]
.sym 45364 $false
.sym 45365 soc.cpu.decoded_imm[12]
.sym 45366 soc.cpu.reg_pc[12]
.sym 45367 $auto$alumacc.cc:474:replace_alu$7471.C[12]
.sym 45369 $auto$alumacc.cc:474:replace_alu$7471.C[14]
.sym 45370 $false
.sym 45371 soc.cpu.decoded_imm[13]
.sym 45372 soc.cpu.reg_pc[13]
.sym 45373 $auto$alumacc.cc:474:replace_alu$7471.C[13]
.sym 45375 $auto$alumacc.cc:474:replace_alu$7471.C[15]
.sym 45376 $false
.sym 45377 soc.cpu.decoded_imm[14]
.sym 45378 soc.cpu.reg_pc[14]
.sym 45379 $auto$alumacc.cc:474:replace_alu$7471.C[14]
.sym 45381 $auto$alumacc.cc:474:replace_alu$7471.C[16]
.sym 45382 $false
.sym 45383 soc.cpu.decoded_imm[15]
.sym 45384 soc.cpu.reg_pc[15]
.sym 45385 $auto$alumacc.cc:474:replace_alu$7471.C[15]
.sym 45389 $abc$61454$n9478
.sym 45390 $abc$61454$n9480
.sym 45391 $abc$61454$n9482
.sym 45392 $abc$61454$n9484
.sym 45393 $abc$61454$n9486
.sym 45394 $abc$61454$n9488
.sym 45395 $abc$61454$n9490
.sym 45396 $abc$61454$n9492
.sym 45425 $auto$alumacc.cc:474:replace_alu$7471.C[16]
.sym 45462 $auto$alumacc.cc:474:replace_alu$7471.C[17]
.sym 45463 $false
.sym 45464 soc.cpu.decoded_imm[16]
.sym 45465 soc.cpu.reg_pc[16]
.sym 45466 $auto$alumacc.cc:474:replace_alu$7471.C[16]
.sym 45468 $auto$alumacc.cc:474:replace_alu$7471.C[18]
.sym 45469 $false
.sym 45470 soc.cpu.decoded_imm[17]
.sym 45471 soc.cpu.reg_pc[17]
.sym 45472 $auto$alumacc.cc:474:replace_alu$7471.C[17]
.sym 45474 $auto$alumacc.cc:474:replace_alu$7471.C[19]
.sym 45475 $false
.sym 45476 soc.cpu.decoded_imm[18]
.sym 45477 soc.cpu.reg_pc[18]
.sym 45478 $auto$alumacc.cc:474:replace_alu$7471.C[18]
.sym 45480 $auto$alumacc.cc:474:replace_alu$7471.C[20]
.sym 45481 $false
.sym 45482 soc.cpu.decoded_imm[19]
.sym 45483 soc.cpu.reg_pc[19]
.sym 45484 $auto$alumacc.cc:474:replace_alu$7471.C[19]
.sym 45486 $auto$alumacc.cc:474:replace_alu$7471.C[21]
.sym 45487 $false
.sym 45488 soc.cpu.decoded_imm[20]
.sym 45489 soc.cpu.reg_pc[20]
.sym 45490 $auto$alumacc.cc:474:replace_alu$7471.C[20]
.sym 45492 $auto$alumacc.cc:474:replace_alu$7471.C[22]
.sym 45493 $false
.sym 45494 soc.cpu.decoded_imm[21]
.sym 45495 soc.cpu.reg_pc[21]
.sym 45496 $auto$alumacc.cc:474:replace_alu$7471.C[21]
.sym 45498 $auto$alumacc.cc:474:replace_alu$7471.C[23]
.sym 45499 $false
.sym 45500 soc.cpu.decoded_imm[22]
.sym 45501 soc.cpu.reg_pc[22]
.sym 45502 $auto$alumacc.cc:474:replace_alu$7471.C[22]
.sym 45504 $auto$alumacc.cc:474:replace_alu$7471.C[24]
.sym 45505 $false
.sym 45506 soc.cpu.decoded_imm[23]
.sym 45507 soc.cpu.reg_pc[23]
.sym 45508 $auto$alumacc.cc:474:replace_alu$7471.C[23]
.sym 45512 $abc$61454$n9494
.sym 45513 $abc$61454$n9496
.sym 45514 $abc$61454$n9498
.sym 45515 $abc$61454$n9500
.sym 45516 $abc$61454$n9502
.sym 45517 $abc$61454$n9504
.sym 45518 $abc$61454$n9506
.sym 45519 soc.cpu.cpuregs.wdata[12]
.sym 45548 $auto$alumacc.cc:474:replace_alu$7471.C[24]
.sym 45585 $auto$alumacc.cc:474:replace_alu$7471.C[25]
.sym 45586 $false
.sym 45587 soc.cpu.decoded_imm[24]
.sym 45588 soc.cpu.reg_pc[24]
.sym 45589 $auto$alumacc.cc:474:replace_alu$7471.C[24]
.sym 45591 $auto$alumacc.cc:474:replace_alu$7471.C[26]
.sym 45592 $false
.sym 45593 soc.cpu.decoded_imm[25]
.sym 45594 soc.cpu.reg_pc[25]
.sym 45595 $auto$alumacc.cc:474:replace_alu$7471.C[25]
.sym 45597 $auto$alumacc.cc:474:replace_alu$7471.C[27]
.sym 45598 $false
.sym 45599 soc.cpu.decoded_imm[26]
.sym 45600 soc.cpu.reg_pc[26]
.sym 45601 $auto$alumacc.cc:474:replace_alu$7471.C[26]
.sym 45603 $auto$alumacc.cc:474:replace_alu$7471.C[28]
.sym 45604 $false
.sym 45605 soc.cpu.decoded_imm[27]
.sym 45606 soc.cpu.reg_pc[27]
.sym 45607 $auto$alumacc.cc:474:replace_alu$7471.C[27]
.sym 45609 $auto$alumacc.cc:474:replace_alu$7471.C[29]
.sym 45610 $false
.sym 45611 soc.cpu.decoded_imm[28]
.sym 45612 soc.cpu.reg_pc[28]
.sym 45613 $auto$alumacc.cc:474:replace_alu$7471.C[28]
.sym 45615 $auto$alumacc.cc:474:replace_alu$7471.C[30]
.sym 45616 $false
.sym 45617 soc.cpu.decoded_imm[29]
.sym 45618 soc.cpu.reg_pc[29]
.sym 45619 $auto$alumacc.cc:474:replace_alu$7471.C[29]
.sym 45621 $auto$alumacc.cc:474:replace_alu$7471.C[31]
.sym 45622 $false
.sym 45623 soc.cpu.decoded_imm[30]
.sym 45624 soc.cpu.reg_pc[30]
.sym 45625 $auto$alumacc.cc:474:replace_alu$7471.C[30]
.sym 45628 $false
.sym 45629 soc.cpu.decoded_imm[31]
.sym 45630 soc.cpu.reg_pc[31]
.sym 45631 $auto$alumacc.cc:474:replace_alu$7471.C[31]
.sym 45635 $abc$61454$n6846
.sym 45636 soc.cpu.cpuregs.wdata[23]
.sym 45637 $abc$61454$n6978
.sym 45638 soc.cpu.cpuregs.wdata[2]
.sym 45639 soc.cpu.cpuregs.wdata[13]
.sym 45640 soc.cpu.cpuregs.wdata[28]
.sym 45641 soc.cpu.cpuregs.wdata[20]
.sym 45642 soc.cpu.cpuregs.wdata[5]
.sym 45709 $false
.sym 45710 soc.cpu.decoded_imm[0]
.sym 45711 soc.cpu.reg_pc[0]
.sym 45712 $false
.sym 45715 $abc$61454$n6745_1
.sym 45716 soc.cpu.reg_pc[1]
.sym 45717 soc.cpu.latched_compr
.sym 45718 $abc$61454$n6750_1
.sym 45721 soc.cpu.instr_lui
.sym 45722 soc.cpu.reg_pc[1]
.sym 45723 soc.cpu.cpuregs_rs1[1]
.sym 45724 soc.cpu.is_lui_auipc_jal
.sym 45733 soc.cpu.reg_next_pc[18]
.sym 45734 soc.cpu.irq_state[0]
.sym 45735 $abc$61454$n6745_1
.sym 45736 $abc$61454$n9480
.sym 45739 $abc$61454$n6749_1
.sym 45740 $abc$61454$n6751_1
.sym 45741 $false
.sym 45742 $false
.sym 45745 soc.cpu.mem_addr[20]
.sym 45746 $false
.sym 45747 $false
.sym 45748 $false
.sym 45758 soc.cpu.cpuregs.wdata[17]
.sym 45759 $abc$61454$n6852
.sym 45760 $abc$61454$n6802_1
.sym 45761 $abc$61454$n6839
.sym 45762 $abc$61454$n6818
.sym 45763 $abc$61454$n6547
.sym 45764 soc.cpu.cpuregs.wdata[31]
.sym 45765 soc.cpu.mem_rdata_q[0]
.sym 45832 $abc$61454$n9444
.sym 45833 $abc$61454$n6745_1
.sym 45834 $abc$61454$n6743_1
.sym 45835 $abc$61454$n6746_1
.sym 45838 $abc$61454$n5468
.sym 45839 $abc$61454$n6744_1
.sym 45840 $abc$61454$n4079
.sym 45841 soc.cpu.irq_state[1]
.sym 45844 $abc$61454$n6807
.sym 45845 $abc$61454$n6808_1
.sym 45846 $false
.sym 45847 $false
.sym 45850 $false
.sym 45851 soc.cpu.reg_pc[0]
.sym 45852 $false
.sym 45853 $false
.sym 45856 soc.cpu.mem_addr[22]
.sym 45857 $false
.sym 45858 $false
.sym 45859 $false
.sym 45862 $abc$61454$n6744_1
.sym 45863 $abc$61454$n7349
.sym 45864 $false
.sym 45865 $false
.sym 45868 soc.cpu.decoder_pseudo_trigger
.sym 45869 soc.cpu.decoder_trigger
.sym 45870 $false
.sym 45871 $false
.sym 45874 $abc$61454$n7119
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $true
.sym 45879 clk_16mhz$2$2
.sym 45880 $abc$61454$n17$2
.sym 45881 soc.cpu.cpuregs.wdata[21]
.sym 45882 $abc$61454$n4017
.sym 45883 $abc$61454$n5612
.sym 45884 soc.cpu.cpuregs.wdata[19]
.sym 45885 soc.cpu.pcpi_insn[4]
.sym 45886 soc.cpu.pcpi_insn[5]
.sym 45887 soc.cpu.pcpi_insn[1]
.sym 45888 soc.cpu.pcpi_insn[0]
.sym 45955 $abc$61454$n5044
.sym 45956 $abc$61454$n5033_1
.sym 45957 $abc$61454$n5047
.sym 45958 $abc$61454$n5049_1
.sym 45961 soc.cpu.irq_state[0]
.sym 45962 soc.cpu.latched_store
.sym 45963 soc.cpu.latched_branch
.sym 45964 $false
.sym 45967 soc.cpu.mem_rdata_q[6]
.sym 45968 soc.cpu.mem_rdata_q[4]
.sym 45969 soc.cpu.mem_rdata_q[5]
.sym 45970 $abc$61454$n5053
.sym 45973 soc.cpu.latched_branch
.sym 45974 soc.cpu.latched_store
.sym 45975 $false
.sym 45976 $false
.sym 45979 $abc$61454$n5048_1
.sym 45980 soc.cpu.mem_rdata_q[6]
.sym 45981 soc.cpu.mem_rdata_q[4]
.sym 45982 soc.cpu.mem_rdata_q[5]
.sym 45985 soc.cpu.mem_rdata_q[2]
.sym 45986 soc.cpu.mem_rdata_q[3]
.sym 45987 $abc$61454$n5052_1
.sym 45988 $abc$61454$n5054_1
.sym 45991 soc.cpu.mem_rdata_q[2]
.sym 45992 soc.cpu.mem_rdata_q[3]
.sym 45993 soc.cpu.mem_rdata_q[0]
.sym 45994 soc.cpu.mem_rdata_q[1]
.sym 45997 $abc$61454$n5051_1
.sym 45998 $abc$61454$n5043_1
.sym 45999 $abc$61454$n5055_1
.sym 46000 $false
.sym 46001 $abc$61454$n4575$2
.sym 46002 clk_16mhz$2$2
.sym 46003 $false
.sym 46004 soc.cpu.cpuregs.wdata[29]
.sym 46005 $abc$61454$n5033_1
.sym 46006 $abc$61454$n5036_1
.sym 46007 $abc$61454$n5038
.sym 46008 $abc$61454$n5034_1
.sym 46009 $abc$61454$n5037_1
.sym 46010 soc.cpu.instr_getq
.sym 46011 soc.cpu.instr_setq
.sym 46078 $abc$61454$n4348
.sym 46079 $abc$61454$n4342
.sym 46080 soc.cpu.mem_16bit_buffer[14]
.sym 46081 $abc$61454$n3991
.sym 46084 $abc$61454$n4549
.sym 46085 $abc$61454$n4114
.sym 46086 soc.cpu.mem_la_secondword
.sym 46087 $false
.sym 46090 $abc$61454$n4545_1
.sym 46091 $abc$61454$n4348
.sym 46092 soc.cpu.mem_la_secondword
.sym 46093 $false
.sym 46096 soc.cpu.mem_rdata_q[14]
.sym 46097 soc.cpu.mem_rdata_q[12]
.sym 46098 soc.cpu.mem_rdata_q[13]
.sym 46099 $abc$61454$n5045_1
.sym 46102 soc.cpu.mem_rdata_q[30]
.sym 46103 soc.cpu.mem_rdata[30]
.sym 46104 soc.cpu.mem_xfer
.sym 46105 $abc$61454$n3954
.sym 46108 soc.cpu.mem_rdata_q[30]
.sym 46109 soc.cpu.mem_rdata[30]
.sym 46110 soc.cpu.mem_xfer
.sym 46111 $false
.sym 46114 soc.cpu.mem_rdata_q[28]
.sym 46115 soc.cpu.mem_rdata[28]
.sym 46116 soc.cpu.mem_xfer
.sym 46117 $false
.sym 46120 soc.cpu.mem_rdata[30]
.sym 46121 $false
.sym 46122 $false
.sym 46123 $false
.sym 46124 $abc$61454$n4530
.sym 46125 clk_16mhz$2$2
.sym 46126 $false
.sym 46127 $abc$61454$n6811_1
.sym 46128 soc.cpu.cpuregs.wdata[27]
.sym 46129 soc.cpu.cpuregs.wdata[16]
.sym 46130 $abc$61454$n6816
.sym 46131 $abc$61454$n6842
.sym 46132 $abc$61454$n6844_1
.sym 46133 $abc$61454$n5653
.sym 46134 soc.cpu.mem_rdata_q[3]
.sym 46201 $abc$61454$n4505
.sym 46202 $abc$61454$n4504
.sym 46203 soc.cpu.mem_16bit_buffer[8]
.sym 46204 $abc$61454$n3991
.sym 46207 soc.cpu.mem_rdata_q[24]
.sym 46208 soc.cpu.mem_rdata[24]
.sym 46209 soc.cpu.mem_xfer
.sym 46210 $abc$61454$n3954
.sym 46213 soc.cpu.mem_rdata_q[28]
.sym 46214 soc.cpu.mem_rdata[28]
.sym 46215 soc.cpu.mem_xfer
.sym 46216 $abc$61454$n3954
.sym 46219 $abc$61454$n4120
.sym 46220 $abc$61454$n4114
.sym 46221 soc.cpu.mem_16bit_buffer[12]
.sym 46222 $abc$61454$n3991
.sym 46225 soc.cpu.mem_rdata_q[8]
.sym 46226 $abc$61454$n4440
.sym 46227 soc.cpu.mem_la_secondword
.sym 46228 soc.cpu.mem_xfer
.sym 46231 soc.cpu.mem_rdata_q[8]
.sym 46232 $abc$61454$n4440
.sym 46233 $abc$61454$n3954
.sym 46234 soc.cpu.mem_xfer
.sym 46237 soc.cpu.mem_rdata[28]
.sym 46238 $false
.sym 46239 $false
.sym 46240 $false
.sym 46243 soc.cpu.mem_rdata[24]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$61454$n4530
.sym 46248 clk_16mhz$2$2
.sym 46249 $false
.sym 46250 $abc$61454$n6801
.sym 46251 $abc$61454$n7421
.sym 46253 $abc$61454$n4086
.sym 46254 $abc$61454$n7344_1
.sym 46255 $abc$61454$n4084
.sym 46256 soc.cpu.irq_mask[0]
.sym 46257 soc.cpu.irq_mask[29]
.sym 46324 $abc$61454$n4420
.sym 46325 $abc$61454$n4127
.sym 46326 soc.cpu.mem_la_secondword
.sym 46327 $false
.sym 46330 soc.cpu.mem_rdata_q[6]
.sym 46331 $abc$61454$n8015
.sym 46332 $abc$61454$n3954
.sym 46333 soc.cpu.mem_xfer
.sym 46336 soc.cpu.cpu_state[3]
.sym 46337 $abc$61454$n11035
.sym 46338 soc.cpu.cpu_state[1]
.sym 46339 soc.cpu.irq_pending[31]
.sym 46342 $abc$61454$n4134
.sym 46343 $abc$61454$n4127
.sym 46344 soc.cpu.mem_16bit_buffer[6]
.sym 46345 $abc$61454$n3991
.sym 46348 soc.cpu.mem_rdata_q[22]
.sym 46349 soc.cpu.mem_rdata[22]
.sym 46350 soc.cpu.mem_xfer
.sym 46351 $abc$61454$n3954
.sym 46354 soc.cpu.mem_rdata_q[22]
.sym 46355 soc.cpu.mem_rdata[22]
.sym 46356 soc.cpu.mem_xfer
.sym 46357 $false
.sym 46360 soc.cpu.mem_rdata_q[4]
.sym 46361 $abc$61454$n8025
.sym 46362 $abc$61454$n3954
.sym 46363 soc.cpu.mem_xfer
.sym 46366 soc.cpu.mem_rdata[22]
.sym 46367 $false
.sym 46368 $false
.sym 46369 $false
.sym 46370 $abc$61454$n4530
.sym 46371 clk_16mhz$2$2
.sym 46372 $false
.sym 46373 $abc$61454$n4075
.sym 46374 $abc$61454$n4076
.sym 46375 $abc$61454$n5384
.sym 46376 $abc$61454$n5385
.sym 46377 $abc$61454$n5383
.sym 46378 $abc$61454$n7187
.sym 46379 $abc$61454$n4078
.sym 46380 soc.cpu.reg_out[8]
.sym 46447 soc.cpu.mem_rdata[20]
.sym 46448 $abc$61454$n7270_1
.sym 46449 $false
.sym 46450 $false
.sym 46453 soc.spimemio.valid
.sym 46454 $abc$61454$n3959
.sym 46455 iomem_rdata[15]
.sym 46456 $abc$61454$n3900
.sym 46459 soc.cpu.cpu_state[3]
.sym 46460 $abc$61454$n11006
.sym 46461 soc.cpu.cpu_state[1]
.sym 46462 soc.cpu.irq_pending[2]
.sym 46465 soc.cpu.mem_rdata_q[3]
.sym 46466 $abc$61454$n8037_1
.sym 46467 $abc$61454$n3954
.sym 46468 soc.cpu.mem_xfer
.sym 46471 $abc$61454$n7267
.sym 46472 $abc$61454$n7268_1
.sym 46473 $abc$61454$n7314_1
.sym 46474 $abc$61454$n4827
.sym 46477 soc.cpu.cpu_state[3]
.sym 46478 $abc$61454$n11024
.sym 46479 soc.cpu.cpu_state[1]
.sym 46480 soc.cpu.irq_pending[20]
.sym 46483 soc.cpu.cpu_state[3]
.sym 46484 $abc$61454$n11005
.sym 46485 soc.cpu.cpu_state[1]
.sym 46486 soc.cpu.irq_pending[1]
.sym 46489 $abc$61454$n7313
.sym 46490 $abc$61454$n7315
.sym 46491 $abc$61454$n7322_1
.sym 46492 $false
.sym 46493 $true
.sym 46494 clk_16mhz$2$2
.sym 46495 $abc$61454$n17$2
.sym 46496 $abc$61454$n7355
.sym 46497 $abc$61454$n4095
.sym 46498 $abc$61454$n5387
.sym 46499 soc.cpu.irq_pending[29]
.sym 46500 soc.cpu.irq_pending[31]
.sym 46501 soc.cpu.irq_pending[23]
.sym 46502 soc.cpu.irq_pending[8]
.sym 46503 soc.cpu.irq_pending[17]
.sym 46570 soc.cpu.irq_mask[18]
.sym 46571 soc.cpu.irq_pending[18]
.sym 46572 $false
.sym 46573 $false
.sym 46576 soc.cpu.cpu_state[3]
.sym 46577 $abc$61454$n11023
.sym 46578 soc.cpu.cpu_state[1]
.sym 46579 soc.cpu.irq_pending[19]
.sym 46582 soc.cpu.cpu_state[3]
.sym 46583 $abc$61454$n11022
.sym 46584 soc.cpu.cpu_state[1]
.sym 46585 soc.cpu.irq_pending[18]
.sym 46588 soc.cpu.irq_pending[16]
.sym 46589 soc.cpu.irq_pending[17]
.sym 46590 soc.cpu.irq_pending[18]
.sym 46591 soc.cpu.irq_pending[19]
.sym 46594 soc.cpu.irq_mask[19]
.sym 46595 soc.cpu.irq_pending[19]
.sym 46596 $false
.sym 46597 $false
.sym 46600 soc.cpu.cpu_state[3]
.sym 46601 $abc$61454$n11021
.sym 46602 soc.cpu.cpu_state[1]
.sym 46603 soc.cpu.irq_pending[17]
.sym 46606 soc.cpu.irq_pending[19]
.sym 46607 soc.cpu.irq_mask[19]
.sym 46608 $false
.sym 46609 $false
.sym 46612 soc.cpu.irq_pending[18]
.sym 46613 soc.cpu.irq_mask[18]
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$61454$n4629
.sym 46617 clk_16mhz$2$2
.sym 46618 $abc$61454$n17$2
.sym 46619 $abc$61454$n7302_1
.sym 46620 $abc$61454$n7303
.sym 46621 $abc$61454$n4190
.sym 46622 soc.cpu.mem_rdata[19]
.sym 46623 $abc$61454$n7432
.sym 46624 soc.cpu.reg_out[17]
.sym 46625 soc.cpu.reg_out[23]
.sym 46626 soc.cpu.reg_out[19]
.sym 46693 soc.cpu.mem_rdata[17]
.sym 46694 $abc$61454$n7270_1
.sym 46695 $false
.sym 46696 $false
.sym 46699 $abc$61454$n7267
.sym 46700 $abc$61454$n7268_1
.sym 46701 $abc$61454$n7281
.sym 46702 $abc$61454$n4827
.sym 46705 soc.cpu.cpu_state[3]
.sym 46706 $abc$61454$n11025
.sym 46707 soc.cpu.cpu_state[1]
.sym 46708 soc.cpu.irq_pending[21]
.sym 46711 soc.spimemio.valid
.sym 46712 $abc$61454$n3959
.sym 46713 iomem_rdata[19]
.sym 46714 $abc$61454$n3900
.sym 46717 soc.cpu.cpu_state[3]
.sym 46718 $abc$61454$n11020
.sym 46719 soc.cpu.cpu_state[1]
.sym 46720 soc.cpu.irq_pending[16]
.sym 46723 soc.cpu.cpu_state[3]
.sym 46724 $abc$61454$n11032
.sym 46725 soc.cpu.cpu_state[1]
.sym 46726 soc.cpu.irq_pending[28]
.sym 46729 soc.cpu.cpuregs_rs1[19]
.sym 46730 $false
.sym 46731 $false
.sym 46732 $false
.sym 46735 soc.cpu.cpuregs_rs1[15]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$61454$n4635
.sym 46740 clk_16mhz$2$2
.sym 46741 $abc$61454$n17$2
.sym 46742 $abc$61454$n4191
.sym 46743 $abc$61454$n7424
.sym 46744 $abc$61454$n7292_1
.sym 46745 $abc$61454$n7423
.sym 46746 $abc$61454$n7291
.sym 46747 $abc$61454$n4088
.sym 46748 soc.cpu.reg_out[18]
.sym 46749 soc.cpu.reg_out[30]
.sym 46816 $abc$61454$n7267
.sym 46817 $abc$61454$n7268_1
.sym 46818 $abc$61454$n7402
.sym 46819 $abc$61454$n4827
.sym 46822 soc.cpu.mem_rdata[28]
.sym 46823 $abc$61454$n7270_1
.sym 46824 $false
.sym 46825 $false
.sym 46828 soc.cpu.pcpi_timeout
.sym 46829 soc.cpu.instr_ecall_ebreak
.sym 46830 $false
.sym 46831 $false
.sym 46834 soc.cpu.irq_mask[16]
.sym 46835 soc.cpu.irq_pending[16]
.sym 46836 $false
.sym 46837 $false
.sym 46840 soc.cpu.irq_pending[15]
.sym 46841 soc.cpu.irq_mask[15]
.sym 46842 $false
.sym 46843 $false
.sym 46846 soc.cpu.irq_pending[28]
.sym 46847 soc.cpu.irq_mask[28]
.sym 46848 $false
.sym 46849 $false
.sym 46852 soc.cpu.irq_pending[21]
.sym 46853 soc.cpu.irq_mask[21]
.sym 46854 $false
.sym 46855 $false
.sym 46858 soc.cpu.irq_pending[16]
.sym 46859 soc.cpu.irq_mask[16]
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$61454$n4629
.sym 46863 clk_16mhz$2$2
.sym 46864 $abc$61454$n17$2
.sym 46865 $abc$61454$n4152
.sym 46866 soc.cpu.mem_rdata[20]
.sym 46867 $abc$61454$n8026_1
.sym 46868 $abc$61454$n8005
.sym 46869 $abc$61454$n4151
.sym 46870 soc.cpu.mem_rdata[18]
.sym 46872 soc.spimemio.xfer.xfer_tag_q[2]
.sym 46939 soc.cpu.mem_rdata[21]
.sym 46940 $abc$61454$n7270_1
.sym 46941 $false
.sym 46942 $false
.sym 46945 $abc$61454$n7267
.sym 46946 $abc$61454$n7268_1
.sym 46947 $abc$61454$n7325_1
.sym 46948 $abc$61454$n4827
.sym 46951 soc.cpu.mem_rdata[16]
.sym 46952 $abc$61454$n7270_1
.sym 46953 $false
.sym 46954 $false
.sym 46957 $abc$61454$n7319_1
.sym 46958 $abc$61454$n7316_1
.sym 46959 soc.cpu.cpu_state[2]
.sym 46960 $false
.sym 46963 $abc$61454$n7267
.sym 46964 $abc$61454$n7268_1
.sym 46965 $abc$61454$n7269
.sym 46966 $abc$61454$n4827
.sym 46969 soc.cpu.cpu_state[2]
.sym 46970 $abc$61454$n7271
.sym 46971 $abc$61454$n7266_1
.sym 46972 $abc$61454$n7278_1
.sym 46975 $abc$61454$n7401_1
.sym 46976 $abc$61454$n7403
.sym 46977 $abc$61454$n7410_1
.sym 46978 $false
.sym 46981 $abc$61454$n7324_1
.sym 46982 $abc$61454$n7326_1
.sym 46983 $abc$61454$n7333_1
.sym 46984 $false
.sym 46985 $true
.sym 46986 clk_16mhz$2$2
.sym 46987 $abc$61454$n17$2
.sym 46988 $abc$61454$n7420
.sym 46989 $abc$61454$n7284_1
.sym 46990 $abc$61454$n4168
.sym 46991 $abc$61454$n4167
.sym 46992 $abc$61454$n7283
.sym 46993 $abc$61454$n7282_1
.sym 46994 $abc$61454$n7416_1
.sym 46995 soc.cpu.irq_mask[17]
.sym 47062 soc.spimemio.valid
.sym 47063 $abc$61454$n3959
.sym 47064 iomem_rdata[18]
.sym 47065 $abc$61454$n3900
.sym 47074 $abc$61454$n4059
.sym 47075 $abc$61454$n7394
.sym 47076 $abc$61454$n4061
.sym 47077 soc.cpu.cpuregs_rs1[27]
.sym 47080 soc.cpu.instr_timer
.sym 47081 soc.cpu.instr_maskirq
.sym 47082 $abc$61454$n4059
.sym 47083 $abc$61454$n4061
.sym 47086 soc.cpu.instr_maskirq
.sym 47087 soc.cpu.irq_mask[31]
.sym 47088 soc.cpu.instr_timer
.sym 47089 soc.cpu.timer[31]
.sym 47092 soc.cpu.cpuregs_rs1[31]
.sym 47093 $false
.sym 47094 $false
.sym 47095 $false
.sym 47104 soc.cpu.cpuregs_rs1[28]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$61454$n4635
.sym 47109 clk_16mhz$2$2
.sym 47110 $abc$61454$n17$2
.sym 47111 $abc$61454$n7182_1
.sym 47112 $abc$61454$n7426
.sym 47113 $abc$61454$n7181
.sym 47114 $abc$61454$n7180_1
.sym 47115 $abc$61454$n7425_1
.sym 47116 soc.cpu.mem_addr[31]
.sym 47117 soc.cpu.mem_addr[29]
.sym 47118 soc.cpu.mem_addr[28]
.sym 47191 $abc$61454$n4061
.sym 47192 soc.cpu.cpuregs_rs1[16]
.sym 47193 $false
.sym 47194 $false
.sym 47203 $abc$61454$n7272_1
.sym 47204 $abc$61454$n7273
.sym 47205 $abc$61454$n7274_1
.sym 47206 $abc$61454$n7277
.sym 47209 soc.cpu.instr_maskirq
.sym 47210 soc.cpu.irq_mask[16]
.sym 47211 soc.cpu.instr_timer
.sym 47212 soc.cpu.timer[16]
.sym 47215 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 47216 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 47217 soc.cpu.pcpi_div.pcpi_wr
.sym 47218 $abc$61454$n4058
.sym 47221 soc.cpu.cpuregs_rs1[18]
.sym 47222 $false
.sym 47223 $false
.sym 47224 $false
.sym 47231 $abc$61454$n4635
.sym 47232 clk_16mhz$2$2
.sym 47233 $abc$61454$n17$2
.sym 47234 $abc$61454$n7329_1
.sym 47238 $abc$61454$n7296_1
.sym 47239 $abc$61454$n7186_1
.sym 47240 soc.simpleuart.recv_buf_data[5]
.sym 47241 soc.simpleuart.recv_buf_data[0]
.sym 47308 soc.cpu.instr_maskirq
.sym 47309 soc.cpu.irq_mask[19]
.sym 47310 soc.cpu.instr_timer
.sym 47311 soc.cpu.timer[19]
.sym 47326 $abc$61454$n7305
.sym 47327 $abc$61454$n7306_1
.sym 47328 $abc$61454$n7307
.sym 47329 $abc$61454$n7310_1
.sym 47332 $abc$61454$n4061
.sym 47333 soc.cpu.cpuregs_rs1[19]
.sym 47334 $false
.sym 47335 $false
.sym 47338 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 47339 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 47340 soc.cpu.pcpi_div.pcpi_wr
.sym 47341 $abc$61454$n4058
.sym 47344 soc.simpleuart.recv_pattern[4]
.sym 47345 $false
.sym 47346 $false
.sym 47347 $false
.sym 47354 $abc$61454$n4674
.sym 47355 clk_16mhz$2$2
.sym 47356 $abc$61454$n17$2
.sym 47357 $abc$61454$n7427
.sym 47358 soc.cpu.pcpi_mul.rs2[4]
.sym 47360 soc.cpu.pcpi_mul.rs2[2]
.sym 47361 soc.cpu.pcpi_mul.rs2[3]
.sym 47362 soc.cpu.pcpi_mul.rs2[20]
.sym 47364 soc.cpu.pcpi_mul.rdx[2]
.sym 47437 soc.cpu.instr_maskirq
.sym 47438 soc.cpu.irq_mask[28]
.sym 47439 $abc$61454$n4061
.sym 47440 soc.cpu.cpuregs_rs1[28]
.sym 47443 soc.cpu.timer[28]
.sym 47444 soc.cpu.instr_timer
.sym 47445 $abc$61454$n7405
.sym 47446 $abc$61454$n7406
.sym 47449 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 47450 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 47451 soc.cpu.pcpi_div.pcpi_wr
.sym 47452 $abc$61454$n4058
.sym 47455 $abc$61454$n7330_1
.sym 47456 $abc$61454$n7327_1
.sym 47457 soc.cpu.cpu_state[2]
.sym 47458 $false
.sym 47461 $abc$61454$n7407_1
.sym 47462 $abc$61454$n7404_1
.sym 47463 soc.cpu.cpu_state[2]
.sym 47464 $false
.sym 47473 soc.cpu.pcpi_mul.rd[49]
.sym 47474 soc.cpu.pcpi_mul.rd[17]
.sym 47475 $abc$61454$n4484
.sym 47476 $false
.sym 47477 $abc$61454$n5786
.sym 47478 clk_16mhz$2$2
.sym 47479 $false
.sym 47480 $abc$61454$n11301
.sym 47481 $abc$61454$n11312
.sym 47482 $abc$61454$n11314
.sym 47483 $abc$61454$n10237
.sym 47484 $abc$61454$n7285
.sym 47485 $abc$61454$n7293
.sym 47486 $abc$61454$n11304
.sym 47487 $abc$61454$n11307
.sym 47554 soc.cpu.pcpi_mul.rd[4]
.sym 47555 soc.cpu.pcpi_mul.rdx[4]
.sym 47556 soc.cpu.pcpi_mul.rs1[0]
.sym 47557 soc.cpu.pcpi_mul.rs2[4]
.sym 47566 soc.cpu.pcpi_mul.rs2[4]
.sym 47567 soc.cpu.pcpi_mul.rs1[0]
.sym 47568 soc.cpu.pcpi_mul.rd[4]
.sym 47569 soc.cpu.pcpi_mul.rdx[4]
.sym 47572 $false
.sym 47573 $abc$61454$n11243
.sym 47574 $false
.sym 47575 $false
.sym 47600 resetn$2
.sym 47601 clk_16mhz$2$2
.sym 47602 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47606 $abc$61454$n10243
.sym 47608 soc.cpu.pcpi_mul.rs2[16]
.sym 47610 soc.cpu.pcpi_mul.rdx[25]
.sym 47677 soc.cpu.pcpi_mul.rs2[25]
.sym 47678 soc.cpu.pcpi_mul.rs1[0]
.sym 47679 soc.cpu.pcpi_mul.rd[25]
.sym 47680 soc.cpu.pcpi_mul.rdx[25]
.sym 47683 soc.cpu.pcpi_mul.rd[25]
.sym 47684 soc.cpu.pcpi_mul.rdx[25]
.sym 47685 soc.cpu.pcpi_mul.rs1[0]
.sym 47686 soc.cpu.pcpi_mul.rs2[25]
.sym 47689 soc.cpu.pcpi_mul.rd[60]
.sym 47690 soc.cpu.pcpi_mul.rd[28]
.sym 47691 $abc$61454$n4484
.sym 47692 $false
.sym 47701 soc.cpu.pcpi_mul.rd[57]
.sym 47702 soc.cpu.pcpi_mul.rd[25]
.sym 47703 $abc$61454$n4484
.sym 47704 $false
.sym 47707 soc.cpu.pcpi_mul.rd[38]
.sym 47708 soc.cpu.pcpi_mul.rd[6]
.sym 47709 $abc$61454$n4484
.sym 47710 $false
.sym 47713 soc.cpu.pcpi_mul.rd[48]
.sym 47714 soc.cpu.pcpi_mul.rd[16]
.sym 47715 $abc$61454$n4484
.sym 47716 $false
.sym 47719 soc.cpu.pcpi_mul.rd[40]
.sym 47720 soc.cpu.pcpi_mul.rd[8]
.sym 47721 $abc$61454$n4484
.sym 47722 $false
.sym 47723 $abc$61454$n5786
.sym 47724 clk_16mhz$2$2
.sym 47725 $false
.sym 47731 soc.cpu.pcpi_mul.rs2[48]
.sym 47732 soc.cpu.pcpi_mul.rdx[45]
.sym 47733 soc.cpu.pcpi_mul.rs2[47]
.sym 47762 $false
.sym 47799 $auto$maccmap.cc:240:synth$11524.C[2]
.sym 47801 $abc$61454$n10245
.sym 47802 $abc$61454$n10247
.sym 47805 $auto$maccmap.cc:240:synth$11524.C[3]
.sym 47806 $false
.sym 47807 $abc$61454$n11268
.sym 47808 $abc$61454$n11257
.sym 47809 $auto$maccmap.cc:240:synth$11524.C[2]
.sym 47811 $auto$maccmap.cc:240:synth$11524.C[4]
.sym 47812 $false
.sym 47813 $abc$61454$n11270
.sym 47814 $abc$61454$n11260
.sym 47815 $auto$maccmap.cc:240:synth$11524.C[3]
.sym 47818 $false
.sym 47819 $false
.sym 47820 $abc$61454$n11263
.sym 47821 $auto$maccmap.cc:240:synth$11524.C[4]
.sym 47836 $abc$61454$n10245
.sym 47837 $abc$61454$n10247
.sym 47838 $false
.sym 47839 $false
.sym 47846 resetn$2
.sym 47847 clk_16mhz$2$2
.sym 47848 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47849 $abc$61454$n11287
.sym 47850 $abc$61454$n10209
.sym 47851 $abc$61454$n11147
.sym 47852 $abc$61454$n11150
.sym 47853 $abc$61454$n11158
.sym 47854 $abc$61454$n10203
.sym 47855 soc.cpu.pcpi_mul.rs2[46]
.sym 47856 soc.cpu.pcpi_mul.rdx[46]
.sym 47929 soc.cpu.pcpi_mul.rs2[49]
.sym 47930 soc.cpu.pcpi_mul.rs1[0]
.sym 47931 soc.cpu.pcpi_mul.rd[49]
.sym 47932 soc.cpu.pcpi_mul.rdx[49]
.sym 47935 soc.cpu.pcpi_mul.rd[49]
.sym 47936 soc.cpu.pcpi_mul.rdx[49]
.sym 47937 soc.cpu.pcpi_mul.rs1[0]
.sym 47938 soc.cpu.pcpi_mul.rs2[49]
.sym 47941 soc.cpu.pcpi_mul.rd[41]
.sym 47942 soc.cpu.pcpi_mul.rdx[41]
.sym 47943 soc.cpu.pcpi_mul.rs1[0]
.sym 47944 soc.cpu.pcpi_mul.rs2[41]
.sym 47947 soc.cpu.pcpi_mul.rs2[41]
.sym 47948 soc.cpu.pcpi_mul.rs1[0]
.sym 47949 soc.cpu.pcpi_mul.rd[41]
.sym 47950 soc.cpu.pcpi_mul.rdx[41]
.sym 47953 $false
.sym 47954 $false
.sym 47955 $false
.sym 47956 $false
.sym 47959 soc.cpu.reg_op2[31]
.sym 47960 soc.cpu.pcpi_mul.instr_mulh
.sym 47961 soc.cpu.pcpi_mul.rs2[48]
.sym 47962 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47965 $false
.sym 47966 $false
.sym 47967 $false
.sym 47968 $false
.sym 47969 resetn$2
.sym 47970 clk_16mhz$2$2
.sym 47971 $false
.sym 47972 $abc$61454$n11133
.sym 47975 $abc$61454$n10219
.sym 47976 $abc$61454$n10215
.sym 47977 soc.cpu.pcpi_mul.rs2[52]
.sym 47978 soc.cpu.pcpi_mul.rs2[41]
.sym 47979 soc.cpu.pcpi_mul.rs2[53]
.sym 48008 $false
.sym 48045 $auto$maccmap.cc:240:synth$11408.C[2]
.sym 48047 $abc$61454$n10201
.sym 48048 $abc$61454$n10203
.sym 48051 $auto$maccmap.cc:240:synth$11408.C[3]
.sym 48052 $false
.sym 48053 $abc$61454$n11290
.sym 48054 $abc$61454$n11279
.sym 48055 $auto$maccmap.cc:240:synth$11408.C[2]
.sym 48057 $auto$maccmap.cc:240:synth$11408.C[4]
.sym 48058 $false
.sym 48059 $abc$61454$n11292
.sym 48060 $abc$61454$n11282
.sym 48061 $auto$maccmap.cc:240:synth$11408.C[3]
.sym 48064 $false
.sym 48065 $false
.sym 48066 $abc$61454$n11285
.sym 48067 $auto$maccmap.cc:240:synth$11408.C[4]
.sym 48070 $abc$61454$n10217
.sym 48071 $abc$61454$n10219
.sym 48072 $false
.sym 48073 $false
.sym 48076 $false
.sym 48077 $abc$61454$n11133
.sym 48078 $false
.sym 48079 $false
.sym 48082 $abc$61454$n10201
.sym 48083 $abc$61454$n10203
.sym 48084 $false
.sym 48085 $false
.sym 48092 resetn$2
.sym 48093 clk_16mhz$2$2
.sym 48094 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48097 soc.cpu.pcpi_mul.rs2[45]
.sym 48101 soc.cpu.pcpi_mul.rs2[44]
.sym 48131 $false
.sym 48168 $auto$maccmap.cc:240:synth$11436.C[2]
.sym 48170 $abc$61454$n10217
.sym 48171 $abc$61454$n10219
.sym 48174 $auto$maccmap.cc:240:synth$11436.C[3]
.sym 48175 $false
.sym 48176 $abc$61454$n11114
.sym 48177 $abc$61454$n11103
.sym 48178 $auto$maccmap.cc:240:synth$11436.C[2]
.sym 48180 $auto$maccmap.cc:240:synth$11436.C[4]
.sym 48181 $false
.sym 48182 $abc$61454$n11116
.sym 48183 $abc$61454$n11106
.sym 48184 $auto$maccmap.cc:240:synth$11436.C[3]
.sym 48187 $false
.sym 48188 $false
.sym 48189 $abc$61454$n11109
.sym 48190 $auto$maccmap.cc:240:synth$11436.C[4]
.sym 48215 resetn$2
.sym 48216 clk_16mhz$2$2
.sym 48217 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48450 $abc$61454$n5790
.sym 48556 soc.cpu.reg_op1[14]
.sym 48557 $abc$61454$n8693
.sym 48558 $abc$61454$n5778
.sym 48559 $false
.sym 48568 $abc$61454$n5612
.sym 48569 $abc$61454$n5003
.sym 48570 soc.cpu.reg_op1[6]
.sym 48571 $false
.sym 48586 $abc$61454$n6882
.sym 48587 soc.cpu.cpu_state[2]
.sym 48588 $false
.sym 48589 $false
.sym 48598 $abc$61454$n6949
.sym 48599 $abc$61454$n6859
.sym 48600 $abc$61454$n6881_1
.sym 48601 $abc$61454$n6880
.sym 48602 $abc$61454$n4641
.sym 48603 clk_16mhz$2$2
.sym 48604 $false
.sym 48605 $abc$61454$n6872_1
.sym 48606 $abc$61454$n5802
.sym 48607 $abc$61454$n6885
.sym 48608 $abc$61454$n6940
.sym 48609 $abc$61454$n6854_1
.sym 48610 $abc$61454$n6884_1
.sym 48611 soc.cpu.reg_op1[4]
.sym 48612 soc.cpu.reg_op1[7]
.sym 48679 $abc$61454$n6898
.sym 48680 soc.cpu.cpu_state[2]
.sym 48681 $false
.sym 48682 $false
.sym 48685 $abc$61454$n5612
.sym 48686 $abc$61454$n5003
.sym 48687 soc.cpu.reg_op1[3]
.sym 48688 $false
.sym 48691 $abc$61454$n6862
.sym 48692 soc.cpu.cpu_state[2]
.sym 48693 $false
.sym 48694 $false
.sym 48697 $abc$61454$n5003
.sym 48698 $abc$61454$n5612
.sym 48699 soc.cpu.reg_op1[1]
.sym 48700 $abc$61454$n6861
.sym 48703 $abc$61454$n5612
.sym 48704 $abc$61454$n5003
.sym 48705 soc.cpu.reg_op1[10]
.sym 48706 $false
.sym 48709 $abc$61454$n6946
.sym 48710 $abc$61454$n6859
.sym 48711 $abc$61454$n6869_1
.sym 48712 $abc$61454$n6868
.sym 48715 $abc$61454$n6953
.sym 48716 $abc$61454$n6859
.sym 48717 $abc$61454$n6897
.sym 48718 $abc$61454$n6896_1
.sym 48721 $abc$61454$n6859
.sym 48722 $abc$61454$n6944
.sym 48723 $abc$61454$n6860_1
.sym 48724 $false
.sym 48725 $abc$61454$n4641
.sym 48726 clk_16mhz$2$2
.sym 48727 $false
.sym 48728 $abc$61454$n6888
.sym 48729 $abc$61454$n6890_1
.sym 48730 $abc$61454$n6948_1
.sym 48731 $abc$61454$n6889
.sym 48732 $abc$61454$n6965_1
.sym 48733 $abc$61454$n5446
.sym 48734 $abc$61454$n6886
.sym 48735 soc.cpu.decoded_imm_uj[20]
.sym 48802 $abc$61454$n4228
.sym 48803 $abc$61454$n7128
.sym 48804 $abc$61454$n6965
.sym 48805 $false
.sym 48808 $abc$61454$n6946_1
.sym 48809 soc.cpu.cpu_state[2]
.sym 48810 $false
.sym 48811 $false
.sym 48814 soc.cpu.reg_op1[13]
.sym 48815 $abc$61454$n6854_1
.sym 48816 $abc$61454$n6909
.sym 48817 $abc$61454$n6908_1
.sym 48820 $abc$61454$n6859
.sym 48821 $abc$61454$n6951
.sym 48822 $abc$61454$n6888
.sym 48823 $false
.sym 48826 soc.cpu.reg_op1[20]
.sym 48827 $abc$61454$n6854_1
.sym 48828 $abc$61454$n6937
.sym 48829 $abc$61454$n6936
.sym 48832 $abc$61454$n6966
.sym 48833 $abc$61454$n6859
.sym 48834 $abc$61454$n6949_1
.sym 48835 $abc$61454$n6948_1
.sym 48838 soc.cpu.reg_op1[22]
.sym 48839 $abc$61454$n6854_1
.sym 48840 $abc$61454$n6945_1
.sym 48841 $abc$61454$n6944_1
.sym 48844 soc.cpu.reg_op1[27]
.sym 48845 $abc$61454$n6854_1
.sym 48846 $abc$61454$n6965_1
.sym 48847 $abc$61454$n6964_1
.sym 48848 $abc$61454$n4641
.sym 48849 clk_16mhz$2$2
.sym 48850 $false
.sym 48852 $abc$61454$n6723
.sym 48853 $abc$61454$n6724
.sym 48854 $abc$61454$n6725
.sym 48855 $abc$61454$n6726
.sym 48856 $abc$61454$n6727
.sym 48857 $abc$61454$n6728
.sym 48858 $abc$61454$n6729
.sym 48925 $abc$61454$n5612
.sym 48926 $abc$61454$n5003
.sym 48927 soc.cpu.reg_op1[19]
.sym 48928 $false
.sym 48931 $abc$61454$n4228
.sym 48932 $abc$61454$n7128
.sym 48933 $abc$61454$n6963
.sym 48934 $false
.sym 48937 soc.cpu.reg_op1[24]
.sym 48938 $abc$61454$n8703
.sym 48939 $abc$61454$n5778
.sym 48940 $false
.sym 48943 $abc$61454$n6978
.sym 48944 soc.cpu.cpu_state[2]
.sym 48945 $false
.sym 48946 $false
.sym 48949 $abc$61454$n5612
.sym 48950 $abc$61454$n5003
.sym 48951 soc.cpu.reg_op1[17]
.sym 48952 $false
.sym 48955 $abc$61454$n4228
.sym 48956 $abc$61454$n7128
.sym 48957 $abc$61454$n6970
.sym 48958 $false
.sym 48961 $abc$61454$n6505
.sym 48962 $false
.sym 48963 $false
.sym 48964 $false
.sym 48967 $abc$61454$n6535
.sym 48968 $false
.sym 48969 $false
.sym 48970 $false
.sym 48971 $abc$61454$n4593
.sym 48972 clk_16mhz$2$2
.sym 48973 $abc$61454$n17$2
.sym 48974 $abc$61454$n6730
.sym 48975 $abc$61454$n6731
.sym 48976 $abc$61454$n6732
.sym 48977 $abc$61454$n6733
.sym 48978 $abc$61454$n6734
.sym 48979 $abc$61454$n6735
.sym 48980 $abc$61454$n6736
.sym 48981 $abc$61454$n6737
.sym 49048 soc.cpu.latched_compr
.sym 49049 $false
.sym 49050 $false
.sym 49051 $false
.sym 49054 $abc$61454$n6910
.sym 49055 soc.cpu.cpu_state[2]
.sym 49056 $false
.sym 49057 $false
.sym 49060 soc.cpu.instr_lui
.sym 49061 soc.cpu.reg_pc[6]
.sym 49062 soc.cpu.cpuregs_rs1[6]
.sym 49063 soc.cpu.is_lui_auipc_jal
.sym 49066 soc.cpu.instr_lui
.sym 49067 soc.cpu.reg_pc[10]
.sym 49068 soc.cpu.cpuregs_rs1[10]
.sym 49069 soc.cpu.is_lui_auipc_jal
.sym 49072 $abc$61454$n5380
.sym 49073 $abc$61454$n6526
.sym 49074 $abc$61454$n4698_1
.sym 49075 $abc$61454$n6731
.sym 49078 $abc$61454$n5380
.sym 49079 $abc$61454$n6544
.sym 49080 $abc$61454$n4698_1
.sym 49081 $abc$61454$n6737
.sym 49084 $abc$61454$n4228
.sym 49085 $abc$61454$n7128
.sym 49086 $abc$61454$n6967
.sym 49087 $false
.sym 49090 soc.cpu.reg_op1[24]
.sym 49091 $abc$61454$n6854_1
.sym 49092 $abc$61454$n6953_1
.sym 49093 $abc$61454$n6952_1
.sym 49094 $abc$61454$n4641
.sym 49095 clk_16mhz$2$2
.sym 49096 $false
.sym 49097 $abc$61454$n6738
.sym 49098 $abc$61454$n6739
.sym 49099 $abc$61454$n6740
.sym 49100 $abc$61454$n6741
.sym 49101 $abc$61454$n6742
.sym 49102 $abc$61454$n6743
.sym 49103 $abc$61454$n6744
.sym 49104 $abc$61454$n6745
.sym 49171 $abc$61454$n6674
.sym 49172 $abc$61454$n5402
.sym 49173 $abc$61454$n4698_1
.sym 49174 $abc$61454$n6738
.sym 49177 soc.cpu.instr_lui
.sym 49178 soc.cpu.instr_auipc
.sym 49179 soc.cpu.mem_rdata_q[25]
.sym 49180 $abc$61454$n4632
.sym 49183 soc.cpu.instr_lui
.sym 49184 soc.cpu.instr_auipc
.sym 49185 soc.cpu.mem_rdata_q[27]
.sym 49186 $abc$61454$n4632
.sym 49189 soc.cpu.instr_lui
.sym 49190 soc.cpu.instr_auipc
.sym 49191 soc.cpu.mem_rdata_q[30]
.sym 49192 $abc$61454$n4632
.sym 49195 soc.cpu.instr_lui
.sym 49196 soc.cpu.reg_pc[13]
.sym 49197 soc.cpu.cpuregs_rs1[13]
.sym 49198 soc.cpu.is_lui_auipc_jal
.sym 49201 soc.cpu.decoded_imm_uj[27]
.sym 49202 soc.cpu.instr_jal
.sym 49203 $abc$61454$n4630
.sym 49204 $abc$61454$n4662_1
.sym 49207 soc.cpu.decoded_imm_uj[25]
.sym 49208 soc.cpu.instr_jal
.sym 49209 $abc$61454$n4630
.sym 49210 $abc$61454$n4658
.sym 49213 soc.cpu.decoded_imm_uj[30]
.sym 49214 soc.cpu.instr_jal
.sym 49215 $abc$61454$n4630
.sym 49216 $abc$61454$n4668_1
.sym 49217 $abc$61454$n4575$2
.sym 49218 clk_16mhz$2$2
.sym 49219 $abc$61454$n5
.sym 49220 $abc$61454$n6746
.sym 49221 $abc$61454$n6747
.sym 49222 $abc$61454$n6748
.sym 49223 $abc$61454$n6749
.sym 49224 $abc$61454$n6750
.sym 49225 $abc$61454$n6751
.sym 49226 $abc$61454$n6752
.sym 49227 $abc$61454$n6753
.sym 49256 $false
.sym 49293 $auto$alumacc.cc:474:replace_alu$7456.C[2]
.sym 49295 soc.cpu.reg_pc[1]
.sym 49296 soc.cpu.latched_compr
.sym 49299 $auto$alumacc.cc:474:replace_alu$7456.C[3]
.sym 49300 $false
.sym 49301 soc.cpu.reg_pc[2]
.sym 49302 $abc$61454$n10346
.sym 49303 $auto$alumacc.cc:474:replace_alu$7456.C[2]
.sym 49305 $auto$alumacc.cc:474:replace_alu$7456.C[4]
.sym 49306 $false
.sym 49307 soc.cpu.reg_pc[3]
.sym 49308 $false
.sym 49309 $auto$alumacc.cc:474:replace_alu$7456.C[3]
.sym 49311 $auto$alumacc.cc:474:replace_alu$7456.C[5]
.sym 49312 $false
.sym 49313 soc.cpu.reg_pc[4]
.sym 49314 $false
.sym 49315 $auto$alumacc.cc:474:replace_alu$7456.C[4]
.sym 49317 $auto$alumacc.cc:474:replace_alu$7456.C[6]
.sym 49318 $false
.sym 49319 soc.cpu.reg_pc[5]
.sym 49320 $false
.sym 49321 $auto$alumacc.cc:474:replace_alu$7456.C[5]
.sym 49323 $auto$alumacc.cc:474:replace_alu$7456.C[7]
.sym 49324 $false
.sym 49325 soc.cpu.reg_pc[6]
.sym 49326 $false
.sym 49327 $auto$alumacc.cc:474:replace_alu$7456.C[6]
.sym 49329 $auto$alumacc.cc:474:replace_alu$7456.C[8]
.sym 49330 $false
.sym 49331 soc.cpu.reg_pc[7]
.sym 49332 $false
.sym 49333 $auto$alumacc.cc:474:replace_alu$7456.C[7]
.sym 49335 $auto$alumacc.cc:474:replace_alu$7456.C[9]
.sym 49336 $false
.sym 49337 soc.cpu.reg_pc[8]
.sym 49338 $false
.sym 49339 $auto$alumacc.cc:474:replace_alu$7456.C[8]
.sym 49343 $abc$61454$n6937
.sym 49344 $abc$61454$n6722
.sym 49345 soc.cpu.reg_next_pc[0]
.sym 49346 soc.cpu.reg_pc[13]
.sym 49347 soc.cpu.reg_pc[15]
.sym 49348 soc.cpu.reg_pc[5]
.sym 49349 soc.cpu.reg_pc[10]
.sym 49350 soc.cpu.reg_next_pc[16]
.sym 49379 $auto$alumacc.cc:474:replace_alu$7456.C[9]
.sym 49416 $auto$alumacc.cc:474:replace_alu$7456.C[10]
.sym 49417 $false
.sym 49418 soc.cpu.reg_pc[9]
.sym 49419 $false
.sym 49420 $auto$alumacc.cc:474:replace_alu$7456.C[9]
.sym 49422 $auto$alumacc.cc:474:replace_alu$7456.C[11]
.sym 49423 $false
.sym 49424 soc.cpu.reg_pc[10]
.sym 49425 $false
.sym 49426 $auto$alumacc.cc:474:replace_alu$7456.C[10]
.sym 49428 $auto$alumacc.cc:474:replace_alu$7456.C[12]
.sym 49429 $false
.sym 49430 soc.cpu.reg_pc[11]
.sym 49431 $false
.sym 49432 $auto$alumacc.cc:474:replace_alu$7456.C[11]
.sym 49434 $auto$alumacc.cc:474:replace_alu$7456.C[13]
.sym 49435 $false
.sym 49436 soc.cpu.reg_pc[12]
.sym 49437 $false
.sym 49438 $auto$alumacc.cc:474:replace_alu$7456.C[12]
.sym 49440 $auto$alumacc.cc:474:replace_alu$7456.C[14]
.sym 49441 $false
.sym 49442 soc.cpu.reg_pc[13]
.sym 49443 $false
.sym 49444 $auto$alumacc.cc:474:replace_alu$7456.C[13]
.sym 49446 $auto$alumacc.cc:474:replace_alu$7456.C[15]
.sym 49447 $false
.sym 49448 soc.cpu.reg_pc[14]
.sym 49449 $false
.sym 49450 $auto$alumacc.cc:474:replace_alu$7456.C[14]
.sym 49452 $auto$alumacc.cc:474:replace_alu$7456.C[16]
.sym 49453 $false
.sym 49454 soc.cpu.reg_pc[15]
.sym 49455 $false
.sym 49456 $auto$alumacc.cc:474:replace_alu$7456.C[15]
.sym 49458 $auto$alumacc.cc:474:replace_alu$7456.C[17]
.sym 49459 $false
.sym 49460 soc.cpu.reg_pc[16]
.sym 49461 $false
.sym 49462 $auto$alumacc.cc:474:replace_alu$7456.C[16]
.sym 49466 $abc$61454$n6957_1
.sym 49467 $abc$61454$n6499
.sym 49468 $abc$61454$n6982_1
.sym 49469 $abc$61454$n6747_1
.sym 49470 $abc$61454$n6981
.sym 49471 $abc$61454$n6938_1
.sym 49472 soc.cpu.reg_op1[25]
.sym 49473 soc.cpu.reg_op1[31]
.sym 49502 $auto$alumacc.cc:474:replace_alu$7456.C[17]
.sym 49539 $auto$alumacc.cc:474:replace_alu$7456.C[18]
.sym 49540 $false
.sym 49541 soc.cpu.reg_pc[17]
.sym 49542 $false
.sym 49543 $auto$alumacc.cc:474:replace_alu$7456.C[17]
.sym 49545 $auto$alumacc.cc:474:replace_alu$7456.C[19]
.sym 49546 $false
.sym 49547 soc.cpu.reg_pc[18]
.sym 49548 $false
.sym 49549 $auto$alumacc.cc:474:replace_alu$7456.C[18]
.sym 49551 $auto$alumacc.cc:474:replace_alu$7456.C[20]
.sym 49552 $false
.sym 49553 soc.cpu.reg_pc[19]
.sym 49554 $false
.sym 49555 $auto$alumacc.cc:474:replace_alu$7456.C[19]
.sym 49557 $auto$alumacc.cc:474:replace_alu$7456.C[21]
.sym 49558 $false
.sym 49559 soc.cpu.reg_pc[20]
.sym 49560 $false
.sym 49561 $auto$alumacc.cc:474:replace_alu$7456.C[20]
.sym 49563 $auto$alumacc.cc:474:replace_alu$7456.C[22]
.sym 49564 $false
.sym 49565 soc.cpu.reg_pc[21]
.sym 49566 $false
.sym 49567 $auto$alumacc.cc:474:replace_alu$7456.C[21]
.sym 49569 $auto$alumacc.cc:474:replace_alu$7456.C[23]
.sym 49570 $false
.sym 49571 soc.cpu.reg_pc[22]
.sym 49572 $false
.sym 49573 $auto$alumacc.cc:474:replace_alu$7456.C[22]
.sym 49575 $auto$alumacc.cc:474:replace_alu$7456.C[24]
.sym 49576 $false
.sym 49577 soc.cpu.reg_pc[23]
.sym 49578 $false
.sym 49579 $auto$alumacc.cc:474:replace_alu$7456.C[23]
.sym 49581 $auto$alumacc.cc:474:replace_alu$7456.C[25]
.sym 49582 $false
.sym 49583 soc.cpu.reg_pc[24]
.sym 49584 $false
.sym 49585 $auto$alumacc.cc:474:replace_alu$7456.C[24]
.sym 49589 $abc$61454$n6958_1
.sym 49590 soc.cpu.cpuregs.wdata[11]
.sym 49591 $abc$61454$n6966_1
.sym 49592 soc.cpu.reg_pc[29]
.sym 49593 soc.cpu.reg_pc[25]
.sym 49594 soc.cpu.reg_pc[30]
.sym 49595 soc.cpu.reg_pc[27]
.sym 49596 soc.cpu.reg_pc[26]
.sym 49625 $auto$alumacc.cc:474:replace_alu$7456.C[25]
.sym 49662 $auto$alumacc.cc:474:replace_alu$7456.C[26]
.sym 49663 $false
.sym 49664 soc.cpu.reg_pc[25]
.sym 49665 $false
.sym 49666 $auto$alumacc.cc:474:replace_alu$7456.C[25]
.sym 49668 $auto$alumacc.cc:474:replace_alu$7456.C[27]
.sym 49669 $false
.sym 49670 soc.cpu.reg_pc[26]
.sym 49671 $false
.sym 49672 $auto$alumacc.cc:474:replace_alu$7456.C[26]
.sym 49674 $auto$alumacc.cc:474:replace_alu$7456.C[28]
.sym 49675 $false
.sym 49676 soc.cpu.reg_pc[27]
.sym 49677 $false
.sym 49678 $auto$alumacc.cc:474:replace_alu$7456.C[27]
.sym 49680 $auto$alumacc.cc:474:replace_alu$7456.C[29]
.sym 49681 $false
.sym 49682 soc.cpu.reg_pc[28]
.sym 49683 $false
.sym 49684 $auto$alumacc.cc:474:replace_alu$7456.C[28]
.sym 49686 $auto$alumacc.cc:474:replace_alu$7456.C[30]
.sym 49687 $false
.sym 49688 soc.cpu.reg_pc[29]
.sym 49689 $false
.sym 49690 $auto$alumacc.cc:474:replace_alu$7456.C[29]
.sym 49692 $auto$alumacc.cc:474:replace_alu$7456.C[31]
.sym 49693 $false
.sym 49694 soc.cpu.reg_pc[30]
.sym 49695 $false
.sym 49696 $auto$alumacc.cc:474:replace_alu$7456.C[30]
.sym 49699 $false
.sym 49700 soc.cpu.reg_pc[31]
.sym 49701 $false
.sym 49702 $auto$alumacc.cc:474:replace_alu$7456.C[31]
.sym 49705 $abc$61454$n6745_1
.sym 49706 $abc$61454$n9468
.sym 49707 $abc$61454$n6787_1
.sym 49708 $false
.sym 49712 soc.cpu.cpuregs.wdata[8]
.sym 49713 $abc$61454$n6583
.sym 49714 $abc$61454$n6775_1
.sym 49715 soc.cpu.cpuregs.wdata[9]
.sym 49716 $abc$61454$n6824
.sym 49717 $abc$61454$n5508
.sym 49718 $abc$61454$n6814_1
.sym 49719 $abc$61454$n6841_1
.sym 49786 soc.cpu.reg_next_pc[29]
.sym 49787 soc.cpu.irq_state[0]
.sym 49788 $abc$61454$n6745_1
.sym 49789 $abc$61454$n9502
.sym 49792 $abc$61454$n9490
.sym 49793 $abc$61454$n6745_1
.sym 49794 $abc$61454$n6824
.sym 49795 $abc$61454$n6825
.sym 49798 soc.cpu.instr_lui
.sym 49799 soc.cpu.reg_pc[30]
.sym 49800 soc.cpu.cpuregs_rs1[30]
.sym 49801 soc.cpu.is_lui_auipc_jal
.sym 49804 $abc$61454$n9448
.sym 49805 $abc$61454$n6745_1
.sym 49806 $abc$61454$n6753_1
.sym 49807 $abc$61454$n6754_1
.sym 49810 $abc$61454$n6745_1
.sym 49811 $abc$61454$n9470
.sym 49812 $abc$61454$n6791
.sym 49813 $false
.sym 49816 $abc$61454$n9500
.sym 49817 $abc$61454$n6745_1
.sym 49818 $abc$61454$n6841_1
.sym 49819 $abc$61454$n6842
.sym 49822 $abc$61454$n9484
.sym 49823 $abc$61454$n6745_1
.sym 49824 $abc$61454$n6814_1
.sym 49825 $abc$61454$n6813
.sym 49828 $abc$61454$n6745_1
.sym 49829 $abc$61454$n9454
.sym 49830 $abc$61454$n6763_1
.sym 49831 $false
.sym 49835 $abc$61454$n6553
.sym 49836 soc.cpu.cpuregs.wdata[25]
.sym 49837 $abc$61454$n6832_1
.sym 49838 soc.cpu.cpuregs.wdata[30]
.sym 49839 $abc$61454$n6829_1
.sym 49840 $abc$61454$n5460
.sym 49841 $abc$61454$n6804
.sym 49842 $abc$61454$n6851
.sym 49909 $abc$61454$n9478
.sym 49910 $abc$61454$n6745_1
.sym 49911 $abc$61454$n6804
.sym 49912 $abc$61454$n6805_1
.sym 49915 soc.cpu.irq_state[0]
.sym 49916 soc.cpu.reg_next_pc[31]
.sym 49917 $abc$61454$n4086
.sym 49918 soc.cpu.irq_state[1]
.sym 49921 $abc$61454$n7349
.sym 49922 $abc$61454$n9476
.sym 49923 $abc$61454$n5460
.sym 49924 $abc$61454$n6744_1
.sym 49927 soc.cpu.reg_next_pc[27]
.sym 49928 soc.cpu.irq_state[0]
.sym 49929 $abc$61454$n6745_1
.sym 49930 $abc$61454$n9498
.sym 49933 soc.cpu.reg_next_pc[21]
.sym 49934 soc.cpu.irq_state[0]
.sym 49935 $abc$61454$n6745_1
.sym 49936 $abc$61454$n9486
.sym 49939 soc.cpu.reg_next_pc[16]
.sym 49940 $abc$61454$n5460
.sym 49941 soc.cpu.irq_state[0]
.sym 49942 $abc$61454$n3955
.sym 49945 $abc$61454$n9506
.sym 49946 $abc$61454$n6745_1
.sym 49947 $abc$61454$n6851
.sym 49948 $abc$61454$n6852
.sym 49951 soc.cpu.mem_rdata_latched[0]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 soc.cpu.mem_xfer
.sym 49956 clk_16mhz$2$2
.sym 49957 $false
.sym 49958 $abc$61454$n5468
.sym 49959 $abc$61454$n6810
.sym 49960 soc.cpu.cpuregs.wdata[24]
.sym 49961 $abc$61454$n5472_1
.sym 49962 $abc$61454$n6822
.sym 49963 $abc$61454$n6556
.sym 49964 $abc$61454$n6805_1
.sym 49965 soc.cpu.cpuregs.wdata[26]
.sym 50032 $abc$61454$n6816
.sym 50033 $abc$61454$n6818
.sym 50034 $false
.sym 50035 $false
.sym 50038 soc.cpu.pcpi_insn[0]
.sym 50039 soc.cpu.pcpi_insn[1]
.sym 50040 soc.cpu.pcpi_insn[4]
.sym 50041 soc.cpu.pcpi_insn[5]
.sym 50044 soc.cpu.cpu_state[1]
.sym 50045 soc.cpu.cpu_state[0]
.sym 50046 soc.cpu.cpu_state[3]
.sym 50047 $false
.sym 50050 $abc$61454$n9482
.sym 50051 $abc$61454$n6745_1
.sym 50052 $abc$61454$n6810
.sym 50053 $abc$61454$n6811_1
.sym 50056 soc.cpu.mem_rdata_q[4]
.sym 50057 $false
.sym 50058 $false
.sym 50059 $false
.sym 50062 soc.cpu.mem_rdata_q[5]
.sym 50063 $false
.sym 50064 $false
.sym 50065 $false
.sym 50068 soc.cpu.mem_rdata_q[1]
.sym 50069 $false
.sym 50070 $false
.sym 50071 $false
.sym 50074 soc.cpu.mem_rdata_q[0]
.sym 50075 $false
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$61454$n4575$2
.sym 50079 clk_16mhz$2$2
.sym 50080 $false
.sym 50081 $abc$61454$n7160
.sym 50082 $abc$61454$n4018
.sym 50083 $abc$61454$n4014
.sym 50084 $abc$61454$n4348
.sym 50085 soc.cpu.pcpi_insn[3]
.sym 50086 soc.cpu.pcpi_insn[25]
.sym 50087 soc.cpu.pcpi_insn[6]
.sym 50088 soc.cpu.pcpi_insn[2]
.sym 50155 $abc$61454$n6844_1
.sym 50156 $abc$61454$n6846
.sym 50157 $false
.sym 50158 $false
.sym 50161 soc.cpu.mem_rdata_q[26]
.sym 50162 soc.cpu.mem_rdata_q[25]
.sym 50163 soc.cpu.mem_rdata_q[27]
.sym 50164 $abc$61454$n5034_1
.sym 50167 $abc$61454$n5037_1
.sym 50168 $abc$61454$n5034_1
.sym 50169 soc.cpu.mem_rdata_q[25]
.sym 50170 $false
.sym 50173 soc.cpu.mem_rdata_q[2]
.sym 50174 soc.cpu.mem_rdata_q[0]
.sym 50175 soc.cpu.mem_rdata_q[3]
.sym 50176 soc.cpu.mem_rdata_q[1]
.sym 50179 soc.cpu.mem_rdata_q[28]
.sym 50180 soc.cpu.mem_rdata_q[29]
.sym 50181 soc.cpu.mem_rdata_q[31]
.sym 50182 soc.cpu.mem_rdata_q[30]
.sym 50185 soc.cpu.mem_rdata_q[6]
.sym 50186 soc.cpu.mem_rdata_q[4]
.sym 50187 soc.cpu.mem_rdata_q[5]
.sym 50188 $abc$61454$n5038
.sym 50191 $abc$61454$n5033_1
.sym 50192 $abc$61454$n5037_1
.sym 50193 $false
.sym 50194 $false
.sym 50197 soc.cpu.mem_rdata_q[26]
.sym 50198 soc.cpu.mem_rdata_q[27]
.sym 50199 $abc$61454$n5036_1
.sym 50200 $false
.sym 50201 $abc$61454$n4575$2
.sym 50202 clk_16mhz$2$2
.sym 50203 $false
.sym 50204 $abc$61454$n7117
.sym 50205 soc.cpu.cpuregs.wdata[22]
.sym 50206 $abc$61454$n7399
.sym 50207 $abc$61454$n6746_1
.sym 50208 $abc$61454$n4141
.sym 50209 $abc$61454$n6835_1
.sym 50210 $abc$61454$n6849
.sym 50211 $abc$61454$n6820_1
.sym 50278 soc.cpu.irq_state[0]
.sym 50279 soc.cpu.reg_next_pc[19]
.sym 50280 $abc$61454$n4087
.sym 50281 soc.cpu.irq_state[1]
.sym 50284 $abc$61454$n6837
.sym 50285 $abc$61454$n6839
.sym 50286 $false
.sym 50287 $false
.sym 50290 $abc$61454$n6801
.sym 50291 $abc$61454$n6802_1
.sym 50292 $false
.sym 50293 $false
.sym 50296 soc.cpu.irq_mask[21]
.sym 50297 soc.cpu.irq_state[1]
.sym 50298 soc.cpu.irq_pending[21]
.sym 50299 $abc$61454$n6817_1
.sym 50302 soc.cpu.irq_state[0]
.sym 50303 soc.cpu.reg_next_pc[28]
.sym 50304 $abc$61454$n4088
.sym 50305 soc.cpu.irq_state[1]
.sym 50308 soc.cpu.irq_mask[29]
.sym 50309 soc.cpu.irq_state[1]
.sym 50310 soc.cpu.irq_pending[29]
.sym 50311 $abc$61454$n6845
.sym 50314 soc.cpu.latched_branch
.sym 50315 $abc$61454$n7349
.sym 50316 resetn$2
.sym 50317 $false
.sym 50320 soc.cpu.mem_rdata_latched[3]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 soc.cpu.mem_xfer
.sym 50325 clk_16mhz$2$2
.sym 50326 $false
.sym 50327 $abc$61454$n7412
.sym 50328 $abc$61454$n7369
.sym 50329 $abc$61454$n4094
.sym 50330 $abc$61454$n7368_1
.sym 50331 $abc$61454$n7413_1
.sym 50332 $abc$61454$n7377_1
.sym 50333 soc.cpu.reg_out[29]
.sym 50334 soc.cpu.reg_out[25]
.sym 50401 soc.cpu.irq_state[0]
.sym 50402 soc.cpu.reg_next_pc[16]
.sym 50403 $abc$61454$n4085
.sym 50404 soc.cpu.irq_state[1]
.sym 50407 soc.cpu.cpu_state[3]
.sym 50408 $abc$61454$n11033
.sym 50409 soc.cpu.cpu_state[1]
.sym 50410 soc.cpu.irq_pending[29]
.sym 50419 soc.cpu.irq_mask[31]
.sym 50420 soc.cpu.irq_pending[31]
.sym 50421 $false
.sym 50422 $false
.sym 50425 soc.cpu.cpu_state[3]
.sym 50426 $abc$61454$n11026
.sym 50427 soc.cpu.cpu_state[1]
.sym 50428 soc.cpu.irq_pending[22]
.sym 50431 $abc$61454$n4085
.sym 50432 $abc$61454$n4086
.sym 50433 $abc$61454$n4087
.sym 50434 $abc$61454$n4088
.sym 50437 soc.cpu.cpuregs_rs1[0]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50443 soc.cpu.cpuregs_rs1[29]
.sym 50444 $false
.sym 50445 $false
.sym 50446 $false
.sym 50447 $abc$61454$n4635
.sym 50448 clk_16mhz$2$2
.sym 50449 $abc$61454$n17$2
.sym 50450 $abc$61454$n5388
.sym 50451 $abc$61454$n5393
.sym 50452 $abc$61454$n7132
.sym 50453 $abc$61454$n4097
.sym 50454 soc.cpu.irq_pending[4]
.sym 50455 soc.cpu.irq_pending[27]
.sym 50456 soc.cpu.irq_pending[22]
.sym 50457 soc.cpu.irq_pending[25]
.sym 50524 soc.cpu.irq_mask[29]
.sym 50525 soc.cpu.irq_pending[29]
.sym 50526 $abc$61454$n4079
.sym 50527 $abc$61454$n4076
.sym 50530 soc.cpu.irq_mask[1]
.sym 50531 soc.cpu.irq_pending[1]
.sym 50532 $abc$61454$n4077
.sym 50533 $abc$61454$n4078
.sym 50536 $abc$61454$n5385
.sym 50537 $abc$61454$n5386
.sym 50538 $abc$61454$n5387
.sym 50539 $abc$61454$n5388
.sym 50542 soc.cpu.irq_pending[20]
.sym 50543 soc.cpu.irq_pending[21]
.sym 50544 soc.cpu.irq_pending[22]
.sym 50545 soc.cpu.irq_pending[23]
.sym 50548 $abc$61454$n5384
.sym 50549 $abc$61454$n5389
.sym 50550 $false
.sym 50551 $false
.sym 50554 soc.cpu.cpu_state[3]
.sym 50555 $abc$61454$n11012
.sym 50556 soc.cpu.cpu_state[1]
.sym 50557 soc.cpu.irq_pending[8]
.sym 50560 soc.cpu.irq_mask[22]
.sym 50561 soc.cpu.irq_pending[22]
.sym 50562 soc.cpu.irq_mask[21]
.sym 50563 soc.cpu.irq_pending[21]
.sym 50566 $abc$61454$n7177_1
.sym 50567 $abc$61454$n7180_1
.sym 50568 $abc$61454$n7187
.sym 50569 $false
.sym 50570 $true
.sym 50571 clk_16mhz$2$2
.sym 50572 $abc$61454$n17$2
.sym 50573 $abc$61454$n7119_1
.sym 50574 $abc$61454$n7091
.sym 50575 $abc$61454$n4090
.sym 50576 $abc$61454$n7092
.sym 50577 $abc$61454$n4083
.sym 50578 soc.cpu.reg_out[2]
.sym 50579 soc.cpu.reg_out[6]
.sym 50580 soc.cpu.reg_out[4]
.sym 50647 soc.cpu.cpu_state[3]
.sym 50648 $abc$61454$n11027
.sym 50649 soc.cpu.cpu_state[1]
.sym 50650 soc.cpu.irq_pending[23]
.sym 50653 soc.cpu.irq_mask[17]
.sym 50654 soc.cpu.irq_pending[17]
.sym 50655 $false
.sym 50656 $false
.sym 50659 soc.cpu.irq_pending[28]
.sym 50660 soc.cpu.irq_pending[29]
.sym 50661 soc.cpu.irq_pending[30]
.sym 50662 soc.cpu.irq_pending[31]
.sym 50665 soc.cpu.irq_pending[29]
.sym 50666 soc.cpu.irq_mask[29]
.sym 50667 $false
.sym 50668 $false
.sym 50671 soc.cpu.irq_pending[31]
.sym 50672 soc.cpu.irq_mask[31]
.sym 50673 $false
.sym 50674 $false
.sym 50677 soc.cpu.irq_pending[23]
.sym 50678 soc.cpu.irq_mask[23]
.sym 50679 $false
.sym 50680 $false
.sym 50683 soc.cpu.irq_pending[8]
.sym 50684 soc.cpu.irq_mask[8]
.sym 50685 $false
.sym 50686 $false
.sym 50689 soc.cpu.irq_pending[17]
.sym 50690 soc.cpu.irq_mask[17]
.sym 50691 $false
.sym 50692 $false
.sym 50693 $abc$61454$n4629
.sym 50694 clk_16mhz$2$2
.sym 50695 $abc$61454$n17$2
.sym 50696 $abc$61454$n8250
.sym 50697 $abc$61454$n7149
.sym 50698 $abc$61454$n8251_1
.sym 50699 $abc$61454$n7388
.sym 50700 $abc$61454$n4098
.sym 50701 $abc$61454$n7148
.sym 50702 soc.cpu.next_pc[19]
.sym 50703 soc.cpu.irq_pending[26]
.sym 50770 $abc$61454$n7267
.sym 50771 $abc$61454$n7268_1
.sym 50772 $abc$61454$n7303
.sym 50773 $abc$61454$n4827
.sym 50776 soc.cpu.mem_rdata[19]
.sym 50777 $abc$61454$n7270_1
.sym 50778 $false
.sym 50779 $false
.sym 50782 soc.memory.rdata[19]
.sym 50783 soc.ram_ready
.sym 50784 $abc$61454$n3987
.sym 50785 $abc$61454$n4191
.sym 50788 $abc$61454$n4190
.sym 50789 soc.spimemio.rdata[19]
.sym 50790 $abc$61454$n3900
.sym 50791 $abc$61454$n8033_1
.sym 50794 soc.cpu.cpu_state[3]
.sym 50795 $abc$61454$n11034
.sym 50796 soc.cpu.cpu_state[1]
.sym 50797 soc.cpu.irq_pending[30]
.sym 50800 $abc$61454$n7280_1
.sym 50801 $abc$61454$n7282_1
.sym 50802 $abc$61454$n7289
.sym 50803 $false
.sym 50806 $abc$61454$n7346_1
.sym 50807 $abc$61454$n7348_1
.sym 50808 $abc$61454$n7355
.sym 50809 $false
.sym 50812 soc.cpu.cpu_state[2]
.sym 50813 $abc$61454$n7304_1
.sym 50814 $abc$61454$n7302_1
.sym 50815 $abc$61454$n7311
.sym 50816 $true
.sym 50817 clk_16mhz$2$2
.sym 50818 $abc$61454$n17$2
.sym 50819 $abc$61454$n7154
.sym 50820 $abc$61454$n7153
.sym 50821 $abc$61454$n7124
.sym 50822 soc.cpu.next_pc[16]
.sym 50823 $abc$61454$n7415
.sym 50824 $abc$61454$n7414
.sym 50825 soc.cpu.irq_mask[27]
.sym 50826 soc.cpu.irq_mask[12]
.sym 50893 $abc$61454$n3898
.sym 50894 soc.simpleuart.cfg_divider[19]
.sym 50895 $abc$61454$n3885
.sym 50896 $abc$61454$n8116
.sym 50899 soc.cpu.mem_rdata[30]
.sym 50900 $abc$61454$n7270_1
.sym 50901 $false
.sym 50902 $false
.sym 50905 soc.cpu.mem_rdata[18]
.sym 50906 $abc$61454$n7270_1
.sym 50907 $false
.sym 50908 $false
.sym 50911 $abc$61454$n7267
.sym 50912 $abc$61454$n7268_1
.sym 50913 $abc$61454$n7424
.sym 50914 $abc$61454$n4827
.sym 50917 $abc$61454$n7267
.sym 50918 $abc$61454$n7268_1
.sym 50919 $abc$61454$n7292_1
.sym 50920 $abc$61454$n4827
.sym 50923 soc.cpu.irq_mask[28]
.sym 50924 soc.cpu.irq_pending[28]
.sym 50925 $false
.sym 50926 $false
.sym 50929 $abc$61454$n7291
.sym 50930 $abc$61454$n7293
.sym 50931 $abc$61454$n7300_1
.sym 50932 $false
.sym 50935 $abc$61454$n7423
.sym 50936 $abc$61454$n7425_1
.sym 50937 $abc$61454$n7432
.sym 50938 $false
.sym 50939 $true
.sym 50940 clk_16mhz$2$2
.sym 50941 $abc$61454$n17$2
.sym 50942 soc.cpu.mem_rdata[22]
.sym 50943 $abc$61454$n8016
.sym 50944 $abc$61454$n7317
.sym 50945 $abc$61454$n7316_1
.sym 50946 $abc$61454$n3909
.sym 50947 $abc$61454$n7155
.sym 50948 soc.cpu.irq_mask[22]
.sym 50949 soc.cpu.irq_mask[25]
.sym 51016 $abc$61454$n3898
.sym 51017 soc.simpleuart.cfg_divider[18]
.sym 51018 $abc$61454$n3885
.sym 51019 soc.spimemio.cfgreg_do[18]
.sym 51022 $abc$61454$n4167
.sym 51023 soc.spimemio.rdata[20]
.sym 51024 $abc$61454$n3900
.sym 51025 $abc$61454$n8026_1
.sym 51028 soc.spimemio.valid
.sym 51029 $abc$61454$n3959
.sym 51030 iomem_rdata[20]
.sym 51031 $abc$61454$n3900
.sym 51034 soc.spimemio.valid
.sym 51035 $abc$61454$n3959
.sym 51036 iomem_rdata[16]
.sym 51037 $abc$61454$n3900
.sym 51040 soc.memory.rdata[18]
.sym 51041 soc.ram_ready
.sym 51042 $abc$61454$n3987
.sym 51043 $abc$61454$n4152
.sym 51046 $abc$61454$n4151
.sym 51047 soc.spimemio.rdata[18]
.sym 51048 $abc$61454$n3900
.sym 51049 $abc$61454$n8021
.sym 51058 soc.spimemio.xfer.xfer_tag[2]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $true
.sym 51063 clk_16mhz$2$2
.sym 51064 $false
.sym 51065 $abc$61454$n7170_1
.sym 51066 $abc$61454$n4136
.sym 51067 $abc$61454$n7168_1
.sym 51068 $abc$61454$n4137
.sym 51069 $abc$61454$n7354
.sym 51070 $abc$61454$n7348_1
.sym 51071 $abc$61454$n7169
.sym 51072 gpio[21]
.sym 51139 soc.cpu.instr_maskirq
.sym 51140 soc.cpu.irq_mask[29]
.sym 51141 soc.cpu.instr_timer
.sym 51142 soc.cpu.timer[29]
.sym 51145 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 51146 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 51147 soc.cpu.pcpi_div.pcpi_wr
.sym 51148 $abc$61454$n4058
.sym 51151 $abc$61454$n3898
.sym 51152 soc.simpleuart.cfg_divider[20]
.sym 51153 $abc$61454$n3885
.sym 51154 soc.spimemio.config_cont
.sym 51157 soc.memory.rdata[20]
.sym 51158 soc.ram_ready
.sym 51159 $abc$61454$n3987
.sym 51160 $abc$61454$n4168
.sym 51163 $abc$61454$n4061
.sym 51164 soc.cpu.cpuregs_rs1[17]
.sym 51165 $abc$61454$n7284_1
.sym 51166 $abc$61454$n7285
.sym 51169 soc.cpu.instr_maskirq
.sym 51170 soc.cpu.irq_mask[17]
.sym 51171 $abc$61454$n7283
.sym 51172 soc.cpu.cpu_state[2]
.sym 51175 $abc$61454$n4061
.sym 51176 soc.cpu.cpuregs_rs1[29]
.sym 51177 $abc$61454$n7417
.sym 51178 $abc$61454$n7420
.sym 51181 soc.cpu.cpuregs_rs1[17]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$61454$n4635
.sym 51186 clk_16mhz$2$2
.sym 51187 $abc$61454$n17$2
.sym 51188 soc.cpu.mem_addr[16]
.sym 51189 soc.cpu.mem_addr[9]
.sym 51190 soc.cpu.mem_addr[15]
.sym 51191 soc.cpu.mem_addr[30]
.sym 51192 soc.cpu.mem_addr[26]
.sym 51193 soc.cpu.mem_addr[25]
.sym 51194 soc.cpu.mem_addr[27]
.sym 51195 soc.cpu.mem_addr[3]
.sym 51262 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 51263 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 51264 soc.cpu.pcpi_div.pcpi_wr
.sym 51265 $abc$61454$n4058
.sym 51268 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 51269 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 51270 soc.cpu.pcpi_div.pcpi_wr
.sym 51271 $abc$61454$n4058
.sym 51274 $abc$61454$n4061
.sym 51275 soc.cpu.cpuregs_rs1[8]
.sym 51276 $abc$61454$n7182_1
.sym 51277 $false
.sym 51280 $abc$61454$n7183_1
.sym 51281 $abc$61454$n7186_1
.sym 51282 $abc$61454$n7181
.sym 51283 soc.cpu.cpu_state[2]
.sym 51286 $abc$61454$n7427
.sym 51287 $abc$61454$n7426
.sym 51288 soc.cpu.cpu_state[2]
.sym 51289 $false
.sym 51292 soc.cpu.reg_op1[31]
.sym 51293 $abc$61454$n7754
.sym 51294 soc.cpu.mem_do_prefetch
.sym 51295 soc.cpu.mem_do_rinst
.sym 51298 soc.cpu.reg_op1[29]
.sym 51299 $abc$61454$n7750
.sym 51300 soc.cpu.mem_do_prefetch
.sym 51301 soc.cpu.mem_do_rinst
.sym 51304 soc.cpu.reg_op1[28]
.sym 51305 $abc$61454$n7748
.sym 51306 soc.cpu.mem_do_prefetch
.sym 51307 soc.cpu.mem_do_rinst
.sym 51308 $abc$61454$n4568
.sym 51309 clk_16mhz$2$2
.sym 51310 $false
.sym 51311 $abc$61454$n7099_1
.sym 51313 $abc$61454$n7098
.sym 51316 $abc$61454$n7097_1
.sym 51317 $abc$61454$n7096
.sym 51318 soc.cpu.mem_addr[12]
.sym 51385 soc.cpu.instr_maskirq
.sym 51386 soc.cpu.irq_mask[21]
.sym 51387 $abc$61454$n4061
.sym 51388 soc.cpu.cpuregs_rs1[21]
.sym 51409 soc.cpu.instr_maskirq
.sym 51410 soc.cpu.irq_mask[18]
.sym 51411 $abc$61454$n4061
.sym 51412 soc.cpu.cpuregs_rs1[18]
.sym 51415 soc.cpu.instr_maskirq
.sym 51416 soc.cpu.irq_mask[8]
.sym 51417 soc.cpu.instr_timer
.sym 51418 soc.cpu.timer[8]
.sym 51421 soc.simpleuart.recv_pattern[5]
.sym 51422 $false
.sym 51423 $false
.sym 51424 $false
.sym 51427 soc.simpleuart.recv_pattern[0]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 $abc$61454$n4674
.sym 51432 clk_16mhz$2$2
.sym 51433 $abc$61454$n17$2
.sym 51434 $abc$61454$n7372
.sym 51435 $abc$61454$n7381
.sym 51436 $abc$61454$n7370
.sym 51437 $abc$61454$n7373
.sym 51438 $abc$61454$n7382
.sym 51439 $abc$61454$n7383_1
.sym 51440 $abc$61454$n7371_1
.sym 51441 soc.cpu.pcpi_mul.rs2[21]
.sym 51508 $abc$61454$n4061
.sym 51509 soc.cpu.cpuregs_rs1[30]
.sym 51510 $abc$61454$n7428_1
.sym 51511 $abc$61454$n7431_1
.sym 51514 soc.cpu.pcpi_mul.rs2[3]
.sym 51515 soc.cpu.reg_op2[4]
.sym 51516 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51517 $false
.sym 51526 soc.cpu.pcpi_mul.rs2[1]
.sym 51527 soc.cpu.reg_op2[2]
.sym 51528 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51529 $false
.sym 51532 soc.cpu.pcpi_mul.rs2[2]
.sym 51533 soc.cpu.reg_op2[3]
.sym 51534 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51535 $false
.sym 51538 soc.cpu.pcpi_mul.rs2[19]
.sym 51539 soc.cpu.reg_op2[20]
.sym 51540 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51541 $false
.sym 51550 $false
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 resetn$2
.sym 51555 clk_16mhz$2$2
.sym 51556 $false
.sym 51558 soc.cpu.pcpi_mul.rd[2]
.sym 51559 soc.cpu.pcpi_mul.rd[3]
.sym 51560 soc.cpu.pcpi_mul.rdx[4]
.sym 51564 soc.cpu.pcpi_mul.rd[1]
.sym 51631 soc.cpu.pcpi_mul.rd[1]
.sym 51632 soc.cpu.pcpi_mul.rdx[1]
.sym 51633 soc.cpu.pcpi_mul.rs1[0]
.sym 51634 soc.cpu.pcpi_mul.rs2[1]
.sym 51637 soc.cpu.pcpi_mul.rs2[2]
.sym 51638 soc.cpu.pcpi_mul.rs1[0]
.sym 51639 soc.cpu.pcpi_mul.rd[2]
.sym 51640 soc.cpu.pcpi_mul.rdx[2]
.sym 51643 soc.cpu.pcpi_mul.rs2[3]
.sym 51644 soc.cpu.pcpi_mul.rs1[0]
.sym 51645 soc.cpu.pcpi_mul.rd[3]
.sym 51646 soc.cpu.pcpi_mul.rdx[3]
.sym 51649 soc.cpu.pcpi_mul.rs2[1]
.sym 51650 soc.cpu.pcpi_mul.rs1[0]
.sym 51651 soc.cpu.pcpi_mul.rd[1]
.sym 51652 soc.cpu.pcpi_mul.rdx[1]
.sym 51655 soc.cpu.timer[17]
.sym 51656 soc.cpu.instr_timer
.sym 51657 $abc$61454$n7286_1
.sym 51658 $false
.sym 51661 $abc$61454$n7297
.sym 51662 $abc$61454$n7294_1
.sym 51663 soc.cpu.cpu_state[2]
.sym 51664 $false
.sym 51667 soc.cpu.pcpi_mul.rd[2]
.sym 51668 soc.cpu.pcpi_mul.rdx[2]
.sym 51669 soc.cpu.pcpi_mul.rs1[0]
.sym 51670 soc.cpu.pcpi_mul.rs2[2]
.sym 51673 soc.cpu.pcpi_mul.rd[3]
.sym 51674 soc.cpu.pcpi_mul.rdx[3]
.sym 51675 soc.cpu.pcpi_mul.rs1[0]
.sym 51676 soc.cpu.pcpi_mul.rs2[3]
.sym 51680 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 51681 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 51682 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 51685 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 51687 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 51772 soc.cpu.pcpi_mul.rd[12]
.sym 51773 soc.cpu.pcpi_mul.rdx[12]
.sym 51774 soc.cpu.pcpi_mul.rs1[0]
.sym 51775 soc.cpu.pcpi_mul.rs2[12]
.sym 51784 soc.cpu.pcpi_mul.rs2[15]
.sym 51785 soc.cpu.reg_op2[16]
.sym 51786 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51787 $false
.sym 51796 $false
.sym 51797 $false
.sym 51798 $false
.sym 51799 $false
.sym 51800 resetn$2
.sym 51801 clk_16mhz$2$2
.sym 51802 $false
.sym 51803 $abc$61454$n11153
.sym 51804 $abc$61454$n11160
.sym 51807 soc.cpu.pcpi_mul.rdx[47]
.sym 51808 soc.cpu.pcpi_mul.rs2[24]
.sym 51810 soc.cpu.pcpi_mul.rdx[15]
.sym 51907 soc.cpu.reg_op2[31]
.sym 51908 soc.cpu.pcpi_mul.instr_mulh
.sym 51909 soc.cpu.pcpi_mul.rs2[47]
.sym 51910 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51913 $false
.sym 51914 $false
.sym 51915 $false
.sym 51916 $false
.sym 51919 soc.cpu.reg_op2[31]
.sym 51920 soc.cpu.pcpi_mul.instr_mulh
.sym 51921 soc.cpu.pcpi_mul.rs2[46]
.sym 51922 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51923 resetn$2
.sym 51924 clk_16mhz$2$2
.sym 51925 $false
.sym 51927 soc.cpu.pcpi_mul.rd[46]
.sym 51928 soc.cpu.pcpi_mul.rd[47]
.sym 51929 soc.cpu.pcpi_mul.rdx[48]
.sym 51930 soc.cpu.pcpi_mul.rd[40]
.sym 51931 soc.cpu.pcpi_mul.rd[57]
.sym 51932 soc.cpu.pcpi_mul.rd[45]
.sym 51933 soc.cpu.pcpi_mul.rd[48]
.sym 52000 soc.cpu.pcpi_mul.rs2[48]
.sym 52001 soc.cpu.pcpi_mul.rs1[0]
.sym 52002 soc.cpu.pcpi_mul.rd[48]
.sym 52003 soc.cpu.pcpi_mul.rdx[48]
.sym 52006 soc.cpu.pcpi_mul.rs2[45]
.sym 52007 soc.cpu.pcpi_mul.rs1[0]
.sym 52008 soc.cpu.pcpi_mul.rd[45]
.sym 52009 soc.cpu.pcpi_mul.rdx[45]
.sym 52012 soc.cpu.pcpi_mul.rd[45]
.sym 52013 soc.cpu.pcpi_mul.rdx[45]
.sym 52014 soc.cpu.pcpi_mul.rs1[0]
.sym 52015 soc.cpu.pcpi_mul.rs2[45]
.sym 52018 soc.cpu.pcpi_mul.rd[46]
.sym 52019 soc.cpu.pcpi_mul.rdx[46]
.sym 52020 soc.cpu.pcpi_mul.rs1[0]
.sym 52021 soc.cpu.pcpi_mul.rs2[46]
.sym 52024 soc.cpu.pcpi_mul.rs2[46]
.sym 52025 soc.cpu.pcpi_mul.rs1[0]
.sym 52026 soc.cpu.pcpi_mul.rd[46]
.sym 52027 soc.cpu.pcpi_mul.rdx[46]
.sym 52030 soc.cpu.pcpi_mul.rd[48]
.sym 52031 soc.cpu.pcpi_mul.rdx[48]
.sym 52032 soc.cpu.pcpi_mul.rs1[0]
.sym 52033 soc.cpu.pcpi_mul.rs2[48]
.sym 52036 soc.cpu.reg_op2[31]
.sym 52037 soc.cpu.pcpi_mul.instr_mulh
.sym 52038 soc.cpu.pcpi_mul.rs2[45]
.sym 52039 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52042 $false
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 resetn$2
.sym 52047 clk_16mhz$2$2
.sym 52048 $false
.sym 52049 $abc$61454$n11378
.sym 52050 $abc$61454$n11111
.sym 52051 $abc$61454$n11370
.sym 52052 soc.cpu.pcpi_mul.rdx[38]
.sym 52053 soc.cpu.pcpi_mul.rs2[38]
.sym 52054 soc.cpu.pcpi_mul.rs2[40]
.sym 52055 soc.cpu.pcpi_mul.rdx[23]
.sym 52056 soc.cpu.pcpi_mul.rs2[39]
.sym 52123 soc.cpu.pcpi_mul.rs2[52]
.sym 52124 soc.cpu.pcpi_mul.rs1[0]
.sym 52125 soc.cpu.pcpi_mul.rd[52]
.sym 52126 soc.cpu.pcpi_mul.rdx[52]
.sym 52141 soc.cpu.pcpi_mul.rd[40]
.sym 52142 soc.cpu.pcpi_mul.rdx[40]
.sym 52143 soc.cpu.pcpi_mul.rs1[0]
.sym 52144 soc.cpu.pcpi_mul.rs2[40]
.sym 52147 soc.cpu.pcpi_mul.rd[52]
.sym 52148 soc.cpu.pcpi_mul.rdx[52]
.sym 52149 soc.cpu.pcpi_mul.rs1[0]
.sym 52150 soc.cpu.pcpi_mul.rs2[52]
.sym 52153 soc.cpu.reg_op2[31]
.sym 52154 soc.cpu.pcpi_mul.instr_mulh
.sym 52155 soc.cpu.pcpi_mul.rs2[51]
.sym 52156 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52159 soc.cpu.reg_op2[31]
.sym 52160 soc.cpu.pcpi_mul.instr_mulh
.sym 52161 soc.cpu.pcpi_mul.rs2[40]
.sym 52162 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52165 soc.cpu.reg_op2[31]
.sym 52166 soc.cpu.pcpi_mul.instr_mulh
.sym 52167 soc.cpu.pcpi_mul.rs2[52]
.sym 52168 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52169 resetn$2
.sym 52170 clk_16mhz$2$2
.sym 52171 $false
.sym 52175 $abc$61454$n11155
.sym 52178 $abc$61454$n10211
.sym 52179 soc.cpu.pcpi_mul.rd[44]
.sym 52258 soc.cpu.reg_op2[31]
.sym 52259 soc.cpu.pcpi_mul.instr_mulh
.sym 52260 soc.cpu.pcpi_mul.rs2[44]
.sym 52261 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52282 soc.cpu.reg_op2[31]
.sym 52283 soc.cpu.pcpi_mul.instr_mulh
.sym 52284 soc.cpu.pcpi_mul.rs2[43]
.sym 52285 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52292 resetn$2
.sym 52293 clk_16mhz$2$2
.sym 52294 $false
.sym 52524 $abc$61454$n4576
.sym 52657 soc.cpu.reg_op1[6]
.sym 52658 $abc$61454$n8685
.sym 52659 $abc$61454$n5778
.sym 52660 $false
.sym 52683 $abc$61454$n6869_1
.sym 52685 $abc$61454$n6873
.sym 52686 $abc$61454$n5800_1
.sym 52689 $abc$61454$n5820_1
.sym 52756 $abc$61454$n4228
.sym 52757 $abc$61454$n7128
.sym 52758 $abc$61454$n6947
.sym 52759 $false
.sym 52762 soc.cpu.reg_op1[12]
.sym 52763 $abc$61454$n8691
.sym 52764 $abc$61454$n5778
.sym 52765 $false
.sym 52768 $abc$61454$n4228
.sym 52769 $abc$61454$n6950
.sym 52770 $abc$61454$n6886
.sym 52771 soc.cpu.cpu_state[2]
.sym 52774 $abc$61454$n5612
.sym 52775 $abc$61454$n5003
.sym 52776 soc.cpu.reg_op1[21]
.sym 52777 $false
.sym 52780 $abc$61454$n5003
.sym 52781 $abc$61454$n5612
.sym 52782 $false
.sym 52783 $false
.sym 52786 $abc$61454$n5003
.sym 52787 $abc$61454$n5612
.sym 52788 soc.cpu.reg_op1[7]
.sym 52789 $abc$61454$n6885
.sym 52792 soc.cpu.reg_op1[4]
.sym 52793 $abc$61454$n6854_1
.sym 52794 $abc$61454$n6873
.sym 52795 $abc$61454$n6872_1
.sym 52798 $abc$61454$n7128
.sym 52799 $abc$61454$n6950
.sym 52800 $abc$61454$n6884_1
.sym 52801 $false
.sym 52802 $abc$61454$n4641
.sym 52803 clk_16mhz$2$2
.sym 52804 $false
.sym 52807 $abc$61454$n6949_1
.sym 52808 $abc$61454$n5430
.sym 52812 soc.cpu.is_lui_auipc_jal
.sym 52879 $abc$61454$n5003
.sym 52880 $abc$61454$n5612
.sym 52881 soc.cpu.reg_op1[8]
.sym 52882 $abc$61454$n6889
.sym 52885 soc.cpu.instr_lui
.sym 52886 soc.cpu.reg_pc[8]
.sym 52887 soc.cpu.cpuregs_rs1[8]
.sym 52888 soc.cpu.is_lui_auipc_jal
.sym 52891 $abc$61454$n5612
.sym 52892 $abc$61454$n5003
.sym 52893 soc.cpu.reg_op1[23]
.sym 52894 $false
.sym 52897 $abc$61454$n6890_1
.sym 52898 soc.cpu.cpu_state[2]
.sym 52899 $false
.sym 52900 $false
.sym 52903 $abc$61454$n6966_1
.sym 52904 soc.cpu.cpu_state[2]
.sym 52905 $false
.sym 52906 $false
.sym 52909 $abc$61454$n5380
.sym 52910 $abc$61454$n6535
.sym 52911 $abc$61454$n4698_1
.sym 52912 $abc$61454$n6734
.sym 52915 soc.cpu.instr_lui
.sym 52916 soc.cpu.reg_pc[7]
.sym 52917 soc.cpu.cpuregs_rs1[7]
.sym 52918 soc.cpu.is_lui_auipc_jal
.sym 52921 $abc$61454$n6483
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$61454$n4573
.sym 52926 clk_16mhz$2$2
.sym 52927 $false
.sym 52928 $abc$61454$n5410
.sym 52929 $abc$61454$n5406
.sym 52930 $abc$61454$n5414
.sym 52931 soc.cpu.reg_pc[7]
.sym 52932 soc.cpu.reg_next_pc[8]
.sym 52933 soc.cpu.reg_next_pc[3]
.sym 52934 soc.cpu.reg_next_pc[2]
.sym 52935 soc.cpu.reg_next_pc[4]
.sym 52964 $false
.sym 53001 $auto$alumacc.cc:474:replace_alu$7468.C[1]
.sym 53003 $abc$61454$n6499
.sym 53004 soc.cpu.decoded_imm_uj[0]
.sym 53007 $auto$alumacc.cc:474:replace_alu$7468.C[2]
.sym 53008 $false
.sym 53009 $abc$61454$n6502
.sym 53010 soc.cpu.decoded_imm_uj[1]
.sym 53011 $auto$alumacc.cc:474:replace_alu$7468.C[1]
.sym 53013 $auto$alumacc.cc:474:replace_alu$7468.C[3]
.sym 53014 $false
.sym 53015 $abc$61454$n6505
.sym 53016 soc.cpu.decoded_imm_uj[2]
.sym 53017 $auto$alumacc.cc:474:replace_alu$7468.C[2]
.sym 53019 $auto$alumacc.cc:474:replace_alu$7468.C[4]
.sym 53020 $false
.sym 53021 $abc$61454$n6508
.sym 53022 soc.cpu.decoded_imm_uj[3]
.sym 53023 $auto$alumacc.cc:474:replace_alu$7468.C[3]
.sym 53025 $auto$alumacc.cc:474:replace_alu$7468.C[5]
.sym 53026 $false
.sym 53027 $abc$61454$n6511
.sym 53028 soc.cpu.decoded_imm_uj[4]
.sym 53029 $auto$alumacc.cc:474:replace_alu$7468.C[4]
.sym 53031 $auto$alumacc.cc:474:replace_alu$7468.C[6]
.sym 53032 $false
.sym 53033 $abc$61454$n6514
.sym 53034 soc.cpu.decoded_imm_uj[5]
.sym 53035 $auto$alumacc.cc:474:replace_alu$7468.C[5]
.sym 53037 $auto$alumacc.cc:474:replace_alu$7468.C[7]
.sym 53038 $false
.sym 53039 $abc$61454$n6517
.sym 53040 soc.cpu.decoded_imm_uj[6]
.sym 53041 $auto$alumacc.cc:474:replace_alu$7468.C[6]
.sym 53043 $auto$alumacc.cc:474:replace_alu$7468.C[8]
.sym 53044 $false
.sym 53045 $abc$61454$n6520
.sym 53046 soc.cpu.decoded_imm_uj[7]
.sym 53047 $auto$alumacc.cc:474:replace_alu$7468.C[7]
.sym 53051 $abc$61454$n6523
.sym 53052 $abc$61454$n5450
.sym 53053 soc.cpu.reg_next_pc[14]
.sym 53054 soc.cpu.reg_pc[6]
.sym 53055 soc.cpu.reg_next_pc[10]
.sym 53056 soc.cpu.reg_next_pc[9]
.sym 53057 soc.cpu.reg_next_pc[13]
.sym 53058 soc.cpu.reg_next_pc[15]
.sym 53087 $auto$alumacc.cc:474:replace_alu$7468.C[8]
.sym 53124 $auto$alumacc.cc:474:replace_alu$7468.C[9]
.sym 53125 $false
.sym 53126 $abc$61454$n6523
.sym 53127 soc.cpu.decoded_imm_uj[8]
.sym 53128 $auto$alumacc.cc:474:replace_alu$7468.C[8]
.sym 53130 $auto$alumacc.cc:474:replace_alu$7468.C[10]
.sym 53131 $false
.sym 53132 $abc$61454$n6526
.sym 53133 soc.cpu.decoded_imm_uj[9]
.sym 53134 $auto$alumacc.cc:474:replace_alu$7468.C[9]
.sym 53136 $auto$alumacc.cc:474:replace_alu$7468.C[11]
.sym 53137 $false
.sym 53138 $abc$61454$n6529
.sym 53139 soc.cpu.decoded_imm_uj[10]
.sym 53140 $auto$alumacc.cc:474:replace_alu$7468.C[10]
.sym 53142 $auto$alumacc.cc:474:replace_alu$7468.C[12]
.sym 53143 $false
.sym 53144 $abc$61454$n6532
.sym 53145 soc.cpu.decoded_imm_uj[11]
.sym 53146 $auto$alumacc.cc:474:replace_alu$7468.C[11]
.sym 53148 $auto$alumacc.cc:474:replace_alu$7468.C[13]
.sym 53149 $false
.sym 53150 $abc$61454$n6535
.sym 53151 soc.cpu.decoded_imm_uj[12]
.sym 53152 $auto$alumacc.cc:474:replace_alu$7468.C[12]
.sym 53154 $auto$alumacc.cc:474:replace_alu$7468.C[14]
.sym 53155 $false
.sym 53156 $abc$61454$n6538
.sym 53157 soc.cpu.decoded_imm_uj[13]
.sym 53158 $auto$alumacc.cc:474:replace_alu$7468.C[13]
.sym 53160 $auto$alumacc.cc:474:replace_alu$7468.C[15]
.sym 53161 $false
.sym 53162 $abc$61454$n6541
.sym 53163 soc.cpu.decoded_imm_uj[14]
.sym 53164 $auto$alumacc.cc:474:replace_alu$7468.C[14]
.sym 53166 $auto$alumacc.cc:474:replace_alu$7468.C[16]
.sym 53167 $false
.sym 53168 $abc$61454$n6544
.sym 53169 soc.cpu.decoded_imm_uj[15]
.sym 53170 $auto$alumacc.cc:474:replace_alu$7468.C[15]
.sym 53174 $abc$61454$n5478
.sym 53175 $abc$61454$n5470
.sym 53176 $abc$61454$n5466
.sym 53177 soc.cpu.reg_next_pc[17]
.sym 53178 soc.cpu.reg_next_pc[22]
.sym 53179 soc.cpu.reg_next_pc[20]
.sym 53180 soc.cpu.reg_next_pc[18]
.sym 53181 soc.cpu.reg_next_pc[23]
.sym 53210 $auto$alumacc.cc:474:replace_alu$7468.C[16]
.sym 53247 $auto$alumacc.cc:474:replace_alu$7468.C[17]
.sym 53248 $false
.sym 53249 $abc$61454$n6547
.sym 53250 soc.cpu.decoded_imm_uj[16]
.sym 53251 $auto$alumacc.cc:474:replace_alu$7468.C[16]
.sym 53253 $auto$alumacc.cc:474:replace_alu$7468.C[18]
.sym 53254 $false
.sym 53255 $abc$61454$n6550
.sym 53256 soc.cpu.decoded_imm_uj[17]
.sym 53257 $auto$alumacc.cc:474:replace_alu$7468.C[17]
.sym 53259 $auto$alumacc.cc:474:replace_alu$7468.C[19]
.sym 53260 $false
.sym 53261 $abc$61454$n6553
.sym 53262 soc.cpu.decoded_imm_uj[18]
.sym 53263 $auto$alumacc.cc:474:replace_alu$7468.C[18]
.sym 53265 $auto$alumacc.cc:474:replace_alu$7468.C[20]
.sym 53266 $false
.sym 53267 $abc$61454$n6556
.sym 53268 soc.cpu.decoded_imm_uj[19]
.sym 53269 $auto$alumacc.cc:474:replace_alu$7468.C[19]
.sym 53271 $auto$alumacc.cc:474:replace_alu$7468.C[21]
.sym 53272 $false
.sym 53273 $abc$61454$n6559
.sym 53274 soc.cpu.decoded_imm_uj[20]
.sym 53275 $auto$alumacc.cc:474:replace_alu$7468.C[20]
.sym 53277 $auto$alumacc.cc:474:replace_alu$7468.C[22]
.sym 53278 $false
.sym 53279 $abc$61454$n6562
.sym 53280 soc.cpu.decoded_imm_uj[21]
.sym 53281 $auto$alumacc.cc:474:replace_alu$7468.C[21]
.sym 53283 $auto$alumacc.cc:474:replace_alu$7468.C[23]
.sym 53284 $false
.sym 53285 $abc$61454$n6565
.sym 53286 soc.cpu.decoded_imm_uj[22]
.sym 53287 $auto$alumacc.cc:474:replace_alu$7468.C[22]
.sym 53289 $auto$alumacc.cc:474:replace_alu$7468.C[24]
.sym 53290 $false
.sym 53291 $abc$61454$n6568
.sym 53292 soc.cpu.decoded_imm_uj[23]
.sym 53293 $auto$alumacc.cc:474:replace_alu$7468.C[23]
.sym 53297 $abc$61454$n6870
.sym 53298 $abc$61454$n5510
.sym 53299 $abc$61454$n5474
.sym 53300 $abc$61454$n6874
.sym 53301 soc.cpu.reg_pc[4]
.sym 53302 soc.cpu.reg_pc[3]
.sym 53303 soc.cpu.reg_next_pc[28]
.sym 53304 soc.cpu.reg_next_pc[19]
.sym 53333 $auto$alumacc.cc:474:replace_alu$7468.C[24]
.sym 53370 $auto$alumacc.cc:474:replace_alu$7468.C[25]
.sym 53371 $false
.sym 53372 $abc$61454$n6571
.sym 53373 soc.cpu.decoded_imm_uj[24]
.sym 53374 $auto$alumacc.cc:474:replace_alu$7468.C[24]
.sym 53376 $auto$alumacc.cc:474:replace_alu$7468.C[26]
.sym 53377 $false
.sym 53378 $abc$61454$n6574
.sym 53379 soc.cpu.decoded_imm_uj[25]
.sym 53380 $auto$alumacc.cc:474:replace_alu$7468.C[25]
.sym 53382 $auto$alumacc.cc:474:replace_alu$7468.C[27]
.sym 53383 $false
.sym 53384 $abc$61454$n6577
.sym 53385 soc.cpu.decoded_imm_uj[26]
.sym 53386 $auto$alumacc.cc:474:replace_alu$7468.C[26]
.sym 53388 $auto$alumacc.cc:474:replace_alu$7468.C[28]
.sym 53389 $false
.sym 53390 $abc$61454$n6580
.sym 53391 soc.cpu.decoded_imm_uj[27]
.sym 53392 $auto$alumacc.cc:474:replace_alu$7468.C[27]
.sym 53394 $auto$alumacc.cc:474:replace_alu$7468.C[29]
.sym 53395 $false
.sym 53396 $abc$61454$n6583
.sym 53397 soc.cpu.decoded_imm_uj[28]
.sym 53398 $auto$alumacc.cc:474:replace_alu$7468.C[28]
.sym 53400 $auto$alumacc.cc:474:replace_alu$7468.C[30]
.sym 53401 $false
.sym 53402 $abc$61454$n6586
.sym 53403 soc.cpu.decoded_imm_uj[29]
.sym 53404 $auto$alumacc.cc:474:replace_alu$7468.C[29]
.sym 53406 $auto$alumacc.cc:474:replace_alu$7468.C[31]
.sym 53407 $false
.sym 53408 $abc$61454$n6589
.sym 53409 soc.cpu.decoded_imm_uj[30]
.sym 53410 $auto$alumacc.cc:474:replace_alu$7468.C[30]
.sym 53413 $false
.sym 53414 $abc$61454$n6592
.sym 53415 soc.cpu.decoded_imm_uj[31]
.sym 53416 $auto$alumacc.cc:474:replace_alu$7468.C[31]
.sym 53420 $abc$61454$n6953_1
.sym 53421 $abc$61454$n6568
.sym 53422 $abc$61454$n5498
.sym 53423 $abc$61454$n6565
.sym 53424 soc.cpu.reg_pc[23]
.sym 53425 soc.cpu.reg_pc[1]
.sym 53426 soc.cpu.reg_pc[11]
.sym 53427 soc.cpu.reg_next_pc[26]
.sym 53494 $abc$61454$n6938_1
.sym 53495 soc.cpu.cpu_state[2]
.sym 53496 $false
.sym 53497 $false
.sym 53500 $false
.sym 53501 $abc$61454$n6499
.sym 53502 soc.cpu.decoded_imm_uj[0]
.sym 53503 $false
.sym 53506 $abc$61454$n4698_1
.sym 53507 $abc$61454$n6722
.sym 53508 $abc$61454$n5379
.sym 53509 $false
.sym 53512 $abc$61454$n6538
.sym 53513 $false
.sym 53514 $false
.sym 53515 $false
.sym 53518 $abc$61454$n6544
.sym 53519 $false
.sym 53520 $false
.sym 53521 $false
.sym 53524 $abc$61454$n6514
.sym 53525 $false
.sym 53526 $false
.sym 53527 $false
.sym 53530 $abc$61454$n6529
.sym 53531 $false
.sym 53532 $false
.sym 53533 $false
.sym 53536 $abc$61454$n5380
.sym 53537 $abc$61454$n6547
.sym 53538 $abc$61454$n5462
.sym 53539 $false
.sym 53540 $abc$61454$n4593
.sym 53541 clk_16mhz$2$2
.sym 53542 $abc$61454$n17$2
.sym 53543 $abc$61454$n6954_1
.sym 53544 $abc$61454$n6550
.sym 53545 $abc$61454$n6592
.sym 53546 $abc$61454$n6559
.sym 53547 $abc$61454$n6950_1
.sym 53548 soc.cpu.reg_pc[20]
.sym 53549 soc.cpu.reg_pc[17]
.sym 53550 soc.cpu.reg_pc[19]
.sym 53617 $abc$61454$n6958_1
.sym 53618 soc.cpu.cpu_state[2]
.sym 53619 $false
.sym 53620 $false
.sym 53623 $abc$61454$n5377
.sym 53624 soc.cpu.reg_next_pc[0]
.sym 53625 $false
.sym 53626 $false
.sym 53629 soc.cpu.instr_lui
.sym 53630 soc.cpu.reg_pc[31]
.sym 53631 soc.cpu.cpuregs_rs1[31]
.sym 53632 soc.cpu.is_lui_auipc_jal
.sym 53635 soc.cpu.latched_compr
.sym 53636 soc.cpu.reg_next_pc[0]
.sym 53637 soc.cpu.irq_state[0]
.sym 53638 $false
.sym 53641 $abc$61454$n6982_1
.sym 53642 soc.cpu.cpu_state[2]
.sym 53643 $false
.sym 53644 $false
.sym 53647 soc.cpu.instr_lui
.sym 53648 soc.cpu.reg_pc[20]
.sym 53649 soc.cpu.cpuregs_rs1[20]
.sym 53650 soc.cpu.is_lui_auipc_jal
.sym 53653 soc.cpu.reg_op1[25]
.sym 53654 $abc$61454$n6854_1
.sym 53655 $abc$61454$n6957_1
.sym 53656 $abc$61454$n6956_1
.sym 53659 soc.cpu.reg_op1[31]
.sym 53660 $abc$61454$n6854_1
.sym 53661 $abc$61454$n6981
.sym 53662 $abc$61454$n6980
.sym 53663 $abc$61454$n4641
.sym 53664 clk_16mhz$2$2
.sym 53665 $false
.sym 53666 soc.cpu.cpuregs.wdata[15]
.sym 53667 soc.cpu.cpuregs.wdata[7]
.sym 53668 $abc$61454$n6760_1
.sym 53669 $abc$61454$n6511
.sym 53670 soc.cpu.cpuregs.wdata[4]
.sym 53671 $abc$61454$n6758
.sym 53672 $abc$61454$n5488_1
.sym 53673 $abc$61454$n5412
.sym 53740 soc.cpu.instr_lui
.sym 53741 soc.cpu.reg_pc[25]
.sym 53742 soc.cpu.cpuregs_rs1[25]
.sym 53743 soc.cpu.is_lui_auipc_jal
.sym 53746 $abc$61454$n9466
.sym 53747 $abc$61454$n6745_1
.sym 53748 $abc$61454$n6784_1
.sym 53749 $abc$61454$n6785
.sym 53752 soc.cpu.instr_lui
.sym 53753 soc.cpu.reg_pc[27]
.sym 53754 soc.cpu.cpuregs_rs1[27]
.sym 53755 soc.cpu.is_lui_auipc_jal
.sym 53758 $abc$61454$n6586
.sym 53759 $false
.sym 53760 $false
.sym 53761 $false
.sym 53764 $abc$61454$n6574
.sym 53765 $false
.sym 53766 $false
.sym 53767 $false
.sym 53770 $abc$61454$n6589
.sym 53771 $false
.sym 53772 $false
.sym 53773 $false
.sym 53776 $abc$61454$n6580
.sym 53777 $false
.sym 53778 $false
.sym 53779 $false
.sym 53782 $abc$61454$n6577
.sym 53783 $false
.sym 53784 $false
.sym 53785 $false
.sym 53786 $abc$61454$n4593
.sym 53787 clk_16mhz$2$2
.sym 53788 $abc$61454$n17$2
.sym 53789 soc.cpu.cpuregs.wdata[6]
.sym 53790 soc.cpu.cpuregs.wdata[14]
.sym 53791 soc.cpu.cpuregs.wdata[10]
.sym 53792 $abc$61454$n6769_1
.sym 53793 soc.cpu.cpuregs.wdata[3]
.sym 53794 soc.cpu.next_pc[13]
.sym 53795 $abc$61454$n5428
.sym 53796 $abc$61454$n5476
.sym 53863 $abc$61454$n9460
.sym 53864 $abc$61454$n6745_1
.sym 53865 $abc$61454$n6775_1
.sym 53866 $abc$61454$n6776
.sym 53869 $abc$61454$n5377
.sym 53870 soc.cpu.reg_next_pc[28]
.sym 53871 $abc$61454$n5508
.sym 53872 $false
.sym 53875 soc.cpu.reg_out[8]
.sym 53876 soc.cpu.alu_out_q[8]
.sym 53877 soc.cpu.latched_stalu
.sym 53878 $abc$61454$n6744_1
.sym 53881 $abc$61454$n9462
.sym 53882 $abc$61454$n6745_1
.sym 53883 $abc$61454$n6778_1
.sym 53884 $abc$61454$n6779
.sym 53887 soc.cpu.reg_out[23]
.sym 53888 soc.cpu.alu_out_q[23]
.sym 53889 soc.cpu.latched_stalu
.sym 53890 $abc$61454$n6744_1
.sym 53893 soc.cpu.reg_out[28]
.sym 53894 soc.cpu.alu_out_q[28]
.sym 53895 soc.cpu.latched_stalu
.sym 53896 $abc$61454$n3955
.sym 53899 soc.cpu.reg_out[20]
.sym 53900 soc.cpu.alu_out_q[20]
.sym 53901 soc.cpu.latched_stalu
.sym 53902 $abc$61454$n6744_1
.sym 53905 soc.cpu.reg_out[28]
.sym 53906 soc.cpu.alu_out_q[28]
.sym 53907 soc.cpu.latched_stalu
.sym 53908 $abc$61454$n6744_1
.sym 53912 $abc$61454$n5464
.sym 53913 $abc$61454$n5520
.sym 53914 $abc$61454$n6776
.sym 53915 $abc$61454$n6779
.sym 53916 soc.cpu.next_pc[31]
.sym 53917 $abc$61454$n6799_1
.sym 53918 $abc$61454$n6796_1
.sym 53919 soc.cpu.next_pc[8]
.sym 53986 soc.cpu.reg_next_pc[18]
.sym 53987 $abc$61454$n5468
.sym 53988 soc.cpu.irq_state[0]
.sym 53989 $abc$61454$n3955
.sym 53992 $abc$61454$n9494
.sym 53993 $abc$61454$n6745_1
.sym 53994 $abc$61454$n6831
.sym 53995 $abc$61454$n6832_1
.sym 53998 soc.cpu.irq_state[0]
.sym 53999 soc.cpu.reg_next_pc[25]
.sym 54000 $abc$61454$n4097
.sym 54001 soc.cpu.irq_state[1]
.sym 54004 $abc$61454$n9504
.sym 54005 $abc$61454$n6745_1
.sym 54006 $abc$61454$n6848
.sym 54007 $abc$61454$n6849
.sym 54010 soc.cpu.reg_next_pc[24]
.sym 54011 soc.cpu.irq_state[0]
.sym 54012 $abc$61454$n6745_1
.sym 54013 $abc$61454$n9492
.sym 54016 soc.cpu.reg_out[16]
.sym 54017 soc.cpu.alu_out_q[16]
.sym 54018 soc.cpu.latched_stalu
.sym 54019 $false
.sym 54022 soc.cpu.reg_out[17]
.sym 54023 soc.cpu.alu_out_q[17]
.sym 54024 soc.cpu.latched_stalu
.sym 54025 $abc$61454$n6744_1
.sym 54028 soc.cpu.reg_out[31]
.sym 54029 soc.cpu.alu_out_q[31]
.sym 54030 soc.cpu.latched_stalu
.sym 54031 $abc$61454$n6744_1
.sym 54035 $abc$61454$n6577
.sym 54036 soc.cpu.next_pc[20]
.sym 54037 $abc$61454$n6834
.sym 54038 $abc$61454$n6785
.sym 54039 $abc$61454$n5500
.sym 54040 $abc$61454$n6782
.sym 54041 $abc$61454$n6813
.sym 54042 $abc$61454$n6754_1
.sym 54109 soc.cpu.reg_out[18]
.sym 54110 soc.cpu.alu_out_q[18]
.sym 54111 soc.cpu.latched_stalu
.sym 54112 $false
.sym 54115 soc.cpu.reg_out[19]
.sym 54116 soc.cpu.alu_out_q[19]
.sym 54117 soc.cpu.latched_stalu
.sym 54118 $abc$61454$n6744_1
.sym 54121 $abc$61454$n6827
.sym 54122 $abc$61454$n6829_1
.sym 54123 $false
.sym 54124 $false
.sym 54127 soc.cpu.reg_out[19]
.sym 54128 soc.cpu.alu_out_q[19]
.sym 54129 soc.cpu.latched_stalu
.sym 54130 $abc$61454$n3955
.sym 54133 soc.cpu.reg_next_pc[22]
.sym 54134 soc.cpu.irq_state[0]
.sym 54135 $abc$61454$n6745_1
.sym 54136 $abc$61454$n9488
.sym 54139 $abc$61454$n5377
.sym 54140 soc.cpu.reg_next_pc[19]
.sym 54141 $abc$61454$n5472_1
.sym 54142 $false
.sym 54145 soc.cpu.irq_state[0]
.sym 54146 soc.cpu.reg_next_pc[17]
.sym 54147 $abc$61454$n4095
.sym 54148 soc.cpu.irq_state[1]
.sym 54151 $abc$61454$n9496
.sym 54152 $abc$61454$n6745_1
.sym 54153 $abc$61454$n6834
.sym 54154 $abc$61454$n6835_1
.sym 54158 $abc$61454$n6821
.sym 54159 soc.cpu.next_pc[17]
.sym 54160 $abc$61454$n6756
.sym 54161 soc.cpu.next_pc[23]
.sym 54162 $abc$61454$n6825
.sym 54163 $abc$61454$n6772_1
.sym 54164 $abc$61454$n5484
.sym 54165 soc.cpu.irq_pending[3]
.sym 54232 soc.cpu.cpu_state[3]
.sym 54233 $abc$61454$n11010
.sym 54234 soc.cpu.cpu_state[1]
.sym 54235 soc.cpu.irq_pending[6]
.sym 54238 soc.cpu.pcpi_insn[2]
.sym 54239 soc.cpu.pcpi_insn[3]
.sym 54240 soc.cpu.pcpi_insn[6]
.sym 54241 soc.cpu.pcpi_insn[25]
.sym 54244 $abc$61454$n4015
.sym 54245 $abc$61454$n4017
.sym 54246 $abc$61454$n4018
.sym 54247 $false
.sym 54250 soc.cpu.mem_rdata_q[14]
.sym 54251 $abc$61454$n8051_1
.sym 54252 $abc$61454$n3954
.sym 54253 soc.cpu.mem_xfer
.sym 54256 soc.cpu.mem_rdata_q[3]
.sym 54257 $false
.sym 54258 $false
.sym 54259 $false
.sym 54262 soc.cpu.mem_rdata_q[25]
.sym 54263 $false
.sym 54264 $false
.sym 54265 $false
.sym 54268 soc.cpu.mem_rdata_q[6]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 soc.cpu.mem_rdata_q[2]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $abc$61454$n4575$2
.sym 54279 clk_16mhz$2$2
.sym 54280 $false
.sym 54281 soc.cpu.next_pc[29]
.sym 54282 $abc$61454$n6773
.sym 54283 soc.cpu.next_pc[3]
.sym 54284 $abc$61454$n7175
.sym 54285 $abc$61454$n7242_1
.sym 54286 $abc$61454$n7220
.sym 54287 soc.cpu.next_pc[25]
.sym 54288 soc.cpu.irq_pending[13]
.sym 54355 soc.cpu.cpu_state[3]
.sym 54356 $abc$61454$n11007
.sym 54357 soc.cpu.cpu_state[1]
.sym 54358 soc.cpu.irq_pending[3]
.sym 54361 $abc$61454$n6820_1
.sym 54362 $abc$61454$n6822
.sym 54363 $false
.sym 54364 $false
.sym 54367 soc.cpu.cpu_state[3]
.sym 54368 $abc$61454$n11031
.sym 54369 soc.cpu.cpu_state[1]
.sym 54370 soc.cpu.irq_pending[27]
.sym 54373 soc.cpu.irq_mask[0]
.sym 54374 soc.cpu.irq_state[1]
.sym 54375 soc.cpu.irq_pending[0]
.sym 54376 $abc$61454$n6747_1
.sym 54379 soc.cpu.mem_rdata_q[2]
.sym 54380 $abc$61454$n8020
.sym 54381 $abc$61454$n3954
.sym 54382 soc.cpu.mem_xfer
.sym 54385 soc.cpu.irq_state[0]
.sym 54386 soc.cpu.reg_next_pc[26]
.sym 54387 $abc$61454$n4098
.sym 54388 soc.cpu.irq_state[1]
.sym 54391 soc.cpu.irq_state[0]
.sym 54392 soc.cpu.reg_next_pc[30]
.sym 54393 $abc$61454$n4096
.sym 54394 soc.cpu.irq_state[1]
.sym 54397 soc.cpu.irq_mask[22]
.sym 54398 soc.cpu.irq_state[1]
.sym 54399 soc.cpu.irq_pending[22]
.sym 54400 $abc$61454$n6821
.sym 54404 $abc$61454$n5390
.sym 54405 $abc$61454$n7231_1
.sym 54406 $abc$61454$n4089
.sym 54407 $abc$61454$n6789
.sym 54408 $abc$61454$n4080
.sym 54409 $abc$61454$n4081
.sym 54410 $abc$61454$n4103
.sym 54411 soc.cpu.irq_pending[12]
.sym 54478 $abc$61454$n7267
.sym 54479 $abc$61454$n7268_1
.sym 54480 $abc$61454$n7413_1
.sym 54481 $abc$61454$n4827
.sym 54484 soc.cpu.mem_rdata[25]
.sym 54485 $abc$61454$n7270_1
.sym 54486 $false
.sym 54487 $false
.sym 54490 $abc$61454$n4095
.sym 54491 $abc$61454$n4096
.sym 54492 $abc$61454$n4097
.sym 54493 $abc$61454$n4098
.sym 54496 $abc$61454$n7267
.sym 54497 $abc$61454$n7268_1
.sym 54498 $abc$61454$n7369
.sym 54499 $abc$61454$n4827
.sym 54502 soc.cpu.mem_rdata[29]
.sym 54503 $abc$61454$n7270_1
.sym 54504 $false
.sym 54505 $false
.sym 54508 soc.cpu.cpu_state[3]
.sym 54509 $abc$61454$n11029
.sym 54510 soc.cpu.cpu_state[1]
.sym 54511 soc.cpu.irq_pending[25]
.sym 54514 $abc$61454$n7412
.sym 54515 $abc$61454$n7414
.sym 54516 $abc$61454$n7421
.sym 54517 $false
.sym 54520 $abc$61454$n7368_1
.sym 54521 $abc$61454$n7370
.sym 54522 $abc$61454$n7377_1
.sym 54523 $false
.sym 54524 $true
.sym 54525 clk_16mhz$2$2
.sym 54526 $abc$61454$n17$2
.sym 54527 $abc$61454$n4077
.sym 54528 $abc$61454$n5392
.sym 54529 $abc$61454$n6761
.sym 54530 $abc$61454$n4099
.sym 54531 $abc$61454$n4074
.sym 54532 $abc$61454$n5389
.sym 54533 $abc$61454$n5391
.sym 54534 soc.cpu.mem_16bit_buffer[3]
.sym 54601 soc.cpu.irq_pending[24]
.sym 54602 soc.cpu.irq_pending[25]
.sym 54603 soc.cpu.irq_pending[26]
.sym 54604 soc.cpu.irq_pending[27]
.sym 54607 soc.cpu.irq_pending[0]
.sym 54608 soc.cpu.irq_pending[1]
.sym 54609 soc.cpu.irq_pending[2]
.sym 54610 soc.cpu.irq_pending[3]
.sym 54613 soc.cpu.cpu_state[3]
.sym 54614 $abc$61454$n11008
.sym 54615 soc.cpu.cpu_state[1]
.sym 54616 soc.cpu.irq_pending[4]
.sym 54619 soc.cpu.irq_mask[25]
.sym 54620 soc.cpu.irq_pending[25]
.sym 54621 $false
.sym 54622 $false
.sym 54625 soc.cpu.irq_pending[4]
.sym 54626 soc.cpu.irq_mask[4]
.sym 54627 $false
.sym 54628 $false
.sym 54631 soc.cpu.irq_pending[27]
.sym 54632 soc.cpu.irq_mask[27]
.sym 54633 $false
.sym 54634 $false
.sym 54637 soc.cpu.irq_pending[22]
.sym 54638 soc.cpu.irq_mask[22]
.sym 54639 $false
.sym 54640 $false
.sym 54643 soc.cpu.irq_pending[25]
.sym 54644 soc.cpu.irq_mask[25]
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$61454$n4629
.sym 54648 clk_16mhz$2$2
.sym 54649 $abc$61454$n17$2
.sym 54650 soc.cpu.next_pc[21]
.sym 54651 $abc$61454$n4101
.sym 54652 soc.cpu.next_pc[26]
.sym 54653 soc.cpu.next_pc[18]
.sym 54654 soc.cpu.next_pc[6]
.sym 54655 soc.cpu.next_pc[4]
.sym 54656 $abc$61454$n4100
.sym 54657 soc.cpu.irq_mask[7]
.sym 54724 $abc$61454$n7067
.sym 54725 soc.cpu.mem_rdata[20]
.sym 54726 $abc$61454$n8247
.sym 54727 $false
.sym 54730 $abc$61454$n5302_1
.sym 54731 $abc$61454$n8020
.sym 54732 $abc$61454$n7092
.sym 54733 $false
.sym 54736 soc.cpu.irq_mask[23]
.sym 54737 soc.cpu.irq_pending[23]
.sym 54738 $false
.sym 54739 $false
.sym 54742 $abc$61454$n7067
.sym 54743 soc.cpu.mem_rdata[18]
.sym 54744 $abc$61454$n8242_1
.sym 54745 $false
.sym 54748 soc.cpu.irq_mask[2]
.sym 54749 soc.cpu.irq_pending[2]
.sym 54750 $false
.sym 54751 $false
.sym 54754 $abc$61454$n4827
.sym 54755 $abc$61454$n7091
.sym 54756 $abc$61454$n7096
.sym 54757 $abc$61454$n7103_1
.sym 54760 $abc$61454$n4827
.sym 54761 $abc$61454$n7148
.sym 54762 $abc$61454$n7153
.sym 54763 $abc$61454$n7160
.sym 54766 $abc$61454$n4827
.sym 54767 $abc$61454$n7119_1
.sym 54768 $abc$61454$n7124
.sym 54769 $abc$61454$n7132
.sym 54770 $true
.sym 54771 clk_16mhz$2$2
.sym 54772 $abc$61454$n17$2
.sym 54773 $abc$61454$n7336_1
.sym 54774 $abc$61454$n7335_1
.sym 54775 soc.cpu.next_pc[22]
.sym 54776 $abc$61454$n7081
.sym 54777 $abc$61454$n7077
.sym 54778 soc.cpu.reg_out[26]
.sym 54779 soc.cpu.reg_out[22]
.sym 54780 soc.cpu.reg_out[1]
.sym 54847 $abc$61454$n8051_1
.sym 54848 soc.cpu.mem_rdata[30]
.sym 54849 soc.cpu.mem_wordsize[0]
.sym 54850 soc.cpu.reg_op1[1]
.sym 54853 $abc$61454$n7067
.sym 54854 soc.cpu.mem_rdata[22]
.sym 54855 $abc$61454$n8251_1
.sym 54856 $false
.sym 54859 soc.cpu.mem_wordsize[2]
.sym 54860 soc.cpu.reg_op1[0]
.sym 54861 $abc$61454$n8250
.sym 54862 $false
.sym 54865 soc.cpu.cpu_state[3]
.sym 54866 $abc$61454$n11030
.sym 54867 soc.cpu.cpu_state[1]
.sym 54868 soc.cpu.irq_pending[26]
.sym 54871 soc.cpu.irq_mask[26]
.sym 54872 soc.cpu.irq_pending[26]
.sym 54873 $false
.sym 54874 $false
.sym 54877 $abc$61454$n5302_1
.sym 54878 $abc$61454$n8015
.sym 54879 $abc$61454$n7149
.sym 54880 $false
.sym 54883 soc.cpu.reg_next_pc[19]
.sym 54884 soc.cpu.reg_out[19]
.sym 54885 $abc$61454$n3955
.sym 54886 $false
.sym 54889 soc.cpu.irq_pending[26]
.sym 54890 soc.cpu.irq_mask[26]
.sym 54891 $false
.sym 54892 $false
.sym 54893 $abc$61454$n4629
.sym 54894 clk_16mhz$2$2
.sym 54895 $abc$61454$n17$2
.sym 54896 soc.cpu.next_pc[28]
.sym 54897 soc.cpu.next_pc[30]
.sym 54898 $abc$61454$n7125
.sym 54899 $abc$61454$n4096
.sym 54900 $abc$61454$n4092
.sym 54901 $abc$61454$n4102
.sym 54902 soc.cpu.irq_pending[7]
.sym 54903 soc.cpu.irq_pending[11]
.sym 54970 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 54971 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 54972 soc.cpu.pcpi_div.pcpi_wr
.sym 54973 $abc$61454$n4058
.sym 54976 $abc$61454$n7155
.sym 54977 $abc$61454$n7154
.sym 54978 soc.cpu.cpu_state[2]
.sym 54979 $false
.sym 54982 $abc$61454$n7129
.sym 54983 $abc$61454$n7125
.sym 54984 soc.cpu.cpu_state[2]
.sym 54985 $false
.sym 54988 soc.cpu.reg_next_pc[16]
.sym 54989 soc.cpu.reg_out[16]
.sym 54990 $abc$61454$n3955
.sym 54991 $false
.sym 54994 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 54995 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 54996 soc.cpu.pcpi_div.pcpi_wr
.sym 54997 $abc$61454$n4058
.sym 55000 $abc$61454$n7416_1
.sym 55001 $abc$61454$n7415
.sym 55002 soc.cpu.cpu_state[2]
.sym 55003 $false
.sym 55006 soc.cpu.cpuregs_rs1[27]
.sym 55007 $false
.sym 55008 $false
.sym 55009 $false
.sym 55012 soc.cpu.cpuregs_rs1[12]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$61454$n4635
.sym 55017 clk_16mhz$2$2
.sym 55018 $abc$61454$n17$2
.sym 55019 $abc$61454$n7226
.sym 55020 $abc$61454$n7224_1
.sym 55021 $abc$61454$n7225_1
.sym 55022 $abc$61454$n7167_1
.sym 55023 $abc$61454$n4823
.sym 55024 soc.cpu.mem_addr[6]
.sym 55025 soc.cpu.mem_addr[1]
.sym 55026 soc.cpu.mem_addr[14]
.sym 55093 $abc$61454$n4136
.sym 55094 soc.spimemio.rdata[22]
.sym 55095 $abc$61454$n3900
.sym 55096 $abc$61454$n8016
.sym 55099 soc.spimemio.valid
.sym 55100 $abc$61454$n3959
.sym 55101 iomem_rdata[22]
.sym 55102 $abc$61454$n3900
.sym 55105 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 55106 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 55107 soc.cpu.pcpi_div.pcpi_wr
.sym 55108 $abc$61454$n4058
.sym 55111 $abc$61454$n4061
.sym 55112 soc.cpu.cpuregs_rs1[20]
.sym 55113 $abc$61454$n7317
.sym 55114 $abc$61454$n7318_1
.sym 55117 soc.cpu.mem_addr[24]
.sym 55118 soc.cpu.mem_addr[25]
.sym 55119 soc.cpu.mem_addr[27]
.sym 55120 soc.cpu.mem_addr[26]
.sym 55123 $abc$61454$n4061
.sym 55124 soc.cpu.cpuregs_rs1[6]
.sym 55125 $abc$61454$n7156_1
.sym 55126 $abc$61454$n7159_1
.sym 55129 soc.cpu.cpuregs_rs1[22]
.sym 55130 $false
.sym 55131 $false
.sym 55132 $false
.sym 55135 soc.cpu.cpuregs_rs1[25]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$61454$n4635
.sym 55140 clk_16mhz$2$2
.sym 55141 $abc$61454$n17$2
.sym 55142 $abc$61454$n7082
.sym 55143 $abc$61454$n8050_1
.sym 55144 $abc$61454$n7174_1
.sym 55145 $abc$61454$n7088
.sym 55146 soc.cpu.irq_mask[11]
.sym 55147 soc.cpu.irq_mask[3]
.sym 55148 soc.cpu.irq_mask[30]
.sym 55149 soc.cpu.irq_mask[20]
.sym 55216 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 55217 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 55218 soc.cpu.pcpi_div.pcpi_wr
.sym 55219 $abc$61454$n4058
.sym 55222 soc.memory.rdata[22]
.sym 55223 soc.ram_ready
.sym 55224 $abc$61454$n3987
.sym 55225 $abc$61454$n4137
.sym 55228 $abc$61454$n7169
.sym 55229 $abc$61454$n7170_1
.sym 55230 $abc$61454$n7171_1
.sym 55231 $abc$61454$n7174_1
.sym 55234 $abc$61454$n3898
.sym 55235 soc.simpleuart.cfg_divider[22]
.sym 55236 $abc$61454$n3885
.sym 55237 soc.spimemio.config_ddr
.sym 55240 soc.cpu.instr_maskirq
.sym 55241 soc.cpu.irq_mask[23]
.sym 55242 soc.cpu.instr_timer
.sym 55243 soc.cpu.timer[23]
.sym 55246 $abc$61454$n7349_1
.sym 55247 $abc$61454$n7354
.sym 55248 $abc$61454$n7350_1
.sym 55249 soc.cpu.cpu_state[2]
.sym 55252 $abc$61454$n4061
.sym 55253 soc.cpu.cpuregs_rs1[7]
.sym 55254 $false
.sym 55255 $false
.sym 55258 soc.cpu.mem_wdata[21]
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$61454$n4823
.sym 55263 clk_16mhz$2$2
.sym 55264 $abc$61454$n17$2
.sym 55266 $abc$61454$n7698
.sym 55267 $abc$61454$n7700
.sym 55268 $abc$61454$n7702
.sym 55269 $abc$61454$n7704
.sym 55270 $abc$61454$n7706
.sym 55271 $abc$61454$n7708
.sym 55272 $abc$61454$n7710
.sym 55339 soc.cpu.reg_op1[16]
.sym 55340 $abc$61454$n7724
.sym 55341 soc.cpu.mem_do_prefetch
.sym 55342 soc.cpu.mem_do_rinst
.sym 55345 soc.cpu.reg_op1[9]
.sym 55346 $abc$61454$n7710
.sym 55347 soc.cpu.mem_do_prefetch
.sym 55348 soc.cpu.mem_do_rinst
.sym 55351 soc.cpu.reg_op1[15]
.sym 55352 $abc$61454$n7722
.sym 55353 soc.cpu.mem_do_prefetch
.sym 55354 soc.cpu.mem_do_rinst
.sym 55357 soc.cpu.reg_op1[30]
.sym 55358 $abc$61454$n7752
.sym 55359 soc.cpu.mem_do_prefetch
.sym 55360 soc.cpu.mem_do_rinst
.sym 55363 soc.cpu.reg_op1[26]
.sym 55364 $abc$61454$n7744
.sym 55365 soc.cpu.mem_do_prefetch
.sym 55366 soc.cpu.mem_do_rinst
.sym 55369 soc.cpu.reg_op1[25]
.sym 55370 $abc$61454$n7742
.sym 55371 soc.cpu.mem_do_prefetch
.sym 55372 soc.cpu.mem_do_rinst
.sym 55375 soc.cpu.reg_op1[27]
.sym 55376 $abc$61454$n7746
.sym 55377 soc.cpu.mem_do_prefetch
.sym 55378 soc.cpu.mem_do_rinst
.sym 55381 soc.cpu.reg_op1[3]
.sym 55382 $abc$61454$n7698
.sym 55383 soc.cpu.mem_do_prefetch
.sym 55384 soc.cpu.mem_do_rinst
.sym 55385 $abc$61454$n4568
.sym 55386 clk_16mhz$2$2
.sym 55387 $false
.sym 55388 $abc$61454$n7712
.sym 55389 $abc$61454$n7714
.sym 55390 $abc$61454$n7716
.sym 55391 $abc$61454$n7718
.sym 55392 $abc$61454$n7720
.sym 55393 $abc$61454$n7722
.sym 55394 $abc$61454$n7724
.sym 55395 $abc$61454$n7726
.sym 55462 soc.cpu.instr_maskirq
.sym 55463 soc.cpu.irq_mask[2]
.sym 55464 $abc$61454$n4061
.sym 55465 soc.cpu.cpuregs_rs1[2]
.sym 55474 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 55475 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 55476 soc.cpu.pcpi_div.pcpi_wr
.sym 55477 $abc$61454$n4058
.sym 55492 soc.cpu.timer[2]
.sym 55493 soc.cpu.instr_timer
.sym 55494 $abc$61454$n7098
.sym 55495 $abc$61454$n7099_1
.sym 55498 $abc$61454$n7100
.sym 55499 $abc$61454$n7097_1
.sym 55500 soc.cpu.cpu_state[2]
.sym 55501 $false
.sym 55504 soc.cpu.reg_op1[12]
.sym 55505 $abc$61454$n7716
.sym 55506 soc.cpu.mem_do_prefetch
.sym 55507 soc.cpu.mem_do_rinst
.sym 55508 $abc$61454$n4568
.sym 55509 clk_16mhz$2$2
.sym 55510 $false
.sym 55511 $abc$61454$n7728
.sym 55512 $abc$61454$n7730
.sym 55513 $abc$61454$n7732
.sym 55514 $abc$61454$n7734
.sym 55515 $abc$61454$n7736
.sym 55516 $abc$61454$n7738
.sym 55517 $abc$61454$n7740
.sym 55518 $abc$61454$n7742
.sym 55585 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 55586 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 55587 soc.cpu.pcpi_div.pcpi_wr
.sym 55588 $abc$61454$n4058
.sym 55591 $abc$61454$n7385
.sym 55592 $abc$61454$n7382
.sym 55593 soc.cpu.cpu_state[2]
.sym 55594 $false
.sym 55597 soc.cpu.instr_timer
.sym 55598 soc.cpu.timer[25]
.sym 55599 $abc$61454$n7371_1
.sym 55600 soc.cpu.cpu_state[2]
.sym 55603 soc.cpu.irq_mask[25]
.sym 55604 soc.cpu.instr_maskirq
.sym 55605 $abc$61454$n7374_1
.sym 55606 $false
.sym 55609 $abc$61454$n4061
.sym 55610 soc.cpu.cpuregs_rs1[26]
.sym 55611 $abc$61454$n7383_1
.sym 55612 $abc$61454$n7384
.sym 55615 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 55616 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 55617 soc.cpu.pcpi_div.pcpi_wr
.sym 55618 $abc$61454$n4058
.sym 55621 $abc$61454$n4061
.sym 55622 soc.cpu.cpuregs_rs1[25]
.sym 55623 $abc$61454$n7372
.sym 55624 $abc$61454$n7373
.sym 55627 soc.cpu.pcpi_mul.rs2[20]
.sym 55628 soc.cpu.reg_op2[21]
.sym 55629 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55630 $false
.sym 55631 resetn$2
.sym 55632 clk_16mhz$2$2
.sym 55633 $false
.sym 55634 $abc$61454$n7744
.sym 55635 $abc$61454$n7746
.sym 55636 $abc$61454$n7748
.sym 55637 $abc$61454$n7750
.sym 55638 $abc$61454$n7752
.sym 55639 $abc$61454$n7754
.sym 55640 soc.cpu.pcpi_mul.rs2[23]
.sym 55641 soc.cpu.pcpi_mul.rs2[22]
.sym 55670 $false
.sym 55707 $auto$maccmap.cc:240:synth$11471.C[2]
.sym 55709 $abc$61454$n10237
.sym 55710 $abc$61454$n10239
.sym 55713 $auto$maccmap.cc:240:synth$11471.C[3]
.sym 55714 $false
.sym 55715 $abc$61454$n11312
.sym 55716 $abc$61454$n11301
.sym 55717 $auto$maccmap.cc:240:synth$11471.C[2]
.sym 55719 $auto$maccmap.cc:240:synth$11471.C[4]
.sym 55720 $false
.sym 55721 $abc$61454$n11314
.sym 55722 $abc$61454$n11304
.sym 55723 $auto$maccmap.cc:240:synth$11471.C[3]
.sym 55726 $false
.sym 55727 $false
.sym 55728 $abc$61454$n11307
.sym 55729 $auto$maccmap.cc:240:synth$11471.C[4]
.sym 55750 $abc$61454$n10237
.sym 55751 $abc$61454$n10239
.sym 55752 $false
.sym 55753 $false
.sym 55754 resetn$2
.sym 55755 clk_16mhz$2$2
.sym 55756 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55757 $abc$61454$n11221
.sym 55758 $abc$61454$n11075
.sym 55759 $abc$61454$n11068
.sym 55760 $abc$61454$n10255
.sym 55761 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 55762 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 55764 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 55831 soc.cpu.pcpi_mul.rd[59]
.sym 55832 soc.cpu.pcpi_mul.rd[27]
.sym 55833 $abc$61454$n4484
.sym 55834 $false
.sym 55837 soc.cpu.pcpi_mul.rd[34]
.sym 55838 soc.cpu.pcpi_mul.rd[2]
.sym 55839 $abc$61454$n4484
.sym 55840 $false
.sym 55843 soc.cpu.pcpi_mul.rd[39]
.sym 55844 soc.cpu.pcpi_mul.rd[7]
.sym 55845 $abc$61454$n4484
.sym 55846 $false
.sym 55861 soc.cpu.pcpi_mul.rd[52]
.sym 55862 soc.cpu.pcpi_mul.rd[20]
.sym 55863 $abc$61454$n4484
.sym 55864 $false
.sym 55873 soc.cpu.pcpi_mul.rd[44]
.sym 55874 soc.cpu.pcpi_mul.rd[12]
.sym 55875 $abc$61454$n4484
.sym 55876 $false
.sym 55877 $abc$61454$n5786
.sym 55878 clk_16mhz$2$2
.sym 55879 $false
.sym 55880 $abc$61454$n10247
.sym 55881 $abc$61454$n11265
.sym 55882 $abc$61454$n11213
.sym 55883 $abc$61454$n11219
.sym 55884 $abc$61454$n11226
.sym 55885 $abc$61454$n10253
.sym 55886 soc.cpu.pcpi_mul.rd[21]
.sym 55887 soc.cpu.pcpi_mul.rd[24]
.sym 55954 soc.cpu.pcpi_mul.rd[47]
.sym 55955 soc.cpu.pcpi_mul.rdx[47]
.sym 55956 soc.cpu.pcpi_mul.rs1[0]
.sym 55957 soc.cpu.pcpi_mul.rs2[47]
.sym 55960 soc.cpu.pcpi_mul.rs2[47]
.sym 55961 soc.cpu.pcpi_mul.rs1[0]
.sym 55962 soc.cpu.pcpi_mul.rd[47]
.sym 55963 soc.cpu.pcpi_mul.rdx[47]
.sym 55978 $false
.sym 55979 $false
.sym 55980 $false
.sym 55981 $false
.sym 55984 soc.cpu.pcpi_mul.rs2[23]
.sym 55985 soc.cpu.reg_op2[24]
.sym 55986 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55987 $false
.sym 55996 $false
.sym 55997 $false
.sym 55998 $false
.sym 55999 $false
.sym 56000 resetn$2
.sym 56001 clk_16mhz$2$2
.sym 56002 $false
.sym 56004 soc.cpu.pcpi_mul.rd[22]
.sym 56005 soc.cpu.pcpi_mul.rd[23]
.sym 56006 soc.cpu.pcpi_mul.rdx[24]
.sym 56039 $false
.sym 56076 $auto$maccmap.cc:240:synth$11422.C[2]
.sym 56078 $abc$61454$n10209
.sym 56079 $abc$61454$n10211
.sym 56082 $auto$maccmap.cc:240:synth$11422.C[3]
.sym 56083 $false
.sym 56084 $abc$61454$n11158
.sym 56085 $abc$61454$n11147
.sym 56086 $auto$maccmap.cc:240:synth$11422.C[2]
.sym 56088 $auto$maccmap.cc:240:synth$11422.C[4]
.sym 56089 $false
.sym 56090 $abc$61454$n11160
.sym 56091 $abc$61454$n11150
.sym 56092 $auto$maccmap.cc:240:synth$11422.C[3]
.sym 56095 $false
.sym 56096 $false
.sym 56097 $abc$61454$n11153
.sym 56098 $auto$maccmap.cc:240:synth$11422.C[4]
.sym 56101 $false
.sym 56102 $abc$61454$n11111
.sym 56103 $false
.sym 56104 $false
.sym 56107 $abc$61454$n10205
.sym 56108 $abc$61454$n10207
.sym 56109 $false
.sym 56110 $false
.sym 56113 $abc$61454$n10209
.sym 56114 $abc$61454$n10211
.sym 56115 $false
.sym 56116 $false
.sym 56119 $false
.sym 56120 $abc$61454$n11287
.sym 56121 $false
.sym 56122 $false
.sym 56123 resetn$2
.sym 56124 clk_16mhz$2$2
.sym 56125 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56127 soc.cpu.pcpi_mul.rd[38]
.sym 56128 soc.cpu.pcpi_mul.rd[39]
.sym 56129 soc.cpu.pcpi_mul.rdx[40]
.sym 56130 soc.cpu.pcpi_mul.rd[37]
.sym 56200 soc.cpu.pcpi_mul.rs2[38]
.sym 56201 soc.cpu.pcpi_mul.rs1[0]
.sym 56202 soc.cpu.pcpi_mul.rd[38]
.sym 56203 soc.cpu.pcpi_mul.rdx[38]
.sym 56206 soc.cpu.pcpi_mul.rs2[40]
.sym 56207 soc.cpu.pcpi_mul.rs1[0]
.sym 56208 soc.cpu.pcpi_mul.rd[40]
.sym 56209 soc.cpu.pcpi_mul.rdx[40]
.sym 56212 soc.cpu.pcpi_mul.rd[38]
.sym 56213 soc.cpu.pcpi_mul.rdx[38]
.sym 56214 soc.cpu.pcpi_mul.rs1[0]
.sym 56215 soc.cpu.pcpi_mul.rs2[38]
.sym 56218 $false
.sym 56219 $false
.sym 56220 $false
.sym 56221 $false
.sym 56224 soc.cpu.reg_op2[31]
.sym 56225 soc.cpu.pcpi_mul.instr_mulh
.sym 56226 soc.cpu.pcpi_mul.rs2[37]
.sym 56227 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56230 soc.cpu.reg_op2[31]
.sym 56231 soc.cpu.pcpi_mul.instr_mulh
.sym 56232 soc.cpu.pcpi_mul.rs2[39]
.sym 56233 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56236 $false
.sym 56237 $false
.sym 56238 $false
.sym 56239 $false
.sym 56242 soc.cpu.reg_op2[31]
.sym 56243 soc.cpu.pcpi_mul.instr_mulh
.sym 56244 soc.cpu.pcpi_mul.rs2[38]
.sym 56245 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56246 resetn$2
.sym 56247 clk_16mhz$2$2
.sym 56248 $false
.sym 56249 $abc$61454$n10225
.sym 56251 $abc$61454$n11367
.sym 56253 soc.cpu.pcpi_mul.rdx[21]
.sym 56254 soc.cpu.pcpi_mul.rdx[37]
.sym 56256 soc.cpu.pcpi_mul.rs2[37]
.sym 56341 soc.cpu.pcpi_mul.rs2[44]
.sym 56342 soc.cpu.pcpi_mul.rs1[0]
.sym 56343 soc.cpu.pcpi_mul.rd[44]
.sym 56344 soc.cpu.pcpi_mul.rdx[44]
.sym 56359 soc.cpu.pcpi_mul.rd[44]
.sym 56360 soc.cpu.pcpi_mul.rdx[44]
.sym 56361 soc.cpu.pcpi_mul.rs1[0]
.sym 56362 soc.cpu.pcpi_mul.rs2[44]
.sym 56365 $false
.sym 56366 $abc$61454$n11155
.sym 56367 $false
.sym 56368 $false
.sym 56369 resetn$2
.sym 56370 clk_16mhz$2$2
.sym 56371 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56605 soc.cpu.is_slti_blt_slt
.sym 56716 $abc$61454$n4575$2
.sym 56717 resetn$2
.sym 56718 $false
.sym 56719 $false
.sym 56759 $abc$61454$n4065
.sym 56760 $abc$61454$n4739
.sym 56761 $abc$61454$n4738
.sym 56762 $abc$61454$n4740
.sym 56763 soc.cpu.instr_bgeu
.sym 56764 soc.cpu.instr_beq
.sym 56765 soc.cpu.instr_bne
.sym 56766 soc.cpu.instr_blt
.sym 56839 $abc$61454$n6870
.sym 56840 soc.cpu.cpu_state[2]
.sym 56841 $false
.sym 56842 $false
.sym 56851 $abc$61454$n6874
.sym 56852 soc.cpu.cpu_state[2]
.sym 56853 $false
.sym 56854 $false
.sym 56857 soc.cpu.reg_op1[11]
.sym 56858 $abc$61454$n8690
.sym 56859 $abc$61454$n5778
.sym 56860 $false
.sym 56875 soc.cpu.reg_op1[21]
.sym 56876 $abc$61454$n8700
.sym 56877 $abc$61454$n5778
.sym 56878 $false
.sym 56882 $abc$61454$n5400
.sym 56883 $abc$61454$n4701
.sym 56884 $abc$61454$n5418
.sym 56885 $abc$61454$n10468
.sym 56886 soc.cpu.reg_pc[8]
.sym 56887 soc.cpu.reg_next_pc[5]
.sym 56888 soc.cpu.reg_next_pc[1]
.sym 56889 soc.cpu.reg_next_pc[12]
.sym 56968 $abc$61454$n6950_1
.sym 56969 soc.cpu.cpu_state[2]
.sym 56970 $false
.sym 56971 $false
.sym 56974 $abc$61454$n5402
.sym 56975 $abc$61454$n6666
.sym 56976 $abc$61454$n5380
.sym 56977 $abc$61454$n6523
.sym 56998 $abc$61454$n1171
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $true
.sym 57003 clk_16mhz$2$2
.sym 57004 $false
.sym 57006 $abc$61454$n6660
.sym 57007 $abc$61454$n6661
.sym 57008 $abc$61454$n6662
.sym 57009 $abc$61454$n6663
.sym 57010 $abc$61454$n6664
.sym 57011 $abc$61454$n6665
.sym 57012 $abc$61454$n6666
.sym 57079 $abc$61454$n5380
.sym 57080 $abc$61454$n6508
.sym 57081 $abc$61454$n4698_1
.sym 57082 $abc$61454$n6725
.sym 57085 $abc$61454$n5402
.sym 57086 $abc$61454$n6660
.sym 57087 $abc$61454$n5380
.sym 57088 $abc$61454$n6505
.sym 57091 $abc$61454$n5402
.sym 57092 $abc$61454$n6662
.sym 57093 $abc$61454$n5380
.sym 57094 $abc$61454$n6511
.sym 57097 $abc$61454$n6520
.sym 57098 $false
.sym 57099 $false
.sym 57100 $false
.sym 57103 $abc$61454$n4698_1
.sym 57104 $abc$61454$n6730
.sym 57105 $abc$61454$n5430
.sym 57106 $false
.sym 57109 $abc$61454$n5402
.sym 57110 $abc$61454$n6661
.sym 57111 $abc$61454$n5410
.sym 57112 $false
.sym 57115 $abc$61454$n4698_1
.sym 57116 $abc$61454$n6724
.sym 57117 $abc$61454$n5406
.sym 57118 $false
.sym 57121 $abc$61454$n4698_1
.sym 57122 $abc$61454$n6726
.sym 57123 $abc$61454$n5414
.sym 57124 $false
.sym 57125 $abc$61454$n4593
.sym 57126 clk_16mhz$2$2
.sym 57127 $abc$61454$n17$2
.sym 57128 $abc$61454$n6667
.sym 57129 $abc$61454$n6668
.sym 57130 $abc$61454$n6669
.sym 57131 $abc$61454$n6670
.sym 57132 $abc$61454$n6671
.sym 57133 $abc$61454$n6672
.sym 57134 $abc$61454$n6673
.sym 57135 $abc$61454$n6674
.sym 57202 $abc$61454$n5377
.sym 57203 soc.cpu.reg_next_pc[8]
.sym 57204 $abc$61454$n5428
.sym 57205 $false
.sym 57208 $abc$61454$n5402
.sym 57209 $abc$61454$n6671
.sym 57210 $abc$61454$n5380
.sym 57211 $abc$61454$n6538
.sym 57214 $abc$61454$n4698_1
.sym 57215 $abc$61454$n6736
.sym 57216 $abc$61454$n5454
.sym 57217 $false
.sym 57220 $abc$61454$n6517
.sym 57221 $false
.sym 57222 $false
.sym 57223 $false
.sym 57226 $abc$61454$n4698_1
.sym 57227 $abc$61454$n6732
.sym 57228 $abc$61454$n5438
.sym 57229 $false
.sym 57232 $abc$61454$n5402
.sym 57233 $abc$61454$n6667
.sym 57234 $abc$61454$n5434
.sym 57235 $false
.sym 57238 $abc$61454$n4698_1
.sym 57239 $abc$61454$n6735
.sym 57240 $abc$61454$n5450
.sym 57241 $false
.sym 57244 $abc$61454$n5402
.sym 57245 $abc$61454$n6673
.sym 57246 $abc$61454$n5458
.sym 57247 $false
.sym 57248 $abc$61454$n4593
.sym 57249 clk_16mhz$2$2
.sym 57250 $abc$61454$n17$2
.sym 57251 $abc$61454$n6675
.sym 57252 $abc$61454$n6676
.sym 57253 $abc$61454$n6677
.sym 57254 $abc$61454$n6678
.sym 57255 $abc$61454$n6679
.sym 57256 $abc$61454$n6680
.sym 57257 $abc$61454$n6681
.sym 57258 $abc$61454$n6682
.sym 57325 $abc$61454$n5380
.sym 57326 $abc$61454$n6559
.sym 57327 $abc$61454$n4698_1
.sym 57328 $abc$61454$n6742
.sym 57331 $abc$61454$n6676
.sym 57332 $abc$61454$n5402
.sym 57333 $abc$61454$n4698_1
.sym 57334 $abc$61454$n6740
.sym 57337 $abc$61454$n5380
.sym 57338 $abc$61454$n6550
.sym 57339 $abc$61454$n4698_1
.sym 57340 $abc$61454$n6739
.sym 57343 $abc$61454$n5402
.sym 57344 $abc$61454$n6675
.sym 57345 $abc$61454$n5466
.sym 57346 $false
.sym 57349 $abc$61454$n4698_1
.sym 57350 $abc$61454$n6744
.sym 57351 $abc$61454$n5486
.sym 57352 $false
.sym 57355 $abc$61454$n5402
.sym 57356 $abc$61454$n6678
.sym 57357 $abc$61454$n5478
.sym 57358 $false
.sym 57361 $abc$61454$n5380
.sym 57362 $abc$61454$n6553
.sym 57363 $abc$61454$n5470
.sym 57364 $false
.sym 57367 $abc$61454$n4698_1
.sym 57368 $abc$61454$n6745
.sym 57369 $abc$61454$n5490
.sym 57370 $false
.sym 57371 $abc$61454$n4593
.sym 57372 clk_16mhz$2$2
.sym 57373 $abc$61454$n17$2
.sym 57374 $abc$61454$n6683
.sym 57375 $abc$61454$n6684
.sym 57376 $abc$61454$n6685
.sym 57377 $abc$61454$n6686
.sym 57378 $abc$61454$n6687
.sym 57379 $abc$61454$n6688
.sym 57380 $abc$61454$n6689
.sym 57381 $abc$61454$n5522
.sym 57448 soc.cpu.instr_lui
.sym 57449 soc.cpu.reg_pc[3]
.sym 57450 soc.cpu.cpuregs_rs1[3]
.sym 57451 soc.cpu.is_lui_auipc_jal
.sym 57454 $abc$61454$n5380
.sym 57455 $abc$61454$n6583
.sym 57456 $abc$61454$n4698_1
.sym 57457 $abc$61454$n6750
.sym 57460 $abc$61454$n5402
.sym 57461 $abc$61454$n6677
.sym 57462 $abc$61454$n5380
.sym 57463 $abc$61454$n6556
.sym 57466 soc.cpu.instr_lui
.sym 57467 soc.cpu.reg_pc[4]
.sym 57468 soc.cpu.cpuregs_rs1[4]
.sym 57469 soc.cpu.is_lui_auipc_jal
.sym 57472 $abc$61454$n6511
.sym 57473 $false
.sym 57474 $false
.sym 57475 $false
.sym 57478 $abc$61454$n6508
.sym 57479 $false
.sym 57480 $false
.sym 57481 $false
.sym 57484 $abc$61454$n5402
.sym 57485 $abc$61454$n6686
.sym 57486 $abc$61454$n5510
.sym 57487 $false
.sym 57490 $abc$61454$n4698_1
.sym 57491 $abc$61454$n6741
.sym 57492 $abc$61454$n5474
.sym 57493 $false
.sym 57494 $abc$61454$n4593
.sym 57495 clk_16mhz$2$2
.sym 57496 $abc$61454$n17$2
.sym 57497 $abc$61454$n5518
.sym 57498 $abc$61454$n5482
.sym 57499 $abc$61454$n5514
.sym 57500 $abc$61454$n5502
.sym 57501 soc.cpu.reg_next_pc[25]
.sym 57502 soc.cpu.reg_next_pc[29]
.sym 57503 soc.cpu.reg_next_pc[30]
.sym 57504 soc.cpu.reg_next_pc[21]
.sym 57571 $abc$61454$n6954_1
.sym 57572 soc.cpu.cpu_state[2]
.sym 57573 $false
.sym 57574 $false
.sym 57577 $abc$61454$n5377
.sym 57578 soc.cpu.reg_next_pc[23]
.sym 57579 $abc$61454$n5488_1
.sym 57580 $false
.sym 57583 $abc$61454$n5380
.sym 57584 $abc$61454$n6574
.sym 57585 $abc$61454$n4698_1
.sym 57586 $abc$61454$n6747
.sym 57589 $abc$61454$n5377
.sym 57590 soc.cpu.reg_next_pc[22]
.sym 57591 $abc$61454$n5484
.sym 57592 $false
.sym 57595 $abc$61454$n6568
.sym 57596 $false
.sym 57597 $false
.sym 57598 $false
.sym 57601 $abc$61454$n6502
.sym 57602 $false
.sym 57603 $false
.sym 57604 $false
.sym 57607 $abc$61454$n6532
.sym 57608 $false
.sym 57609 $false
.sym 57610 $false
.sym 57613 $abc$61454$n4698_1
.sym 57614 $abc$61454$n6748
.sym 57615 $abc$61454$n5502
.sym 57616 $false
.sym 57617 $abc$61454$n4593
.sym 57618 clk_16mhz$2$2
.sym 57619 $abc$61454$n17$2
.sym 57620 $abc$61454$n6508
.sym 57621 $abc$61454$n6526
.sym 57622 $abc$61454$n6520
.sym 57623 $abc$61454$n6514
.sym 57624 $abc$61454$n6538
.sym 57625 soc.cpu.reg_pc[24]
.sym 57626 soc.cpu.reg_pc[31]
.sym 57627 soc.cpu.reg_pc[18]
.sym 57694 soc.cpu.instr_lui
.sym 57695 soc.cpu.reg_pc[24]
.sym 57696 soc.cpu.cpuregs_rs1[24]
.sym 57697 soc.cpu.is_lui_auipc_jal
.sym 57700 $abc$61454$n5377
.sym 57701 soc.cpu.reg_next_pc[17]
.sym 57702 $abc$61454$n5464
.sym 57703 $false
.sym 57706 $abc$61454$n5377
.sym 57707 soc.cpu.reg_next_pc[31]
.sym 57708 $abc$61454$n5520
.sym 57709 $false
.sym 57712 $abc$61454$n5377
.sym 57713 soc.cpu.reg_next_pc[20]
.sym 57714 $abc$61454$n5476
.sym 57715 $false
.sym 57718 soc.cpu.instr_lui
.sym 57719 soc.cpu.reg_pc[23]
.sym 57720 soc.cpu.cpuregs_rs1[23]
.sym 57721 soc.cpu.is_lui_auipc_jal
.sym 57724 $abc$61454$n6559
.sym 57725 $false
.sym 57726 $false
.sym 57727 $false
.sym 57730 $abc$61454$n6550
.sym 57731 $false
.sym 57732 $false
.sym 57733 $false
.sym 57736 $abc$61454$n6556
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$61454$n4593
.sym 57741 clk_16mhz$2$2
.sym 57742 $abc$61454$n17$2
.sym 57743 $abc$61454$n5424
.sym 57744 $abc$61454$n6502
.sym 57745 $abc$61454$n6562
.sym 57746 soc.cpu.next_pc[12]
.sym 57747 $abc$61454$n6787_1
.sym 57748 $abc$61454$n6771
.sym 57749 $abc$61454$n5480
.sym 57750 soc.cpu.reg_pc[28]
.sym 57817 $abc$61454$n9474
.sym 57818 $abc$61454$n6745_1
.sym 57819 $abc$61454$n6798
.sym 57820 $abc$61454$n6799_1
.sym 57823 $abc$61454$n9458
.sym 57824 $abc$61454$n6745_1
.sym 57825 $abc$61454$n6771
.sym 57826 $abc$61454$n6772_1
.sym 57829 soc.cpu.irq_state[0]
.sym 57830 soc.cpu.reg_next_pc[4]
.sym 57831 $abc$61454$n5412
.sym 57832 $abc$61454$n6744_1
.sym 57835 soc.cpu.reg_next_pc[4]
.sym 57836 $abc$61454$n5412
.sym 57837 soc.cpu.irq_state[0]
.sym 57838 $abc$61454$n3955
.sym 57841 $abc$61454$n9452
.sym 57842 $abc$61454$n6745_1
.sym 57843 $abc$61454$n6761
.sym 57844 $abc$61454$n6760_1
.sym 57847 soc.cpu.reg_next_pc[3]
.sym 57848 soc.cpu.irq_state[0]
.sym 57849 $abc$61454$n6745_1
.sym 57850 $abc$61454$n9450
.sym 57853 soc.cpu.reg_out[23]
.sym 57854 soc.cpu.alu_out_q[23]
.sym 57855 soc.cpu.latched_stalu
.sym 57856 $abc$61454$n3955
.sym 57859 soc.cpu.reg_out[4]
.sym 57860 soc.cpu.alu_out_q[4]
.sym 57861 soc.cpu.latched_stalu
.sym 57862 $false
.sym 57866 $abc$61454$n5448_1
.sym 57867 $abc$61454$n6751_1
.sym 57868 $abc$61454$n6574
.sym 57869 $abc$61454$n6778_1
.sym 57870 $abc$61454$n6791
.sym 57871 $abc$61454$n5398
.sym 57872 $abc$61454$n6792
.sym 57873 $abc$61454$n5432
.sym 57940 $abc$61454$n6767
.sym 57941 $abc$61454$n6769_1
.sym 57942 $false
.sym 57943 $false
.sym 57946 $abc$61454$n9472
.sym 57947 $abc$61454$n6745_1
.sym 57948 $abc$61454$n6795
.sym 57949 $abc$61454$n6796_1
.sym 57952 $abc$61454$n9464
.sym 57953 $abc$61454$n6745_1
.sym 57954 $abc$61454$n6781_1
.sym 57955 $abc$61454$n6782
.sym 57958 soc.cpu.reg_next_pc[6]
.sym 57959 soc.cpu.irq_state[0]
.sym 57960 $abc$61454$n6745_1
.sym 57961 $abc$61454$n9456
.sym 57964 $abc$61454$n6756
.sym 57965 $abc$61454$n6758
.sym 57966 $false
.sym 57967 $false
.sym 57970 soc.cpu.reg_next_pc[13]
.sym 57971 soc.cpu.reg_out[13]
.sym 57972 $abc$61454$n3955
.sym 57973 $false
.sym 57976 soc.cpu.reg_out[8]
.sym 57977 soc.cpu.alu_out_q[8]
.sym 57978 soc.cpu.latched_stalu
.sym 57979 $abc$61454$n3955
.sym 57982 soc.cpu.reg_out[20]
.sym 57983 soc.cpu.alu_out_q[20]
.sym 57984 soc.cpu.latched_stalu
.sym 57985 $abc$61454$n3955
.sym 57989 soc.cpu.next_pc[24]
.sym 57990 $abc$61454$n6831
.sym 57991 $abc$61454$n6848
.sym 57992 $abc$61454$n5516
.sym 57993 $abc$61454$n5496
.sym 57994 $abc$61454$n6589
.sym 57995 $abc$61454$n4700
.sym 57996 soc.cpu.reg_out[24]
.sym 58063 soc.cpu.reg_out[17]
.sym 58064 soc.cpu.alu_out_q[17]
.sym 58065 soc.cpu.latched_stalu
.sym 58066 $abc$61454$n3955
.sym 58069 soc.cpu.reg_out[31]
.sym 58070 soc.cpu.alu_out_q[31]
.sym 58071 soc.cpu.latched_stalu
.sym 58072 $abc$61454$n3955
.sym 58075 soc.cpu.irq_state[0]
.sym 58076 soc.cpu.reg_next_pc[8]
.sym 58077 $abc$61454$n4101
.sym 58078 soc.cpu.irq_state[1]
.sym 58081 soc.cpu.irq_state[0]
.sym 58082 soc.cpu.reg_next_pc[9]
.sym 58083 $abc$61454$n4091
.sym 58084 soc.cpu.irq_state[1]
.sym 58087 soc.cpu.reg_next_pc[31]
.sym 58088 soc.cpu.reg_out[31]
.sym 58089 $abc$61454$n3955
.sym 58090 $false
.sym 58093 soc.cpu.irq_state[0]
.sym 58094 soc.cpu.reg_next_pc[15]
.sym 58095 $abc$61454$n4100
.sym 58096 soc.cpu.irq_state[1]
.sym 58099 soc.cpu.irq_state[0]
.sym 58100 soc.cpu.reg_next_pc[14]
.sym 58101 $abc$61454$n4082
.sym 58102 soc.cpu.irq_state[1]
.sym 58105 soc.cpu.reg_next_pc[8]
.sym 58106 soc.cpu.reg_out[8]
.sym 58107 $abc$61454$n3955
.sym 58108 $false
.sym 58112 soc.cpu.next_pc[27]
.sym 58113 $abc$61454$n5512
.sym 58114 soc.cpu.next_pc[2]
.sym 58115 $abc$61454$n6817_1
.sym 58116 $abc$61454$n5416
.sym 58117 $abc$61454$n6764
.sym 58118 $abc$61454$n6763_1
.sym 58119 $abc$61454$n6586
.sym 58186 $abc$61454$n5377
.sym 58187 soc.cpu.reg_next_pc[26]
.sym 58188 $abc$61454$n5500
.sym 58189 $false
.sym 58192 soc.cpu.reg_next_pc[20]
.sym 58193 soc.cpu.reg_out[20]
.sym 58194 $abc$61454$n3955
.sym 58195 $false
.sym 58198 soc.cpu.reg_out[26]
.sym 58199 soc.cpu.alu_out_q[26]
.sym 58200 soc.cpu.latched_stalu
.sym 58201 $abc$61454$n6744_1
.sym 58204 soc.cpu.irq_state[0]
.sym 58205 soc.cpu.reg_next_pc[11]
.sym 58206 $abc$61454$n4102
.sym 58207 soc.cpu.irq_state[1]
.sym 58210 soc.cpu.reg_out[26]
.sym 58211 soc.cpu.alu_out_q[26]
.sym 58212 soc.cpu.latched_stalu
.sym 58213 $abc$61454$n3955
.sym 58216 soc.cpu.irq_state[0]
.sym 58217 soc.cpu.reg_next_pc[10]
.sym 58218 $abc$61454$n4093
.sym 58219 soc.cpu.irq_state[1]
.sym 58222 soc.cpu.irq_state[0]
.sym 58223 soc.cpu.reg_next_pc[20]
.sym 58224 $abc$61454$n4092
.sym 58225 soc.cpu.irq_state[1]
.sym 58228 soc.cpu.irq_state[0]
.sym 58229 soc.cpu.reg_next_pc[2]
.sym 58230 $abc$61454$n4083
.sym 58231 soc.cpu.irq_state[1]
.sym 58235 $abc$61454$n5408
.sym 58236 soc.cpu.next_pc[7]
.sym 58237 soc.cpu.next_pc[9]
.sym 58238 $abc$61454$n3954
.sym 58239 $abc$61454$n6757_1
.sym 58240 $abc$61454$n6845
.sym 58241 $abc$61454$n6767
.sym 58242 soc.cpu.irq_pending[6]
.sym 58309 soc.cpu.reg_out[22]
.sym 58310 soc.cpu.alu_out_q[22]
.sym 58311 soc.cpu.latched_stalu
.sym 58312 $abc$61454$n6744_1
.sym 58315 soc.cpu.reg_next_pc[17]
.sym 58316 soc.cpu.reg_out[17]
.sym 58317 $abc$61454$n3955
.sym 58318 $false
.sym 58321 soc.cpu.irq_mask[3]
.sym 58322 soc.cpu.irq_state[1]
.sym 58323 soc.cpu.irq_pending[3]
.sym 58324 $abc$61454$n6757_1
.sym 58327 soc.cpu.reg_next_pc[23]
.sym 58328 soc.cpu.reg_out[23]
.sym 58329 $abc$61454$n3955
.sym 58330 $false
.sym 58333 soc.cpu.irq_state[0]
.sym 58334 soc.cpu.reg_next_pc[23]
.sym 58335 $abc$61454$n4090
.sym 58336 soc.cpu.irq_state[1]
.sym 58339 soc.cpu.reg_next_pc[7]
.sym 58340 soc.cpu.irq_state[0]
.sym 58341 $abc$61454$n6773
.sym 58342 $false
.sym 58345 soc.cpu.reg_out[22]
.sym 58346 soc.cpu.alu_out_q[22]
.sym 58347 soc.cpu.latched_stalu
.sym 58348 $abc$61454$n3955
.sym 58351 soc.cpu.irq_pending[3]
.sym 58352 soc.cpu.irq_mask[3]
.sym 58353 $false
.sym 58354 $false
.sym 58355 $abc$61454$n4629
.sym 58356 clk_16mhz$2$2
.sym 58357 $abc$61454$n17$2
.sym 58358 $abc$61454$n6793_1
.sym 58359 $abc$61454$n7209_1
.sym 58360 $abc$61454$n3956
.sym 58361 $abc$61454$n6837
.sym 58362 soc.cpu.reg_out[3]
.sym 58363 soc.cpu.reg_out[7]
.sym 58364 soc.cpu.reg_out[13]
.sym 58365 soc.cpu.reg_out[27]
.sym 58432 soc.cpu.reg_next_pc[29]
.sym 58433 soc.cpu.reg_out[29]
.sym 58434 $abc$61454$n3955
.sym 58435 $false
.sym 58438 soc.cpu.irq_mask[7]
.sym 58439 soc.cpu.irq_state[1]
.sym 58440 soc.cpu.irq_pending[7]
.sym 58441 $false
.sym 58444 soc.cpu.reg_next_pc[3]
.sym 58445 soc.cpu.reg_out[3]
.sym 58446 $abc$61454$n3955
.sym 58447 $false
.sym 58450 soc.cpu.cpu_state[3]
.sym 58451 $abc$61454$n11011
.sym 58452 soc.cpu.cpu_state[1]
.sym 58453 soc.cpu.irq_pending[7]
.sym 58456 soc.cpu.cpu_state[3]
.sym 58457 $abc$61454$n11017
.sym 58458 soc.cpu.cpu_state[1]
.sym 58459 soc.cpu.irq_pending[13]
.sym 58462 soc.cpu.cpu_state[3]
.sym 58463 $abc$61454$n11015
.sym 58464 soc.cpu.cpu_state[1]
.sym 58465 soc.cpu.irq_pending[11]
.sym 58468 soc.cpu.reg_next_pc[25]
.sym 58469 soc.cpu.reg_out[25]
.sym 58470 $abc$61454$n3955
.sym 58471 $false
.sym 58474 soc.cpu.irq_pending[13]
.sym 58475 soc.cpu.irq_mask[13]
.sym 58476 $false
.sym 58477 $false
.sym 58478 $abc$61454$n4629
.sym 58479 clk_16mhz$2$2
.sym 58480 $abc$61454$n17$2
.sym 58481 $abc$61454$n7359_1
.sym 58482 $abc$61454$n7357
.sym 58483 $abc$61454$n7198_1
.sym 58484 $abc$61454$n7391
.sym 58485 $abc$61454$n7358
.sym 58486 $abc$61454$n7390
.sym 58487 soc.cpu.reg_out[12]
.sym 58488 soc.cpu.reg_out[9]
.sym 58555 soc.cpu.irq_pending[12]
.sym 58556 soc.cpu.irq_pending[13]
.sym 58557 soc.cpu.irq_pending[14]
.sym 58558 soc.cpu.irq_pending[15]
.sym 58561 soc.cpu.cpu_state[3]
.sym 58562 $abc$61454$n11016
.sym 58563 soc.cpu.cpu_state[1]
.sym 58564 soc.cpu.irq_pending[12]
.sym 58567 $abc$61454$n4090
.sym 58568 $abc$61454$n4091
.sym 58569 $abc$61454$n4092
.sym 58570 $abc$61454$n4093
.sym 58573 soc.cpu.irq_mask[12]
.sym 58574 soc.cpu.irq_state[1]
.sym 58575 soc.cpu.irq_pending[12]
.sym 58576 $false
.sym 58579 $abc$61454$n4081
.sym 58580 $abc$61454$n4084
.sym 58581 $abc$61454$n4089
.sym 58582 $abc$61454$n4094
.sym 58585 soc.cpu.irq_mask[13]
.sym 58586 soc.cpu.irq_pending[13]
.sym 58587 $abc$61454$n4082
.sym 58588 $abc$61454$n4083
.sym 58591 soc.cpu.irq_mask[12]
.sym 58592 soc.cpu.irq_pending[12]
.sym 58593 soc.cpu.irq_mask[3]
.sym 58594 soc.cpu.irq_pending[3]
.sym 58597 soc.cpu.irq_pending[12]
.sym 58598 soc.cpu.irq_mask[12]
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$61454$n4629
.sym 58602 clk_16mhz$2$2
.sym 58603 $abc$61454$n17$2
.sym 58604 $abc$61454$n4104
.sym 58605 $abc$61454$n7105
.sym 58606 $abc$61454$n7109
.sym 58607 $abc$61454$n4106
.sym 58608 $abc$61454$n4105
.sym 58609 soc.cpu.irq_mask[4]
.sym 58610 soc.cpu.irq_mask[13]
.sym 58611 soc.cpu.irq_mask[6]
.sym 58678 soc.cpu.irq_mask[7]
.sym 58679 soc.cpu.irq_pending[7]
.sym 58680 soc.cpu.irq_mask[4]
.sym 58681 soc.cpu.irq_pending[4]
.sym 58684 soc.cpu.irq_pending[4]
.sym 58685 soc.cpu.irq_pending[5]
.sym 58686 soc.cpu.irq_pending[6]
.sym 58687 soc.cpu.irq_pending[7]
.sym 58690 soc.cpu.irq_mask[4]
.sym 58691 soc.cpu.irq_state[1]
.sym 58692 soc.cpu.irq_pending[4]
.sym 58693 $false
.sym 58696 $abc$61454$n4100
.sym 58697 $abc$61454$n4101
.sym 58698 $abc$61454$n4102
.sym 58699 $abc$61454$n4103
.sym 58702 $abc$61454$n4075
.sym 58703 $abc$61454$n4080
.sym 58704 $abc$61454$n4099
.sym 58705 $abc$61454$n4104
.sym 58708 $abc$61454$n5390
.sym 58709 $abc$61454$n5391
.sym 58710 $abc$61454$n5392
.sym 58711 $abc$61454$n5393
.sym 58714 soc.cpu.irq_pending[8]
.sym 58715 soc.cpu.irq_pending[9]
.sym 58716 soc.cpu.irq_pending[10]
.sym 58717 soc.cpu.irq_pending[11]
.sym 58720 soc.cpu.mem_rdata[19]
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$61454$n4530
.sym 58725 clk_16mhz$2$2
.sym 58726 $false
.sym 58727 $abc$61454$n6765
.sym 58728 $abc$61454$n8240_1
.sym 58729 $abc$61454$n4093
.sym 58730 soc.cpu.next_pc[5]
.sym 58731 $abc$61454$n8239_1
.sym 58732 $abc$61454$n4629
.sym 58733 $abc$61454$n8247
.sym 58734 soc.cpu.irq_pending[10]
.sym 58801 soc.cpu.reg_next_pc[21]
.sym 58802 soc.cpu.reg_out[21]
.sym 58803 $abc$61454$n3955
.sym 58804 $false
.sym 58807 soc.cpu.irq_mask[8]
.sym 58808 soc.cpu.irq_pending[8]
.sym 58809 $false
.sym 58810 $false
.sym 58813 soc.cpu.reg_next_pc[26]
.sym 58814 soc.cpu.reg_out[26]
.sym 58815 $abc$61454$n3955
.sym 58816 $false
.sym 58819 soc.cpu.reg_next_pc[18]
.sym 58820 soc.cpu.reg_out[18]
.sym 58821 $abc$61454$n3955
.sym 58822 $false
.sym 58825 soc.cpu.reg_next_pc[6]
.sym 58826 soc.cpu.reg_out[6]
.sym 58827 $abc$61454$n3955
.sym 58828 $false
.sym 58831 soc.cpu.reg_next_pc[4]
.sym 58832 soc.cpu.reg_out[4]
.sym 58833 $abc$61454$n3955
.sym 58834 $false
.sym 58837 soc.cpu.irq_mask[15]
.sym 58838 soc.cpu.irq_pending[15]
.sym 58839 $false
.sym 58840 $false
.sym 58843 soc.cpu.cpuregs_rs1[7]
.sym 58844 $false
.sym 58845 $false
.sym 58846 $false
.sym 58847 $abc$61454$n4635
.sym 58848 clk_16mhz$2$2
.sym 58849 $abc$61454$n17$2
.sym 58850 $abc$61454$n7127_1
.sym 58851 $abc$61454$n7146_1
.sym 58853 $abc$61454$n7128_1
.sym 58854 soc.spimemio.xfer.xfer_tag[0]
.sym 58855 soc.spimemio.xfer.xfer_tag[1]
.sym 58856 soc.spimemio.xfer.xfer_rd
.sym 58857 soc.spimemio.xfer.xfer_tag[3]
.sym 58924 soc.cpu.mem_rdata[22]
.sym 58925 $abc$61454$n7270_1
.sym 58926 $false
.sym 58927 $false
.sym 58930 $abc$61454$n7267
.sym 58931 $abc$61454$n7268_1
.sym 58932 $abc$61454$n7336_1
.sym 58933 $abc$61454$n4827
.sym 58936 soc.cpu.reg_next_pc[22]
.sym 58937 soc.cpu.reg_out[22]
.sym 58938 $abc$61454$n3955
.sym 58939 $false
.sym 58942 $abc$61454$n8011
.sym 58943 $abc$61454$n5302_1
.sym 58944 $false
.sym 58945 $false
.sym 58948 $abc$61454$n7067
.sym 58949 soc.cpu.mem_rdata[17]
.sym 58950 $abc$61454$n8240_1
.sym 58951 $abc$61454$n7081
.sym 58954 $abc$61454$n7379
.sym 58955 $abc$61454$n7381
.sym 58956 $abc$61454$n7388
.sym 58957 $false
.sym 58960 $abc$61454$n7335_1
.sym 58961 $abc$61454$n7337_1
.sym 58962 $abc$61454$n7344_1
.sym 58963 $false
.sym 58966 $abc$61454$n4827
.sym 58967 $abc$61454$n7077
.sym 58968 $abc$61454$n7082
.sym 58969 $abc$61454$n7089
.sym 58970 $true
.sym 58971 clk_16mhz$2$2
.sym 58972 $abc$61454$n17$2
.sym 58973 $abc$61454$n7110
.sym 58974 soc.cpu.mem_rdata[17]
.sym 58975 $abc$61454$n7196
.sym 58976 $abc$61454$n7126
.sym 58977 $abc$61454$n7111
.sym 58978 $abc$61454$n8007
.sym 58979 $abc$61454$n7191_1
.sym 58980 iomem_rdata[17]
.sym 59047 soc.cpu.reg_next_pc[28]
.sym 59048 soc.cpu.reg_out[28]
.sym 59049 $abc$61454$n3955
.sym 59050 $false
.sym 59053 soc.cpu.reg_next_pc[30]
.sym 59054 soc.cpu.reg_out[30]
.sym 59055 $abc$61454$n3955
.sym 59056 $false
.sym 59059 $abc$61454$n4061
.sym 59060 soc.cpu.cpuregs_rs1[4]
.sym 59061 $abc$61454$n7126
.sym 59062 $false
.sym 59065 soc.cpu.irq_mask[30]
.sym 59066 soc.cpu.irq_pending[30]
.sym 59067 $false
.sym 59068 $false
.sym 59071 soc.cpu.irq_mask[20]
.sym 59072 soc.cpu.irq_pending[20]
.sym 59073 $false
.sym 59074 $false
.sym 59077 soc.cpu.irq_mask[11]
.sym 59078 soc.cpu.irq_pending[11]
.sym 59079 $false
.sym 59080 $false
.sym 59083 soc.cpu.irq_pending[7]
.sym 59084 soc.cpu.irq_mask[7]
.sym 59085 $false
.sym 59086 $false
.sym 59089 soc.cpu.irq_pending[11]
.sym 59090 soc.cpu.irq_mask[11]
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$61454$n4629
.sym 59094 clk_16mhz$2$2
.sym 59095 $abc$61454$n17$2
.sym 59096 $abc$61454$n3996
.sym 59097 $abc$61454$n7159_1
.sym 59098 $abc$61454$n3995
.sym 59099 $abc$61454$n7361
.sym 59100 $abc$61454$n7360
.sym 59102 soc.spimemio.cfgreg_do[17]
.sym 59103 soc.spimemio.config_ddr
.sym 59170 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 59171 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 59172 soc.cpu.pcpi_div.pcpi_wr
.sym 59173 $abc$61454$n4058
.sym 59176 $abc$61454$n7228_1
.sym 59177 $abc$61454$n7225_1
.sym 59178 soc.cpu.cpu_state[2]
.sym 59179 $false
.sym 59182 soc.cpu.irq_mask[12]
.sym 59183 soc.cpu.instr_maskirq
.sym 59184 $abc$61454$n7226
.sym 59185 $abc$61454$n7227_1
.sym 59188 $abc$61454$n7168_1
.sym 59189 soc.cpu.cpu_state[2]
.sym 59190 $false
.sym 59191 $false
.sym 59194 $abc$61454$n4814
.sym 59195 soc.cpu.mem_wstrb[2]
.sym 59196 resetn$2
.sym 59197 $false
.sym 59200 soc.cpu.reg_op1[6]
.sym 59201 $abc$61454$n7704
.sym 59202 soc.cpu.mem_do_prefetch
.sym 59203 soc.cpu.mem_do_rinst
.sym 59206 $false
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59212 soc.cpu.reg_op1[14]
.sym 59213 $abc$61454$n7720
.sym 59214 soc.cpu.mem_do_prefetch
.sym 59215 soc.cpu.mem_do_rinst
.sym 59216 $abc$61454$n4568
.sym 59217 clk_16mhz$2$2
.sym 59218 $false
.sym 59219 $abc$61454$n7112
.sym 59220 $abc$61454$n7397
.sym 59221 $abc$61454$n7398_1
.sym 59222 $abc$61454$n7116
.sym 59223 $abc$61454$n7392_1
.sym 59224 $abc$61454$n7260_1
.sym 59225 $abc$61454$n7087
.sym 59226 $abc$61454$n7349_1
.sym 59293 $abc$61454$n7087
.sym 59294 $abc$61454$n7088
.sym 59295 $abc$61454$n7083
.sym 59296 soc.cpu.cpu_state[2]
.sym 59299 soc.spimemio.valid
.sym 59300 $abc$61454$n3959
.sym 59301 iomem_rdata[14]
.sym 59302 $abc$61454$n3900
.sym 59305 soc.cpu.instr_maskirq
.sym 59306 soc.cpu.irq_mask[7]
.sym 59307 soc.cpu.instr_timer
.sym 59308 soc.cpu.timer[7]
.sym 59311 soc.cpu.instr_maskirq
.sym 59312 soc.cpu.irq_mask[1]
.sym 59313 soc.cpu.instr_timer
.sym 59314 soc.cpu.timer[1]
.sym 59317 soc.cpu.cpuregs_rs1[11]
.sym 59318 $false
.sym 59319 $false
.sym 59320 $false
.sym 59323 soc.cpu.cpuregs_rs1[3]
.sym 59324 $false
.sym 59325 $false
.sym 59326 $false
.sym 59329 soc.cpu.cpuregs_rs1[30]
.sym 59330 $false
.sym 59331 $false
.sym 59332 $false
.sym 59335 soc.cpu.cpuregs_rs1[20]
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$61454$n4635
.sym 59340 clk_16mhz$2$2
.sym 59341 $abc$61454$n17$2
.sym 59342 $abc$61454$n7696
.sym 59343 soc.cpu.mem_addr[2]
.sym 59344 soc.cpu.mem_addr[22]
.sym 59345 soc.cpu.mem_addr[17]
.sym 59346 soc.cpu.mem_addr[7]
.sym 59347 soc.cpu.mem_addr[4]
.sym 59348 soc.cpu.mem_addr[8]
.sym 59349 soc.cpu.mem_addr[24]
.sym 59378 $false
.sym 59415 $auto$alumacc.cc:474:replace_alu$7477.C[1]
.sym 59417 soc.cpu.mem_la_firstword_xfer
.sym 59418 soc.cpu.next_pc[2]
.sym 59421 $auto$alumacc.cc:474:replace_alu$7477.C[2]
.sym 59422 $false
.sym 59423 $false
.sym 59424 soc.cpu.next_pc[3]
.sym 59425 $auto$alumacc.cc:474:replace_alu$7477.C[1]
.sym 59427 $auto$alumacc.cc:474:replace_alu$7477.C[3]
.sym 59428 $false
.sym 59429 $false
.sym 59430 soc.cpu.next_pc[4]
.sym 59431 $auto$alumacc.cc:474:replace_alu$7477.C[2]
.sym 59433 $auto$alumacc.cc:474:replace_alu$7477.C[4]
.sym 59434 $false
.sym 59435 $false
.sym 59436 soc.cpu.next_pc[5]
.sym 59437 $auto$alumacc.cc:474:replace_alu$7477.C[3]
.sym 59439 $auto$alumacc.cc:474:replace_alu$7477.C[5]
.sym 59440 $false
.sym 59441 $false
.sym 59442 soc.cpu.next_pc[6]
.sym 59443 $auto$alumacc.cc:474:replace_alu$7477.C[4]
.sym 59445 $auto$alumacc.cc:474:replace_alu$7477.C[6]
.sym 59446 $false
.sym 59447 $false
.sym 59448 soc.cpu.next_pc[7]
.sym 59449 $auto$alumacc.cc:474:replace_alu$7477.C[5]
.sym 59451 $auto$alumacc.cc:474:replace_alu$7477.C[7]
.sym 59452 $false
.sym 59453 $false
.sym 59454 soc.cpu.next_pc[8]
.sym 59455 $auto$alumacc.cc:474:replace_alu$7477.C[6]
.sym 59457 $auto$alumacc.cc:474:replace_alu$7477.C[8]
.sym 59458 $false
.sym 59459 $false
.sym 59460 soc.cpu.next_pc[9]
.sym 59461 $auto$alumacc.cc:474:replace_alu$7477.C[7]
.sym 59465 $abc$61454$n7236_1
.sym 59466 $abc$61454$n7238
.sym 59467 $abc$61454$n7235
.sym 59468 $abc$61454$n7237_1
.sym 59469 soc.simpleuart.cfg_divider[18]
.sym 59470 soc.simpleuart.cfg_divider[17]
.sym 59471 soc.simpleuart.cfg_divider[23]
.sym 59501 $auto$alumacc.cc:474:replace_alu$7477.C[8]
.sym 59538 $auto$alumacc.cc:474:replace_alu$7477.C[9]
.sym 59539 $false
.sym 59540 $false
.sym 59541 soc.cpu.next_pc[10]
.sym 59542 $auto$alumacc.cc:474:replace_alu$7477.C[8]
.sym 59544 $auto$alumacc.cc:474:replace_alu$7477.C[10]
.sym 59545 $false
.sym 59546 $false
.sym 59547 soc.cpu.next_pc[11]
.sym 59548 $auto$alumacc.cc:474:replace_alu$7477.C[9]
.sym 59550 $auto$alumacc.cc:474:replace_alu$7477.C[11]
.sym 59551 $false
.sym 59552 $false
.sym 59553 soc.cpu.next_pc[12]
.sym 59554 $auto$alumacc.cc:474:replace_alu$7477.C[10]
.sym 59556 $auto$alumacc.cc:474:replace_alu$7477.C[12]
.sym 59557 $false
.sym 59558 $false
.sym 59559 soc.cpu.next_pc[13]
.sym 59560 $auto$alumacc.cc:474:replace_alu$7477.C[11]
.sym 59562 $auto$alumacc.cc:474:replace_alu$7477.C[13]
.sym 59563 $false
.sym 59564 $false
.sym 59565 soc.cpu.next_pc[14]
.sym 59566 $auto$alumacc.cc:474:replace_alu$7477.C[12]
.sym 59568 $auto$alumacc.cc:474:replace_alu$7477.C[14]
.sym 59569 $false
.sym 59570 $false
.sym 59571 soc.cpu.next_pc[15]
.sym 59572 $auto$alumacc.cc:474:replace_alu$7477.C[13]
.sym 59574 $auto$alumacc.cc:474:replace_alu$7477.C[15]
.sym 59575 $false
.sym 59576 $false
.sym 59577 soc.cpu.next_pc[16]
.sym 59578 $auto$alumacc.cc:474:replace_alu$7477.C[14]
.sym 59580 $auto$alumacc.cc:474:replace_alu$7477.C[16]
.sym 59581 $false
.sym 59582 $false
.sym 59583 soc.cpu.next_pc[17]
.sym 59584 $auto$alumacc.cc:474:replace_alu$7477.C[15]
.sym 59588 $abc$61454$n7337_1
.sym 59589 $abc$61454$n7340_1
.sym 59590 $abc$61454$n7338_1
.sym 59592 $abc$61454$n7339_1
.sym 59593 $abc$61454$n7327_1
.sym 59594 soc.cpu.mem_addr[20]
.sym 59595 soc.cpu.mem_addr[21]
.sym 59624 $auto$alumacc.cc:474:replace_alu$7477.C[16]
.sym 59661 $auto$alumacc.cc:474:replace_alu$7477.C[17]
.sym 59662 $false
.sym 59663 $false
.sym 59664 soc.cpu.next_pc[18]
.sym 59665 $auto$alumacc.cc:474:replace_alu$7477.C[16]
.sym 59667 $auto$alumacc.cc:474:replace_alu$7477.C[18]
.sym 59668 $false
.sym 59669 $false
.sym 59670 soc.cpu.next_pc[19]
.sym 59671 $auto$alumacc.cc:474:replace_alu$7477.C[17]
.sym 59673 $auto$alumacc.cc:474:replace_alu$7477.C[19]
.sym 59674 $false
.sym 59675 $false
.sym 59676 soc.cpu.next_pc[20]
.sym 59677 $auto$alumacc.cc:474:replace_alu$7477.C[18]
.sym 59679 $auto$alumacc.cc:474:replace_alu$7477.C[20]
.sym 59680 $false
.sym 59681 $false
.sym 59682 soc.cpu.next_pc[21]
.sym 59683 $auto$alumacc.cc:474:replace_alu$7477.C[19]
.sym 59685 $auto$alumacc.cc:474:replace_alu$7477.C[21]
.sym 59686 $false
.sym 59687 $false
.sym 59688 soc.cpu.next_pc[22]
.sym 59689 $auto$alumacc.cc:474:replace_alu$7477.C[20]
.sym 59691 $auto$alumacc.cc:474:replace_alu$7477.C[22]
.sym 59692 $false
.sym 59693 $false
.sym 59694 soc.cpu.next_pc[23]
.sym 59695 $auto$alumacc.cc:474:replace_alu$7477.C[21]
.sym 59697 $auto$alumacc.cc:474:replace_alu$7477.C[23]
.sym 59698 $false
.sym 59699 $false
.sym 59700 soc.cpu.next_pc[24]
.sym 59701 $auto$alumacc.cc:474:replace_alu$7477.C[22]
.sym 59703 $auto$alumacc.cc:474:replace_alu$7477.C[24]
.sym 59704 $false
.sym 59705 $false
.sym 59706 soc.cpu.next_pc[25]
.sym 59707 $auto$alumacc.cc:474:replace_alu$7477.C[23]
.sym 59712 $abc$61454$n7294_1
.sym 59713 $abc$61454$n7295
.sym 59714 $abc$61454$n7328_1
.sym 59715 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 59717 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 59718 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 59747 $auto$alumacc.cc:474:replace_alu$7477.C[24]
.sym 59784 $auto$alumacc.cc:474:replace_alu$7477.C[25]
.sym 59785 $false
.sym 59786 $false
.sym 59787 soc.cpu.next_pc[26]
.sym 59788 $auto$alumacc.cc:474:replace_alu$7477.C[24]
.sym 59790 $auto$alumacc.cc:474:replace_alu$7477.C[26]
.sym 59791 $false
.sym 59792 $false
.sym 59793 soc.cpu.next_pc[27]
.sym 59794 $auto$alumacc.cc:474:replace_alu$7477.C[25]
.sym 59796 $auto$alumacc.cc:474:replace_alu$7477.C[27]
.sym 59797 $false
.sym 59798 $false
.sym 59799 soc.cpu.next_pc[28]
.sym 59800 $auto$alumacc.cc:474:replace_alu$7477.C[26]
.sym 59802 $auto$alumacc.cc:474:replace_alu$7477.C[28]
.sym 59803 $false
.sym 59804 $false
.sym 59805 soc.cpu.next_pc[29]
.sym 59806 $auto$alumacc.cc:474:replace_alu$7477.C[27]
.sym 59808 $auto$alumacc.cc:474:replace_alu$7477.C[29]
.sym 59809 $false
.sym 59810 $false
.sym 59811 soc.cpu.next_pc[30]
.sym 59812 $auto$alumacc.cc:474:replace_alu$7477.C[28]
.sym 59815 $false
.sym 59816 $false
.sym 59817 soc.cpu.next_pc[31]
.sym 59818 $auto$alumacc.cc:474:replace_alu$7477.C[29]
.sym 59821 soc.cpu.pcpi_mul.rs2[22]
.sym 59822 soc.cpu.reg_op2[23]
.sym 59823 soc.cpu.pcpi_mul.mul_waiting$2
.sym 59824 $false
.sym 59827 soc.cpu.pcpi_mul.rs2[21]
.sym 59828 soc.cpu.reg_op2[22]
.sym 59829 soc.cpu.pcpi_mul.mul_waiting$2
.sym 59830 $false
.sym 59831 resetn$2
.sym 59832 clk_16mhz$2$2
.sym 59833 $false
.sym 59835 soc.cpu.pcpi_mul.rd[14]
.sym 59836 soc.cpu.pcpi_mul.rd[15]
.sym 59837 soc.cpu.pcpi_mul.rdx[16]
.sym 59839 soc.cpu.pcpi_mul.rd[13]
.sym 59841 soc.cpu.pcpi_mul.rd[20]
.sym 59908 soc.cpu.pcpi_mul.rs2[20]
.sym 59909 soc.cpu.pcpi_mul.rs1[0]
.sym 59910 soc.cpu.pcpi_mul.rd[20]
.sym 59911 soc.cpu.pcpi_mul.rdx[20]
.sym 59914 soc.cpu.pcpi_mul.rs2[15]
.sym 59915 soc.cpu.pcpi_mul.rs1[0]
.sym 59916 soc.cpu.pcpi_mul.rd[15]
.sym 59917 soc.cpu.pcpi_mul.rdx[15]
.sym 59920 soc.cpu.pcpi_mul.rd[15]
.sym 59921 soc.cpu.pcpi_mul.rdx[15]
.sym 59922 soc.cpu.pcpi_mul.rs1[0]
.sym 59923 soc.cpu.pcpi_mul.rs2[15]
.sym 59926 soc.cpu.pcpi_mul.rd[20]
.sym 59927 soc.cpu.pcpi_mul.rdx[20]
.sym 59928 soc.cpu.pcpi_mul.rs1[0]
.sym 59929 soc.cpu.pcpi_mul.rs2[20]
.sym 59932 soc.cpu.pcpi_mul.rd[47]
.sym 59933 soc.cpu.pcpi_mul.rd[15]
.sym 59934 $abc$61454$n4484
.sym 59935 $false
.sym 59938 soc.cpu.pcpi_mul.rd[45]
.sym 59939 soc.cpu.pcpi_mul.rd[13]
.sym 59940 $abc$61454$n4484
.sym 59941 $false
.sym 59950 soc.cpu.pcpi_mul.rd[37]
.sym 59951 soc.cpu.pcpi_mul.rd[5]
.sym 59952 $abc$61454$n4484
.sym 59953 $false
.sym 59954 $abc$61454$n5786
.sym 59955 clk_16mhz$2$2
.sym 59956 $false
.sym 59957 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 59958 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 59960 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 59962 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 59963 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 60031 soc.cpu.pcpi_mul.rd[24]
.sym 60032 soc.cpu.pcpi_mul.rdx[24]
.sym 60033 soc.cpu.pcpi_mul.rs1[0]
.sym 60034 soc.cpu.pcpi_mul.rs2[24]
.sym 60037 soc.cpu.pcpi_mul.rs2[24]
.sym 60038 soc.cpu.pcpi_mul.rs1[0]
.sym 60039 soc.cpu.pcpi_mul.rd[24]
.sym 60040 soc.cpu.pcpi_mul.rdx[24]
.sym 60043 soc.cpu.pcpi_mul.rd[21]
.sym 60044 soc.cpu.pcpi_mul.rdx[21]
.sym 60045 soc.cpu.pcpi_mul.rs1[0]
.sym 60046 soc.cpu.pcpi_mul.rs2[21]
.sym 60049 soc.cpu.pcpi_mul.rd[23]
.sym 60050 soc.cpu.pcpi_mul.rdx[23]
.sym 60051 soc.cpu.pcpi_mul.rs1[0]
.sym 60052 soc.cpu.pcpi_mul.rs2[23]
.sym 60055 soc.cpu.pcpi_mul.rs2[23]
.sym 60056 soc.cpu.pcpi_mul.rs1[0]
.sym 60057 soc.cpu.pcpi_mul.rd[23]
.sym 60058 soc.cpu.pcpi_mul.rdx[23]
.sym 60061 soc.cpu.pcpi_mul.rs2[21]
.sym 60062 soc.cpu.pcpi_mul.rs1[0]
.sym 60063 soc.cpu.pcpi_mul.rd[21]
.sym 60064 soc.cpu.pcpi_mul.rdx[21]
.sym 60067 $abc$61454$n10253
.sym 60068 $abc$61454$n10255
.sym 60069 $false
.sym 60070 $false
.sym 60073 $false
.sym 60074 $abc$61454$n11265
.sym 60075 $false
.sym 60076 $false
.sym 60077 resetn$2
.sym 60078 clk_16mhz$2$2
.sym 60079 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60080 $abc$61454$n11177
.sym 60081 $abc$61454$n10207
.sym 60082 $abc$61454$n11224
.sym 60083 $abc$61454$n11216
.sym 60084 soc.cpu.pcpi_mul.rd[56]
.sym 60085 soc.cpu.pcpi_mul.rd[33]
.sym 60116 $false
.sym 60153 $auto$maccmap.cc:240:synth$11538.C[2]
.sym 60155 $abc$61454$n10253
.sym 60156 $abc$61454$n10255
.sym 60159 $auto$maccmap.cc:240:synth$11538.C[3]
.sym 60160 $false
.sym 60161 $abc$61454$n11224
.sym 60162 $abc$61454$n11213
.sym 60163 $auto$maccmap.cc:240:synth$11538.C[2]
.sym 60165 $auto$maccmap.cc:240:synth$11538.C[4]
.sym 60166 $false
.sym 60167 $abc$61454$n11226
.sym 60168 $abc$61454$n11216
.sym 60169 $auto$maccmap.cc:240:synth$11538.C[3]
.sym 60172 $false
.sym 60173 $false
.sym 60174 $abc$61454$n11219
.sym 60175 $auto$maccmap.cc:240:synth$11538.C[4]
.sym 60200 resetn$2
.sym 60201 clk_16mhz$2$2
.sym 60202 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60203 $abc$61454$n11323
.sym 60204 $abc$61454$n11380
.sym 60205 $abc$61454$n10233
.sym 60206 $abc$61454$n11373
.sym 60207 soc.cpu.pcpi_mul.rdx[33]
.sym 60208 soc.cpu.pcpi_mul.rs2[36]
.sym 60209 soc.cpu.pcpi_mul.rs2[33]
.sym 60210 soc.cpu.pcpi_mul.rdx[39]
.sym 60239 $false
.sym 60276 $auto$maccmap.cc:240:synth$11450.C[2]
.sym 60278 $abc$61454$n10225
.sym 60279 $abc$61454$n10227
.sym 60282 $auto$maccmap.cc:240:synth$11450.C[3]
.sym 60283 $false
.sym 60284 $abc$61454$n11378
.sym 60285 $abc$61454$n11367
.sym 60286 $auto$maccmap.cc:240:synth$11450.C[2]
.sym 60288 $auto$maccmap.cc:240:synth$11450.C[4]
.sym 60289 $false
.sym 60290 $abc$61454$n11380
.sym 60291 $abc$61454$n11370
.sym 60292 $auto$maccmap.cc:240:synth$11450.C[3]
.sym 60295 $false
.sym 60296 $false
.sym 60297 $abc$61454$n11373
.sym 60298 $auto$maccmap.cc:240:synth$11450.C[4]
.sym 60301 $abc$61454$n10225
.sym 60302 $abc$61454$n10227
.sym 60303 $false
.sym 60304 $false
.sym 60323 resetn$2
.sym 60324 clk_16mhz$2$2
.sym 60325 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60328 $abc$61454$n10227
.sym 60331 $abc$61454$n11375
.sym 60332 soc.cpu.pcpi_mul.rd[36]
.sym 60400 soc.cpu.pcpi_mul.rs2[37]
.sym 60401 soc.cpu.pcpi_mul.rs1[0]
.sym 60402 soc.cpu.pcpi_mul.rd[37]
.sym 60403 soc.cpu.pcpi_mul.rdx[37]
.sym 60412 soc.cpu.pcpi_mul.rd[37]
.sym 60413 soc.cpu.pcpi_mul.rdx[37]
.sym 60414 soc.cpu.pcpi_mul.rs1[0]
.sym 60415 soc.cpu.pcpi_mul.rs2[37]
.sym 60424 $false
.sym 60425 $false
.sym 60426 $false
.sym 60427 $false
.sym 60430 $false
.sym 60431 $false
.sym 60432 $false
.sym 60433 $false
.sym 60442 soc.cpu.reg_op2[31]
.sym 60443 soc.cpu.pcpi_mul.instr_mulh
.sym 60444 soc.cpu.pcpi_mul.rs2[36]
.sym 60445 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60446 resetn$2
.sym 60447 clk_16mhz$2$2
.sym 60448 $false
.sym 60678 soc.cpu.instr_sltu
.sym 60680 soc.cpu.instr_sltiu
.sym 60681 soc.cpu.instr_slt
.sym 60684 soc.cpu.instr_slti
.sym 60817 soc.cpu.instr_slt
.sym 60818 soc.cpu.instr_blt
.sym 60819 soc.cpu.instr_slti
.sym 60820 $false
.sym 60833 $true
.sym 60834 clk_16mhz$2$2
.sym 60835 $false
.sym 60836 $abc$61454$n4053
.sym 60837 $abc$61454$n5349
.sym 60838 $abc$61454$n5804
.sym 60839 $abc$61454$n4057
.sym 60840 $abc$61454$n4048
.sym 60841 soc.cpu.is_compare
.sym 60910 soc.cpu.instr_bgeu
.sym 60911 soc.cpu.instr_bge
.sym 60912 soc.cpu.instr_bne
.sym 60913 $false
.sym 60916 $abc$61454$n10266
.sym 60917 soc.cpu.instr_bgeu
.sym 60918 soc.cpu.instr_bne
.sym 60919 $abc$61454$n4740
.sym 60922 soc.cpu.instr_bgeu
.sym 60923 soc.cpu.instr_beq
.sym 60924 $abc$61454$n4739
.sym 60925 $abc$61454$n4703_1
.sym 60928 soc.cpu.is_slti_blt_slt
.sym 60929 soc.cpu.instr_beq
.sym 60930 $abc$61454$n4065
.sym 60931 $abc$61454$n10266
.sym 60934 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 60935 soc.cpu.mem_rdata_q[14]
.sym 60936 soc.cpu.mem_rdata_q[12]
.sym 60937 soc.cpu.mem_rdata_q[13]
.sym 60940 soc.cpu.mem_rdata_q[14]
.sym 60941 soc.cpu.mem_rdata_q[12]
.sym 60942 soc.cpu.mem_rdata_q[13]
.sym 60943 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 60946 $abc$61454$n5053
.sym 60947 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 60948 $false
.sym 60949 $false
.sym 60952 soc.cpu.mem_rdata_q[12]
.sym 60953 soc.cpu.mem_rdata_q[13]
.sym 60954 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 60955 soc.cpu.mem_rdata_q[14]
.sym 60956 $abc$61454$n4576
.sym 60957 clk_16mhz$2$2
.sym 60958 $abc$61454$n17$2
.sym 60959 $abc$61454$n5832_1
.sym 60960 $abc$61454$n6330_1
.sym 60962 $abc$61454$n4054
.sym 60963 soc.cpu.instr_and
.sym 60964 soc.cpu.instr_andi
.sym 60965 soc.cpu.instr_xori
.sym 60966 soc.cpu.instr_xor
.sym 61033 $abc$61454$n5380
.sym 61034 soc.cpu.compressed_instr
.sym 61035 $abc$61454$n5402
.sym 61036 $abc$61454$n6502
.sym 61039 soc.cpu.instr_bge
.sym 61040 soc.cpu.is_slti_blt_slt
.sym 61041 $abc$61454$n4702
.sym 61042 $abc$61454$n4738
.sym 61045 $abc$61454$n5402
.sym 61046 $abc$61454$n6663
.sym 61047 $abc$61454$n5380
.sym 61048 $abc$61454$n6514
.sym 61051 soc.cpu.compressed_instr
.sym 61052 $false
.sym 61053 $false
.sym 61054 $false
.sym 61057 $abc$61454$n6523
.sym 61058 $false
.sym 61059 $false
.sym 61060 $false
.sym 61063 $abc$61454$n4698_1
.sym 61064 $abc$61454$n6727
.sym 61065 $abc$61454$n5418
.sym 61066 $false
.sym 61069 $abc$61454$n4698_1
.sym 61070 $abc$61454$n6723
.sym 61071 $abc$61454$n5400
.sym 61072 $false
.sym 61075 $abc$61454$n5402
.sym 61076 $abc$61454$n6670
.sym 61077 $abc$61454$n5446
.sym 61078 $false
.sym 61079 $abc$61454$n4593
.sym 61080 clk_16mhz$2$2
.sym 61081 $abc$61454$n17$2
.sym 61083 $abc$61454$n4064
.sym 61084 $abc$61454$n5422
.sym 61085 $abc$61454$n4062
.sym 61086 $abc$61454$n4047
.sym 61087 $abc$61454$n5426
.sym 61088 soc.cpu.reg_next_pc[7]
.sym 61089 soc.cpu.reg_next_pc[6]
.sym 61118 $false
.sym 61155 $auto$alumacc.cc:474:replace_alu$7462.C[2]
.sym 61157 $abc$61454$n6502
.sym 61158 soc.cpu.compressed_instr
.sym 61161 $auto$alumacc.cc:474:replace_alu$7462.C[3]
.sym 61162 $false
.sym 61163 $abc$61454$n6505
.sym 61164 $abc$61454$n10468
.sym 61165 $auto$alumacc.cc:474:replace_alu$7462.C[2]
.sym 61167 $auto$alumacc.cc:474:replace_alu$7462.C[4]
.sym 61168 $false
.sym 61169 $abc$61454$n6508
.sym 61170 $false
.sym 61171 $auto$alumacc.cc:474:replace_alu$7462.C[3]
.sym 61173 $auto$alumacc.cc:474:replace_alu$7462.C[5]
.sym 61174 $false
.sym 61175 $abc$61454$n6511
.sym 61176 $false
.sym 61177 $auto$alumacc.cc:474:replace_alu$7462.C[4]
.sym 61179 $auto$alumacc.cc:474:replace_alu$7462.C[6]
.sym 61180 $false
.sym 61181 $abc$61454$n6514
.sym 61182 $false
.sym 61183 $auto$alumacc.cc:474:replace_alu$7462.C[5]
.sym 61185 $auto$alumacc.cc:474:replace_alu$7462.C[7]
.sym 61186 $false
.sym 61187 $abc$61454$n6517
.sym 61188 $false
.sym 61189 $auto$alumacc.cc:474:replace_alu$7462.C[6]
.sym 61191 $auto$alumacc.cc:474:replace_alu$7462.C[8]
.sym 61192 $false
.sym 61193 $abc$61454$n6520
.sym 61194 $false
.sym 61195 $auto$alumacc.cc:474:replace_alu$7462.C[7]
.sym 61197 $auto$alumacc.cc:474:replace_alu$7462.C[9]
.sym 61198 $false
.sym 61199 $abc$61454$n6523
.sym 61200 $false
.sym 61201 $auto$alumacc.cc:474:replace_alu$7462.C[8]
.sym 61205 $abc$61454$n5454
.sym 61206 $abc$61454$n5068
.sym 61207 $abc$61454$n6535
.sym 61208 $abc$61454$n5442_1
.sym 61209 $abc$61454$n5438
.sym 61210 $abc$61454$n5071
.sym 61211 $abc$61454$n6505
.sym 61212 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 61241 $auto$alumacc.cc:474:replace_alu$7462.C[9]
.sym 61278 $auto$alumacc.cc:474:replace_alu$7462.C[10]
.sym 61279 $false
.sym 61280 $abc$61454$n6526
.sym 61281 $false
.sym 61282 $auto$alumacc.cc:474:replace_alu$7462.C[9]
.sym 61284 $auto$alumacc.cc:474:replace_alu$7462.C[11]
.sym 61285 $false
.sym 61286 $abc$61454$n6529
.sym 61287 $false
.sym 61288 $auto$alumacc.cc:474:replace_alu$7462.C[10]
.sym 61290 $auto$alumacc.cc:474:replace_alu$7462.C[12]
.sym 61291 $false
.sym 61292 $abc$61454$n6532
.sym 61293 $false
.sym 61294 $auto$alumacc.cc:474:replace_alu$7462.C[11]
.sym 61296 $auto$alumacc.cc:474:replace_alu$7462.C[13]
.sym 61297 $false
.sym 61298 $abc$61454$n6535
.sym 61299 $false
.sym 61300 $auto$alumacc.cc:474:replace_alu$7462.C[12]
.sym 61302 $auto$alumacc.cc:474:replace_alu$7462.C[14]
.sym 61303 $false
.sym 61304 $abc$61454$n6538
.sym 61305 $false
.sym 61306 $auto$alumacc.cc:474:replace_alu$7462.C[13]
.sym 61308 $auto$alumacc.cc:474:replace_alu$7462.C[15]
.sym 61309 $false
.sym 61310 $abc$61454$n6541
.sym 61311 $false
.sym 61312 $auto$alumacc.cc:474:replace_alu$7462.C[14]
.sym 61314 $auto$alumacc.cc:474:replace_alu$7462.C[16]
.sym 61315 $false
.sym 61316 $abc$61454$n6544
.sym 61317 $false
.sym 61318 $auto$alumacc.cc:474:replace_alu$7462.C[15]
.sym 61320 $auto$alumacc.cc:474:replace_alu$7462.C[17]
.sym 61321 $false
.sym 61322 $abc$61454$n6547
.sym 61323 $false
.sym 61324 $auto$alumacc.cc:474:replace_alu$7462.C[16]
.sym 61328 $abc$61454$n5490
.sym 61329 $abc$61454$n5486
.sym 61330 soc.cpu.decoded_imm_uj[30]
.sym 61331 soc.cpu.decoded_imm_uj[26]
.sym 61332 soc.cpu.decoded_imm_uj[27]
.sym 61333 soc.cpu.decoded_imm_uj[22]
.sym 61334 soc.cpu.decoded_imm_uj[25]
.sym 61335 soc.cpu.decoded_imm_uj[23]
.sym 61364 $auto$alumacc.cc:474:replace_alu$7462.C[17]
.sym 61401 $auto$alumacc.cc:474:replace_alu$7462.C[18]
.sym 61402 $false
.sym 61403 $abc$61454$n6550
.sym 61404 $false
.sym 61405 $auto$alumacc.cc:474:replace_alu$7462.C[17]
.sym 61407 $auto$alumacc.cc:474:replace_alu$7462.C[19]
.sym 61408 $false
.sym 61409 $abc$61454$n6553
.sym 61410 $false
.sym 61411 $auto$alumacc.cc:474:replace_alu$7462.C[18]
.sym 61413 $auto$alumacc.cc:474:replace_alu$7462.C[20]
.sym 61414 $false
.sym 61415 $abc$61454$n6556
.sym 61416 $false
.sym 61417 $auto$alumacc.cc:474:replace_alu$7462.C[19]
.sym 61419 $auto$alumacc.cc:474:replace_alu$7462.C[21]
.sym 61420 $false
.sym 61421 $abc$61454$n6559
.sym 61422 $false
.sym 61423 $auto$alumacc.cc:474:replace_alu$7462.C[20]
.sym 61425 $auto$alumacc.cc:474:replace_alu$7462.C[22]
.sym 61426 $false
.sym 61427 $abc$61454$n6562
.sym 61428 $false
.sym 61429 $auto$alumacc.cc:474:replace_alu$7462.C[21]
.sym 61431 $auto$alumacc.cc:474:replace_alu$7462.C[23]
.sym 61432 $false
.sym 61433 $abc$61454$n6565
.sym 61434 $false
.sym 61435 $auto$alumacc.cc:474:replace_alu$7462.C[22]
.sym 61437 $auto$alumacc.cc:474:replace_alu$7462.C[24]
.sym 61438 $false
.sym 61439 $abc$61454$n6568
.sym 61440 $false
.sym 61441 $auto$alumacc.cc:474:replace_alu$7462.C[23]
.sym 61443 $auto$alumacc.cc:474:replace_alu$7462.C[25]
.sym 61444 $false
.sym 61445 $abc$61454$n6571
.sym 61446 $false
.sym 61447 $auto$alumacc.cc:474:replace_alu$7462.C[24]
.sym 61452 $abc$61454$n5029
.sym 61453 $abc$61454$n5494
.sym 61454 $abc$61454$n5506
.sym 61455 $abc$61454$n5030_1
.sym 61456 soc.cpu.reg_next_pc[27]
.sym 61457 soc.cpu.reg_next_pc[11]
.sym 61458 soc.cpu.reg_next_pc[24]
.sym 61487 $auto$alumacc.cc:474:replace_alu$7462.C[25]
.sym 61524 $auto$alumacc.cc:474:replace_alu$7462.C[26]
.sym 61525 $false
.sym 61526 $abc$61454$n6574
.sym 61527 $false
.sym 61528 $auto$alumacc.cc:474:replace_alu$7462.C[25]
.sym 61530 $auto$alumacc.cc:474:replace_alu$7462.C[27]
.sym 61531 $false
.sym 61532 $abc$61454$n6577
.sym 61533 $false
.sym 61534 $auto$alumacc.cc:474:replace_alu$7462.C[26]
.sym 61536 $auto$alumacc.cc:474:replace_alu$7462.C[28]
.sym 61537 $false
.sym 61538 $abc$61454$n6580
.sym 61539 $false
.sym 61540 $auto$alumacc.cc:474:replace_alu$7462.C[27]
.sym 61542 $auto$alumacc.cc:474:replace_alu$7462.C[29]
.sym 61543 $false
.sym 61544 $abc$61454$n6583
.sym 61545 $false
.sym 61546 $auto$alumacc.cc:474:replace_alu$7462.C[28]
.sym 61548 $auto$alumacc.cc:474:replace_alu$7462.C[30]
.sym 61549 $false
.sym 61550 $abc$61454$n6586
.sym 61551 $false
.sym 61552 $auto$alumacc.cc:474:replace_alu$7462.C[29]
.sym 61554 $auto$alumacc.cc:474:replace_alu$7462.C[31]
.sym 61555 $false
.sym 61556 $abc$61454$n6589
.sym 61557 $false
.sym 61558 $auto$alumacc.cc:474:replace_alu$7462.C[30]
.sym 61561 $false
.sym 61562 $abc$61454$n6592
.sym 61563 $false
.sym 61564 $auto$alumacc.cc:474:replace_alu$7462.C[31]
.sym 61567 $abc$61454$n5402
.sym 61568 $abc$61454$n6689
.sym 61569 $abc$61454$n5380
.sym 61570 $abc$61454$n6592
.sym 61576 $abc$61454$n6544
.sym 61580 soc.cpu.reg_pc[14]
.sym 61648 $abc$61454$n5380
.sym 61649 $abc$61454$n6589
.sym 61650 $abc$61454$n4698_1
.sym 61651 $abc$61454$n6752
.sym 61654 $abc$61454$n5380
.sym 61655 $abc$61454$n6562
.sym 61656 $abc$61454$n4698_1
.sym 61657 $abc$61454$n6743
.sym 61660 $abc$61454$n5380
.sym 61661 $abc$61454$n6586
.sym 61662 $abc$61454$n4698_1
.sym 61663 $abc$61454$n6751
.sym 61666 $abc$61454$n5402
.sym 61667 $abc$61454$n6684
.sym 61668 $abc$61454$n5380
.sym 61669 $abc$61454$n6577
.sym 61672 $abc$61454$n5402
.sym 61673 $abc$61454$n6683
.sym 61674 $abc$61454$n5498
.sym 61675 $false
.sym 61678 $abc$61454$n5402
.sym 61679 $abc$61454$n6687
.sym 61680 $abc$61454$n5514
.sym 61681 $false
.sym 61684 $abc$61454$n5402
.sym 61685 $abc$61454$n6688
.sym 61686 $abc$61454$n5518
.sym 61687 $false
.sym 61690 $abc$61454$n5402
.sym 61691 $abc$61454$n6679
.sym 61692 $abc$61454$n5482
.sym 61693 $false
.sym 61694 $abc$61454$n4593
.sym 61695 clk_16mhz$2$2
.sym 61696 $abc$61454$n17$2
.sym 61697 $abc$61454$n6529
.sym 61698 $abc$61454$n4603
.sym 61699 $abc$61454$n6532
.sym 61700 $abc$61454$n4593
.sym 61701 $abc$61454$n6571
.sym 61703 $abc$61454$n6517
.sym 61704 soc.cpu.mem_do_wdata
.sym 61771 $abc$61454$n5377
.sym 61772 soc.cpu.reg_next_pc[3]
.sym 61773 $abc$61454$n5408
.sym 61774 $false
.sym 61777 $abc$61454$n5377
.sym 61778 soc.cpu.reg_next_pc[9]
.sym 61779 $abc$61454$n5432
.sym 61780 $false
.sym 61783 $abc$61454$n5377
.sym 61784 soc.cpu.reg_next_pc[7]
.sym 61785 $abc$61454$n5424
.sym 61786 $false
.sym 61789 $abc$61454$n5377
.sym 61790 soc.cpu.reg_next_pc[5]
.sym 61791 $abc$61454$n5416
.sym 61792 $false
.sym 61795 $abc$61454$n5377
.sym 61796 soc.cpu.reg_next_pc[13]
.sym 61797 $abc$61454$n5448_1
.sym 61798 $false
.sym 61801 $abc$61454$n6571
.sym 61802 $false
.sym 61803 $false
.sym 61804 $false
.sym 61807 $abc$61454$n6592
.sym 61808 $false
.sym 61809 $false
.sym 61810 $false
.sym 61813 $abc$61454$n6553
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $abc$61454$n4593
.sym 61818 clk_16mhz$2$2
.sym 61819 $abc$61454$n17$2
.sym 61820 $abc$61454$n5456
.sym 61821 $abc$61454$n551
.sym 61822 $abc$61454$n6784_1
.sym 61823 $abc$61454$n5440_1
.sym 61824 $abc$61454$n6798
.sym 61825 $abc$61454$n6788
.sym 61827 $abc$61454$n5444_1
.sym 61894 soc.cpu.reg_out[7]
.sym 61895 soc.cpu.alu_out_q[7]
.sym 61896 soc.cpu.latched_stalu
.sym 61897 $abc$61454$n3955
.sym 61900 soc.cpu.reg_next_pc[1]
.sym 61901 $abc$61454$n5398
.sym 61902 $abc$61454$n3955
.sym 61903 $abc$61454$n5377
.sym 61906 $abc$61454$n5377
.sym 61907 soc.cpu.reg_next_pc[21]
.sym 61908 $abc$61454$n5480
.sym 61909 $false
.sym 61912 soc.cpu.reg_next_pc[12]
.sym 61913 soc.cpu.reg_out[12]
.sym 61914 $abc$61454$n3955
.sym 61915 $false
.sym 61918 soc.cpu.reg_next_pc[12]
.sym 61919 soc.cpu.irq_state[0]
.sym 61920 $abc$61454$n6788
.sym 61921 $abc$61454$n6789
.sym 61924 soc.cpu.reg_out[7]
.sym 61925 soc.cpu.alu_out_q[7]
.sym 61926 soc.cpu.latched_stalu
.sym 61927 $abc$61454$n6744_1
.sym 61930 soc.cpu.reg_out[21]
.sym 61931 soc.cpu.alu_out_q[21]
.sym 61932 soc.cpu.latched_stalu
.sym 61933 $abc$61454$n3955
.sym 61936 $abc$61454$n6583
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$61454$n4593
.sym 61941 clk_16mhz$2$2
.sym 61942 $abc$61454$n17$2
.sym 61943 $abc$61454$n6795
.sym 61944 $abc$61454$n5452
.sym 61945 $abc$61454$n6781_1
.sym 61946 $abc$61454$n5436
.sym 61947 $abc$61454$n6541
.sym 61948 $abc$61454$n6753_1
.sym 61949 $abc$61454$n5404
.sym 61950 soc.cpu.alu_out_q[0]
.sym 62017 soc.cpu.reg_out[13]
.sym 62018 soc.cpu.alu_out_q[13]
.sym 62019 soc.cpu.latched_stalu
.sym 62020 $abc$61454$n3955
.sym 62023 soc.cpu.irq_state[0]
.sym 62024 soc.cpu.reg_next_pc[1]
.sym 62025 $abc$61454$n5398
.sym 62026 $abc$61454$n6744_1
.sym 62029 $abc$61454$n5377
.sym 62030 soc.cpu.reg_next_pc[25]
.sym 62031 $abc$61454$n5496
.sym 62032 $false
.sym 62035 soc.cpu.reg_out[9]
.sym 62036 soc.cpu.alu_out_q[9]
.sym 62037 soc.cpu.latched_stalu
.sym 62038 $abc$61454$n6744_1
.sym 62041 soc.cpu.reg_next_pc[13]
.sym 62042 soc.cpu.irq_state[0]
.sym 62043 $abc$61454$n6792
.sym 62044 $abc$61454$n6793_1
.sym 62047 soc.cpu.reg_out[1]
.sym 62048 soc.cpu.alu_out_q[1]
.sym 62049 soc.cpu.latched_stalu
.sym 62050 $false
.sym 62053 soc.cpu.reg_out[13]
.sym 62054 soc.cpu.alu_out_q[13]
.sym 62055 soc.cpu.latched_stalu
.sym 62056 $abc$61454$n6744_1
.sym 62059 soc.cpu.reg_out[9]
.sym 62060 soc.cpu.alu_out_q[9]
.sym 62061 soc.cpu.latched_stalu
.sym 62062 $abc$61454$n3955
.sym 62066 soc.cpu.next_pc[15]
.sym 62067 soc.cpu.next_pc[14]
.sym 62068 $abc$61454$n5492
.sym 62069 $abc$61454$n6828
.sym 62070 $abc$61454$n6580
.sym 62071 $abc$61454$n4596
.sym 62072 $abc$61454$n6743_1
.sym 62073 soc.cpu.latched_stalu
.sym 62140 soc.cpu.reg_next_pc[24]
.sym 62141 soc.cpu.reg_out[24]
.sym 62142 $abc$61454$n3955
.sym 62143 $false
.sym 62146 soc.cpu.reg_out[25]
.sym 62147 soc.cpu.alu_out_q[25]
.sym 62148 soc.cpu.latched_stalu
.sym 62149 $abc$61454$n6744_1
.sym 62152 soc.cpu.reg_out[30]
.sym 62153 soc.cpu.alu_out_q[30]
.sym 62154 soc.cpu.latched_stalu
.sym 62155 $abc$61454$n6744_1
.sym 62158 soc.cpu.reg_out[30]
.sym 62159 soc.cpu.alu_out_q[30]
.sym 62160 soc.cpu.latched_stalu
.sym 62161 $abc$61454$n3955
.sym 62164 soc.cpu.reg_out[25]
.sym 62165 soc.cpu.alu_out_q[25]
.sym 62166 soc.cpu.latched_stalu
.sym 62167 $abc$61454$n3955
.sym 62170 $abc$61454$n5377
.sym 62171 soc.cpu.reg_next_pc[30]
.sym 62172 $abc$61454$n5516
.sym 62173 $false
.sym 62176 $abc$61454$n4701
.sym 62177 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 62178 soc.cpu.cpu_state[3]
.sym 62179 $false
.sym 62182 soc.cpu.cpu_state[3]
.sym 62183 $abc$61454$n11028
.sym 62184 $abc$61454$n7357
.sym 62185 $false
.sym 62186 $true
.sym 62187 clk_16mhz$2$2
.sym 62188 $abc$61454$n17$2
.sym 62189 $abc$61454$n4016
.sym 62190 soc.cpu.next_pc[10]
.sym 62191 $abc$61454$n545
.sym 62192 $abc$61454$n5504
.sym 62193 soc.cpu.pcpi_insn[28]
.sym 62194 soc.cpu.pcpi_insn[30]
.sym 62195 soc.cpu.pcpi_insn[29]
.sym 62196 soc.cpu.pcpi_insn[31]
.sym 62263 soc.cpu.reg_next_pc[27]
.sym 62264 soc.cpu.reg_out[27]
.sym 62265 $abc$61454$n3955
.sym 62266 $false
.sym 62269 soc.cpu.reg_out[29]
.sym 62270 soc.cpu.alu_out_q[29]
.sym 62271 soc.cpu.latched_stalu
.sym 62272 $abc$61454$n3955
.sym 62275 soc.cpu.reg_next_pc[2]
.sym 62276 soc.cpu.reg_out[2]
.sym 62277 $abc$61454$n3955
.sym 62278 $false
.sym 62281 soc.cpu.reg_out[21]
.sym 62282 soc.cpu.alu_out_q[21]
.sym 62283 soc.cpu.latched_stalu
.sym 62284 $abc$61454$n6744_1
.sym 62287 soc.cpu.reg_out[5]
.sym 62288 soc.cpu.alu_out_q[5]
.sym 62289 soc.cpu.latched_stalu
.sym 62290 $abc$61454$n3955
.sym 62293 soc.cpu.reg_out[5]
.sym 62294 soc.cpu.alu_out_q[5]
.sym 62295 soc.cpu.latched_stalu
.sym 62296 $abc$61454$n6744_1
.sym 62299 soc.cpu.reg_next_pc[5]
.sym 62300 soc.cpu.irq_state[0]
.sym 62301 $abc$61454$n6764
.sym 62302 $abc$61454$n6765
.sym 62305 $abc$61454$n5377
.sym 62306 soc.cpu.reg_next_pc[29]
.sym 62307 $abc$61454$n5512
.sym 62308 $false
.sym 62312 $abc$61454$n4114
.sym 62313 $abc$61454$n6827
.sym 62314 soc.cpu.next_pc[11]
.sym 62315 $abc$61454$n6838_1
.sym 62316 $abc$61454$n6768
.sym 62317 $abc$61454$n5420
.sym 62318 soc.cpu.instr_timer
.sym 62319 soc.cpu.instr_maskirq
.sym 62386 soc.cpu.reg_out[3]
.sym 62387 soc.cpu.alu_out_q[3]
.sym 62388 soc.cpu.latched_stalu
.sym 62389 $abc$61454$n3955
.sym 62392 soc.cpu.reg_next_pc[7]
.sym 62393 soc.cpu.reg_out[7]
.sym 62394 $abc$61454$n3955
.sym 62395 $false
.sym 62398 soc.cpu.reg_next_pc[9]
.sym 62399 soc.cpu.reg_out[9]
.sym 62400 $abc$61454$n3955
.sym 62401 $false
.sym 62404 soc.cpu.reg_next_pc[1]
.sym 62405 soc.cpu.reg_out[1]
.sym 62406 $abc$61454$n3955
.sym 62407 $abc$61454$n3956
.sym 62410 soc.cpu.reg_out[3]
.sym 62411 soc.cpu.alu_out_q[3]
.sym 62412 soc.cpu.latched_stalu
.sym 62413 $abc$61454$n6744_1
.sym 62416 soc.cpu.reg_out[29]
.sym 62417 soc.cpu.alu_out_q[29]
.sym 62418 soc.cpu.latched_stalu
.sym 62419 $abc$61454$n6744_1
.sym 62422 soc.cpu.irq_mask[6]
.sym 62423 soc.cpu.irq_state[1]
.sym 62424 soc.cpu.irq_pending[6]
.sym 62425 $abc$61454$n6768
.sym 62428 soc.cpu.irq_pending[6]
.sym 62429 soc.cpu.irq_mask[6]
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$61454$n4629
.sym 62433 clk_16mhz$2$2
.sym 62434 $abc$61454$n17$2
.sym 62435 $abc$61454$n7212_1
.sym 62436 $abc$61454$n7211
.sym 62437 $abc$61454$n7253
.sym 62438 $abc$61454$n7255
.sym 62439 soc.cpu.reg_out[15]
.sym 62440 soc.cpu.reg_out[10]
.sym 62441 soc.cpu.reg_out[11]
.sym 62442 soc.cpu.reg_out[14]
.sym 62509 soc.cpu.irq_mask[13]
.sym 62510 soc.cpu.irq_state[1]
.sym 62511 soc.cpu.irq_pending[13]
.sym 62512 $false
.sym 62515 soc.cpu.cpu_state[3]
.sym 62516 $abc$61454$n11014
.sym 62517 soc.cpu.cpu_state[1]
.sym 62518 soc.cpu.irq_pending[10]
.sym 62521 soc.cpu.mem_do_rinst
.sym 62522 soc.cpu.mem_do_prefetch
.sym 62523 soc.cpu.mem_la_secondword
.sym 62524 $false
.sym 62527 soc.cpu.irq_mask[27]
.sym 62528 soc.cpu.irq_state[1]
.sym 62529 soc.cpu.irq_pending[27]
.sym 62530 $abc$61454$n6838_1
.sym 62533 $abc$61454$n4827
.sym 62534 $abc$61454$n7105
.sym 62535 $abc$61454$n7110
.sym 62536 $abc$61454$n7117
.sym 62539 $abc$61454$n4827
.sym 62540 $abc$61454$n8253
.sym 62541 $abc$61454$n7167_1
.sym 62542 $abc$61454$n7175
.sym 62545 $abc$61454$n7233_1
.sym 62546 $abc$61454$n7235
.sym 62547 $abc$61454$n7242_1
.sym 62548 $false
.sym 62551 $abc$61454$n7390
.sym 62552 $abc$61454$n7392_1
.sym 62553 $abc$61454$n7399
.sym 62554 $false
.sym 62555 $true
.sym 62556 clk_16mhz$2$2
.sym 62557 $abc$61454$n17$2
.sym 62558 $abc$61454$n7190
.sym 62559 $abc$61454$n7075
.sym 62560 $abc$61454$n7267
.sym 62561 $abc$61454$n8243_1
.sym 62562 $abc$61454$n7189_1
.sym 62563 $abc$61454$n7234_1
.sym 62564 $abc$61454$n7233_1
.sym 62565 soc.cpu.irq_pending[24]
.sym 62632 soc.cpu.irq_pending[24]
.sym 62633 soc.cpu.cpu_state[1]
.sym 62634 $abc$61454$n7360
.sym 62635 $false
.sym 62638 $abc$61454$n7267
.sym 62639 $abc$61454$n7358
.sym 62640 $abc$61454$n4827
.sym 62641 $abc$61454$n7359_1
.sym 62644 soc.cpu.cpu_state[3]
.sym 62645 $abc$61454$n11013
.sym 62646 soc.cpu.cpu_state[1]
.sym 62647 soc.cpu.irq_pending[9]
.sym 62650 soc.cpu.mem_rdata[27]
.sym 62651 $abc$61454$n7270_1
.sym 62652 $false
.sym 62653 $false
.sym 62656 $abc$61454$n7270_1
.sym 62657 soc.cpu.mem_rdata[24]
.sym 62658 $abc$61454$n7268_1
.sym 62659 $false
.sym 62662 $abc$61454$n7267
.sym 62663 $abc$61454$n7268_1
.sym 62664 $abc$61454$n7391
.sym 62665 $abc$61454$n4827
.sym 62668 $abc$61454$n7222_1
.sym 62669 $abc$61454$n7224_1
.sym 62670 $abc$61454$n7231_1
.sym 62671 $false
.sym 62674 $abc$61454$n7189_1
.sym 62675 $abc$61454$n7191_1
.sym 62676 $abc$61454$n7198_1
.sym 62677 $false
.sym 62678 $true
.sym 62679 clk_16mhz$2$2
.sym 62680 $abc$61454$n17$2
.sym 62681 $abc$61454$n7066_1
.sym 62682 $abc$61454$n8244
.sym 62683 $abc$61454$n7177_1
.sym 62684 $abc$61454$n7178
.sym 62685 $abc$61454$n7063_1
.sym 62686 $abc$61454$n7064
.sym 62687 $abc$61454$n7065
.sym 62688 soc.cpu.reg_out[0]
.sym 62755 soc.cpu.irq_mask[0]
.sym 62756 soc.cpu.irq_pending[0]
.sym 62757 $abc$61454$n4105
.sym 62758 $abc$61454$n4106
.sym 62761 $abc$61454$n7067
.sym 62762 soc.cpu.mem_rdata[19]
.sym 62763 $abc$61454$n8244
.sym 62764 $abc$61454$n7109
.sym 62767 $abc$61454$n8037_1
.sym 62768 $abc$61454$n5302_1
.sym 62769 $false
.sym 62770 $false
.sym 62773 soc.cpu.irq_mask[6]
.sym 62774 soc.cpu.irq_pending[6]
.sym 62775 soc.cpu.irq_mask[5]
.sym 62776 soc.cpu.irq_pending[5]
.sym 62779 soc.cpu.irq_mask[27]
.sym 62780 soc.cpu.irq_pending[27]
.sym 62781 soc.cpu.irq_mask[24]
.sym 62782 soc.cpu.irq_pending[24]
.sym 62785 soc.cpu.cpuregs_rs1[4]
.sym 62786 $false
.sym 62787 $false
.sym 62788 $false
.sym 62791 soc.cpu.cpuregs_rs1[13]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62797 soc.cpu.cpuregs_rs1[6]
.sym 62798 $false
.sym 62799 $false
.sym 62800 $false
.sym 62801 $abc$61454$n4635
.sym 62802 clk_16mhz$2$2
.sym 62803 $abc$61454$n17$2
.sym 62804 $abc$61454$n4741
.sym 62805 $abc$61454$n5627
.sym 62806 $abc$61454$n7070
.sym 62807 $abc$61454$n7069_1
.sym 62808 $abc$61454$n7068
.sym 62809 $abc$61454$n8246_1
.sym 62810 $abc$61454$n8245_1
.sym 62811 soc.spimemio.din_rd
.sym 62878 soc.cpu.irq_mask[5]
.sym 62879 soc.cpu.irq_state[1]
.sym 62880 soc.cpu.irq_pending[5]
.sym 62881 $false
.sym 62884 soc.cpu.mem_wordsize[2]
.sym 62885 soc.cpu.reg_op1[0]
.sym 62886 $abc$61454$n8239_1
.sym 62887 $false
.sym 62890 soc.cpu.irq_mask[10]
.sym 62891 soc.cpu.irq_pending[10]
.sym 62892 $false
.sym 62893 $false
.sym 62896 soc.cpu.reg_next_pc[5]
.sym 62897 soc.cpu.reg_out[5]
.sym 62898 $abc$61454$n3955
.sym 62899 $false
.sym 62902 $abc$61454$n8078_1
.sym 62903 soc.cpu.mem_rdata[25]
.sym 62904 soc.cpu.mem_wordsize[0]
.sym 62905 soc.cpu.reg_op1[1]
.sym 62908 soc.cpu.cpu_state[1]
.sym 62909 soc.cpu.irq_state[1]
.sym 62910 resetn$2
.sym 62911 $false
.sym 62914 $abc$61454$n8025
.sym 62915 $abc$61454$n5302_1
.sym 62916 $abc$61454$n8246_1
.sym 62917 $false
.sym 62920 soc.cpu.irq_pending[10]
.sym 62921 soc.cpu.irq_mask[10]
.sym 62922 $false
.sym 62923 $false
.sym 62924 $abc$61454$n4629
.sym 62925 clk_16mhz$2$2
.sym 62926 $abc$61454$n17$2
.sym 62928 $abc$61454$n7067
.sym 62929 $abc$61454$n4082
.sym 62930 $abc$61454$n7379
.sym 62931 $abc$61454$n7380_1
.sym 62932 soc.spimemio.din_tag[1]
.sym 62933 soc.spimemio.din_tag[0]
.sym 62934 soc.spimemio.din_tag[3]
.sym 63001 soc.cpu.irq_mask[4]
.sym 63002 soc.cpu.instr_maskirq
.sym 63003 $abc$61454$n7128_1
.sym 63004 $false
.sym 63007 soc.cpu.cpu_state[3]
.sym 63008 $abc$61454$n11009
.sym 63009 soc.cpu.cpu_state[1]
.sym 63010 soc.cpu.irq_pending[5]
.sym 63019 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 63020 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 63021 soc.cpu.pcpi_div.pcpi_wr
.sym 63022 $abc$61454$n4058
.sym 63025 soc.spimemio.din_tag[0]
.sym 63026 $false
.sym 63027 $false
.sym 63028 $false
.sym 63031 soc.spimemio.din_tag[1]
.sym 63032 $false
.sym 63033 $false
.sym 63034 $false
.sym 63037 soc.spimemio.din_rd
.sym 63038 $false
.sym 63039 $false
.sym 63040 $false
.sym 63043 soc.spimemio.din_tag[3]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$61454$n4764
.sym 63048 clk_16mhz$2$2
.sym 63049 $abc$61454$n15
.sym 63050 $abc$61454$n4775
.sym 63051 $abc$61454$n4786_1
.sym 63053 $abc$61454$n4351
.sym 63054 soc.spimemio.din_data[1]
.sym 63056 soc.spimemio.din_data[3]
.sym 63057 soc.spimemio.din_data[2]
.sym 63124 $abc$61454$n7112
.sym 63125 $abc$61454$n7111
.sym 63126 soc.cpu.cpu_state[2]
.sym 63127 $false
.sym 63130 $abc$61454$n3995
.sym 63131 soc.spimemio.rdata[17]
.sym 63132 $abc$61454$n3900
.sym 63133 $abc$61454$n8007
.sym 63136 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 63137 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 63138 soc.cpu.pcpi_div.pcpi_wr
.sym 63139 $abc$61454$n4058
.sym 63142 soc.cpu.timer[4]
.sym 63143 soc.cpu.instr_timer
.sym 63144 $abc$61454$n7127_1
.sym 63145 $false
.sym 63148 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 63149 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 63150 soc.cpu.pcpi_div.pcpi_wr
.sym 63151 $abc$61454$n4058
.sym 63154 soc.spimemio.valid
.sym 63155 $abc$61454$n3959
.sym 63156 iomem_rdata[17]
.sym 63157 $abc$61454$n3900
.sym 63160 $abc$61454$n7196
.sym 63161 $abc$61454$n7197_1
.sym 63162 $abc$61454$n7192_1
.sym 63163 soc.cpu.cpu_state[2]
.sym 63166 gpio[17]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$61454$n4811
.sym 63171 clk_16mhz$2$2
.sym 63172 $abc$61454$n4813
.sym 63173 $abc$61454$n7213_1
.sym 63174 $abc$61454$n3986
.sym 63175 $abc$61454$n7214
.sym 63176 soc.cpu.mem_rdata[16]
.sym 63177 $abc$61454$n7141
.sym 63178 $abc$61454$n7140
.sym 63179 soc.cpu.timer[0]
.sym 63180 soc.cpu.irq_pending[0]
.sym 63247 $abc$61454$n3898
.sym 63248 soc.simpleuart.cfg_divider[17]
.sym 63249 $abc$61454$n3885
.sym 63250 soc.spimemio.cfgreg_do[17]
.sym 63253 soc.cpu.instr_maskirq
.sym 63254 soc.cpu.irq_mask[6]
.sym 63255 soc.cpu.instr_timer
.sym 63256 soc.cpu.timer[6]
.sym 63259 soc.memory.rdata[17]
.sym 63260 soc.ram_ready
.sym 63261 $abc$61454$n3987
.sym 63262 $abc$61454$n3996
.sym 63265 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 63266 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 63267 soc.cpu.pcpi_div.pcpi_wr
.sym 63268 $abc$61454$n4058
.sym 63271 $abc$61454$n7361
.sym 63272 $abc$61454$n7366
.sym 63273 $abc$61454$n7362_1
.sym 63274 soc.cpu.cpu_state[2]
.sym 63283 soc.cpu.mem_wdata[17]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 soc.cpu.mem_wdata[22]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$61454$n4707
.sym 63294 clk_16mhz$2$2
.sym 63295 $abc$61454$n17$2
.sym 63296 $abc$61454$n4707
.sym 63297 $abc$61454$n5571
.sym 63298 $abc$61454$n7215_1
.sym 63299 $abc$61454$n7219_1
.sym 63300 $abc$61454$n7205
.sym 63301 soc.cpu.timer[3]
.sym 63302 soc.cpu.timer[1]
.sym 63303 soc.cpu.timer[7]
.sym 63370 $abc$61454$n4061
.sym 63371 soc.cpu.cpuregs_rs1[3]
.sym 63372 $abc$61454$n7113_1
.sym 63373 $abc$61454$n7116
.sym 63376 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 63377 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 63378 soc.cpu.pcpi_div.pcpi_wr
.sym 63379 $abc$61454$n4058
.sym 63382 soc.cpu.instr_maskirq
.sym 63383 soc.cpu.irq_mask[27]
.sym 63384 soc.cpu.instr_timer
.sym 63385 soc.cpu.timer[27]
.sym 63388 soc.cpu.instr_maskirq
.sym 63389 soc.cpu.irq_mask[3]
.sym 63390 soc.cpu.instr_timer
.sym 63391 soc.cpu.timer[3]
.sym 63394 $abc$61454$n7397
.sym 63395 $abc$61454$n7398_1
.sym 63396 $abc$61454$n7393
.sym 63397 soc.cpu.cpu_state[2]
.sym 63400 soc.cpu.instr_maskirq
.sym 63401 soc.cpu.irq_mask[15]
.sym 63402 $abc$61454$n4061
.sym 63403 soc.cpu.cpuregs_rs1[15]
.sym 63406 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 63407 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 63408 soc.cpu.pcpi_div.pcpi_wr
.sym 63409 $abc$61454$n4058
.sym 63412 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 63413 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 63414 soc.cpu.pcpi_div.pcpi_wr
.sym 63415 $abc$61454$n4058
.sym 63420 $abc$61454$n7249_1
.sym 63421 $abc$61454$n7248_1
.sym 63422 $abc$61454$n7227_1
.sym 63423 $abc$61454$n7246_1
.sym 63424 $abc$61454$n7247
.sym 63425 soc.cpu.timer[6]
.sym 63493 $false
.sym 63494 soc.cpu.mem_la_firstword_xfer
.sym 63495 soc.cpu.next_pc[2]
.sym 63496 $false
.sym 63499 soc.cpu.reg_op1[2]
.sym 63500 $abc$61454$n7696
.sym 63501 soc.cpu.mem_do_prefetch
.sym 63502 soc.cpu.mem_do_rinst
.sym 63505 soc.cpu.reg_op1[22]
.sym 63506 $abc$61454$n7736
.sym 63507 soc.cpu.mem_do_prefetch
.sym 63508 soc.cpu.mem_do_rinst
.sym 63511 soc.cpu.reg_op1[17]
.sym 63512 $abc$61454$n7726
.sym 63513 soc.cpu.mem_do_prefetch
.sym 63514 soc.cpu.mem_do_rinst
.sym 63517 soc.cpu.reg_op1[7]
.sym 63518 $abc$61454$n7706
.sym 63519 soc.cpu.mem_do_prefetch
.sym 63520 soc.cpu.mem_do_rinst
.sym 63523 soc.cpu.reg_op1[4]
.sym 63524 $abc$61454$n7700
.sym 63525 soc.cpu.mem_do_prefetch
.sym 63526 soc.cpu.mem_do_rinst
.sym 63529 soc.cpu.reg_op1[8]
.sym 63530 $abc$61454$n7708
.sym 63531 soc.cpu.mem_do_prefetch
.sym 63532 soc.cpu.mem_do_rinst
.sym 63535 soc.cpu.reg_op1[24]
.sym 63536 $abc$61454$n7740
.sym 63537 soc.cpu.mem_do_prefetch
.sym 63538 soc.cpu.mem_do_rinst
.sym 63539 $abc$61454$n4568
.sym 63540 clk_16mhz$2$2
.sym 63541 $false
.sym 63542 $abc$61454$n7202
.sym 63543 $abc$61454$n7204_1
.sym 63544 $abc$61454$n7203_1
.sym 63545 soc.cpu.mem_addr[10]
.sym 63546 soc.cpu.mem_addr[18]
.sym 63547 soc.cpu.mem_addr[23]
.sym 63548 soc.cpu.mem_addr[11]
.sym 63549 soc.cpu.mem_addr[19]
.sym 63616 $abc$61454$n4061
.sym 63617 soc.cpu.cpuregs_rs1[13]
.sym 63618 $abc$61454$n7237_1
.sym 63619 $abc$61454$n7238
.sym 63622 soc.cpu.irq_mask[13]
.sym 63623 soc.cpu.instr_maskirq
.sym 63624 $abc$61454$n7239_1
.sym 63625 $false
.sym 63628 soc.cpu.instr_timer
.sym 63629 soc.cpu.timer[13]
.sym 63630 $abc$61454$n7236_1
.sym 63631 soc.cpu.cpu_state[2]
.sym 63634 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 63635 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 63636 soc.cpu.pcpi_div.pcpi_wr
.sym 63637 $abc$61454$n4058
.sym 63640 soc.cpu.mem_wdata[18]
.sym 63641 $false
.sym 63642 $false
.sym 63643 $false
.sym 63646 soc.cpu.mem_wdata[17]
.sym 63647 $false
.sym 63648 $false
.sym 63649 $false
.sym 63652 soc.cpu.mem_wdata[23]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63662 $abc$61454$n4669
.sym 63663 clk_16mhz$2$2
.sym 63664 $abc$61454$n17$2
.sym 63665 $abc$61454$n7431_1
.sym 63666 $abc$61454$n7258_1
.sym 63667 $abc$61454$n7384
.sym 63668 $abc$61454$n7259
.sym 63669 $abc$61454$n5569
.sym 63670 $abc$61454$n7257
.sym 63671 soc.cpu.timer[27]
.sym 63672 soc.cpu.timer[22]
.sym 63739 $abc$61454$n7341_1
.sym 63740 $abc$61454$n7338_1
.sym 63741 $abc$61454$n7339_1
.sym 63742 soc.cpu.cpu_state[2]
.sym 63745 soc.cpu.instr_maskirq
.sym 63746 soc.cpu.irq_mask[22]
.sym 63747 soc.cpu.instr_timer
.sym 63748 soc.cpu.timer[22]
.sym 63751 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 63752 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 63753 soc.cpu.pcpi_div.pcpi_wr
.sym 63754 $abc$61454$n4058
.sym 63763 $abc$61454$n4061
.sym 63764 soc.cpu.cpuregs_rs1[22]
.sym 63765 $abc$61454$n7340_1
.sym 63766 $false
.sym 63769 soc.cpu.timer[21]
.sym 63770 soc.cpu.instr_timer
.sym 63771 $abc$61454$n7328_1
.sym 63772 $abc$61454$n7329_1
.sym 63775 soc.cpu.reg_op1[20]
.sym 63776 $abc$61454$n7732
.sym 63777 soc.cpu.mem_do_prefetch
.sym 63778 soc.cpu.mem_do_rinst
.sym 63781 soc.cpu.reg_op1[21]
.sym 63782 $abc$61454$n7734
.sym 63783 soc.cpu.mem_do_prefetch
.sym 63784 soc.cpu.mem_do_rinst
.sym 63785 $abc$61454$n4568
.sym 63786 clk_16mhz$2$2
.sym 63787 $false
.sym 63788 soc.cpu.timer[17]
.sym 63789 soc.cpu.timer[29]
.sym 63792 soc.cpu.timer[28]
.sym 63868 soc.cpu.timer[18]
.sym 63869 soc.cpu.instr_timer
.sym 63870 $abc$61454$n7295
.sym 63871 $abc$61454$n7296_1
.sym 63874 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 63875 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 63876 soc.cpu.pcpi_div.pcpi_wr
.sym 63877 $abc$61454$n4058
.sym 63880 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 63881 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 63882 soc.cpu.pcpi_div.pcpi_wr
.sym 63883 $abc$61454$n4058
.sym 63886 soc.cpu.pcpi_mul.rd[36]
.sym 63887 soc.cpu.pcpi_mul.rd[4]
.sym 63888 $abc$61454$n4484
.sym 63889 $false
.sym 63898 soc.cpu.pcpi_mul.rd[33]
.sym 63899 soc.cpu.pcpi_mul.rd[1]
.sym 63900 $abc$61454$n4484
.sym 63901 $false
.sym 63904 soc.cpu.pcpi_mul.rd[35]
.sym 63905 soc.cpu.pcpi_mul.rd[3]
.sym 63906 $abc$61454$n4484
.sym 63907 $false
.sym 63908 $abc$61454$n5786
.sym 63909 clk_16mhz$2$2
.sym 63910 $false
.sym 63911 $abc$61454$n11073
.sym 63912 $abc$61454$n10241
.sym 63913 $abc$61454$n11062
.sym 63914 $abc$61454$n11065
.sym 63915 soc.cpu.pcpi_mul.rdx[13]
.sym 63916 soc.cpu.pcpi_mul.rs2[15]
.sym 63917 soc.cpu.pcpi_mul.rs2[14]
.sym 63918 soc.cpu.pcpi_mul.rs2[13]
.sym 63947 $false
.sym 63984 $auto$maccmap.cc:240:synth$11517.C[2]
.sym 63986 $abc$61454$n10241
.sym 63987 $abc$61454$n10243
.sym 63990 $auto$maccmap.cc:240:synth$11517.C[3]
.sym 63991 $false
.sym 63992 $abc$61454$n11073
.sym 63993 $abc$61454$n11062
.sym 63994 $auto$maccmap.cc:240:synth$11517.C[2]
.sym 63996 $auto$maccmap.cc:240:synth$11517.C[4]
.sym 63997 $false
.sym 63998 $abc$61454$n11075
.sym 63999 $abc$61454$n11065
.sym 64000 $auto$maccmap.cc:240:synth$11517.C[3]
.sym 64003 $false
.sym 64004 $false
.sym 64005 $abc$61454$n11068
.sym 64006 $auto$maccmap.cc:240:synth$11517.C[4]
.sym 64015 $abc$61454$n10241
.sym 64016 $abc$61454$n10243
.sym 64017 $false
.sym 64018 $false
.sym 64027 $false
.sym 64028 $abc$61454$n11221
.sym 64029 $false
.sym 64030 $false
.sym 64031 resetn$2
.sym 64032 clk_16mhz$2$2
.sym 64033 soc.cpu.pcpi_mul.mul_waiting$2
.sym 64035 soc.cpu.pcpi_mul.rd[54]
.sym 64036 soc.cpu.pcpi_mul.rd[55]
.sym 64037 soc.cpu.pcpi_mul.rdx[56]
.sym 64039 soc.cpu.pcpi_mul.rd[53]
.sym 64108 soc.cpu.pcpi_mul.rd[53]
.sym 64109 soc.cpu.pcpi_mul.rd[21]
.sym 64110 $abc$61454$n4484
.sym 64111 $false
.sym 64114 soc.cpu.pcpi_mul.rd[54]
.sym 64115 soc.cpu.pcpi_mul.rd[22]
.sym 64116 $abc$61454$n4484
.sym 64117 $false
.sym 64126 soc.cpu.pcpi_mul.rd[56]
.sym 64127 soc.cpu.pcpi_mul.rd[24]
.sym 64128 $abc$61454$n4484
.sym 64129 $false
.sym 64138 soc.cpu.pcpi_mul.rd[55]
.sym 64139 soc.cpu.pcpi_mul.rd[23]
.sym 64140 $abc$61454$n4484
.sym 64141 $false
.sym 64144 soc.cpu.pcpi_mul.rd[46]
.sym 64145 soc.cpu.pcpi_mul.rd[14]
.sym 64146 $abc$61454$n4484
.sym 64147 $false
.sym 64154 $abc$61454$n5786
.sym 64155 clk_16mhz$2$2
.sym 64156 $false
.sym 64157 $abc$61454$n11138
.sym 64158 $abc$61454$n11131
.sym 64159 $abc$61454$n10213
.sym 64160 $abc$61454$n11125
.sym 64161 soc.cpu.pcpi_mul.rs2[56]
.sym 64162 soc.cpu.pcpi_mul.rdx[53]
.sym 64163 soc.cpu.pcpi_mul.rdx[22]
.sym 64164 soc.cpu.pcpi_mul.rdx[55]
.sym 64231 soc.cpu.pcpi_mul.rs2[56]
.sym 64232 soc.cpu.pcpi_mul.rs1[0]
.sym 64233 soc.cpu.pcpi_mul.rd[56]
.sym 64234 soc.cpu.pcpi_mul.rdx[56]
.sym 64237 soc.cpu.pcpi_mul.rd[56]
.sym 64238 soc.cpu.pcpi_mul.rdx[56]
.sym 64239 soc.cpu.pcpi_mul.rs1[0]
.sym 64240 soc.cpu.pcpi_mul.rs2[56]
.sym 64243 soc.cpu.pcpi_mul.rs2[22]
.sym 64244 soc.cpu.pcpi_mul.rs1[0]
.sym 64245 soc.cpu.pcpi_mul.rd[22]
.sym 64246 soc.cpu.pcpi_mul.rdx[22]
.sym 64249 soc.cpu.pcpi_mul.rd[22]
.sym 64250 soc.cpu.pcpi_mul.rdx[22]
.sym 64251 soc.cpu.pcpi_mul.rs1[0]
.sym 64252 soc.cpu.pcpi_mul.rs2[22]
.sym 64255 $false
.sym 64256 $abc$61454$n11177
.sym 64257 $false
.sym 64258 $false
.sym 64261 $abc$61454$n10233
.sym 64262 $abc$61454$n10235
.sym 64263 $false
.sym 64264 $false
.sym 64277 resetn$2
.sym 64278 clk_16mhz$2$2
.sym 64279 soc.cpu.pcpi_mul.mul_waiting$2
.sym 64280 $abc$61454$n11326
.sym 64281 $abc$61454$n11334
.sym 64282 $abc$61454$n11329
.sym 64283 $abc$61454$n11336
.sym 64284 soc.cpu.pcpi_mul.rdx[34]
.sym 64285 soc.cpu.pcpi_mul.rs2[35]
.sym 64286 soc.cpu.pcpi_mul.rs2[34]
.sym 64287 soc.cpu.pcpi_mul.rdx[35]
.sym 64354 soc.cpu.pcpi_mul.rd[33]
.sym 64355 soc.cpu.pcpi_mul.rdx[33]
.sym 64356 soc.cpu.pcpi_mul.rs1[0]
.sym 64357 soc.cpu.pcpi_mul.rs2[33]
.sym 64360 soc.cpu.pcpi_mul.rs2[39]
.sym 64361 soc.cpu.pcpi_mul.rs1[0]
.sym 64362 soc.cpu.pcpi_mul.rd[39]
.sym 64363 soc.cpu.pcpi_mul.rdx[39]
.sym 64366 soc.cpu.pcpi_mul.rs2[33]
.sym 64367 soc.cpu.pcpi_mul.rs1[0]
.sym 64368 soc.cpu.pcpi_mul.rd[33]
.sym 64369 soc.cpu.pcpi_mul.rdx[33]
.sym 64372 soc.cpu.pcpi_mul.rd[39]
.sym 64373 soc.cpu.pcpi_mul.rdx[39]
.sym 64374 soc.cpu.pcpi_mul.rs1[0]
.sym 64375 soc.cpu.pcpi_mul.rs2[39]
.sym 64378 $false
.sym 64379 $false
.sym 64380 $false
.sym 64381 $false
.sym 64384 soc.cpu.reg_op2[31]
.sym 64385 soc.cpu.pcpi_mul.instr_mulh
.sym 64386 soc.cpu.pcpi_mul.rs2[35]
.sym 64387 soc.cpu.pcpi_mul.mul_waiting$2
.sym 64390 soc.cpu.reg_op2[31]
.sym 64391 soc.cpu.pcpi_mul.instr_mulh
.sym 64392 soc.cpu.pcpi_mul.rs2[32]
.sym 64393 soc.cpu.pcpi_mul.mul_waiting$2
.sym 64396 $false
.sym 64397 $false
.sym 64398 $false
.sym 64399 $false
.sym 64400 resetn$2
.sym 64401 clk_16mhz$2$2
.sym 64402 $false
.sym 64404 soc.cpu.pcpi_mul.rd[34]
.sym 64405 soc.cpu.pcpi_mul.rd[35]
.sym 64406 soc.cpu.pcpi_mul.rdx[36]
.sym 64489 soc.cpu.pcpi_mul.rd[36]
.sym 64490 soc.cpu.pcpi_mul.rdx[36]
.sym 64491 soc.cpu.pcpi_mul.rs1[0]
.sym 64492 soc.cpu.pcpi_mul.rs2[36]
.sym 64507 soc.cpu.pcpi_mul.rs2[36]
.sym 64508 soc.cpu.pcpi_mul.rs1[0]
.sym 64509 soc.cpu.pcpi_mul.rd[36]
.sym 64510 soc.cpu.pcpi_mul.rdx[36]
.sym 64513 $false
.sym 64514 $abc$61454$n11375
.sym 64515 $false
.sym 64516 $false
.sym 64523 resetn$2
.sym 64524 clk_16mhz$2$2
.sym 64525 soc.cpu.pcpi_mul.mul_waiting$2
.sym 64599 $abc$61454$n4575
.sym 64625 $abc$61454$n17
.sym 64749 flash_io2_di
.sym 64753 soc.cpu.instr_sra
.sym 64754 soc.cpu.instr_srl
.sym 64755 soc.cpu.instr_sll
.sym 64756 soc.cpu.instr_or
.sym 64757 soc.cpu.instr_ori
.sym 64758 soc.cpu.instr_sub
.sym 64759 soc.cpu.instr_addi
.sym 64760 soc.cpu.instr_add
.sym 64869 soc.cpu.mem_rdata_q[14]
.sym 64870 $abc$61454$n5068
.sym 64871 soc.cpu.mem_rdata_q[12]
.sym 64872 soc.cpu.mem_rdata_q[13]
.sym 64881 soc.cpu.mem_rdata_q[14]
.sym 64882 soc.cpu.is_alu_reg_imm
.sym 64883 soc.cpu.mem_rdata_q[12]
.sym 64884 soc.cpu.mem_rdata_q[13]
.sym 64887 soc.cpu.mem_rdata_q[14]
.sym 64888 soc.cpu.mem_rdata_q[12]
.sym 64889 $abc$61454$n5068
.sym 64890 soc.cpu.mem_rdata_q[13]
.sym 64905 soc.cpu.mem_rdata_q[14]
.sym 64906 soc.cpu.mem_rdata_q[12]
.sym 64907 soc.cpu.is_alu_reg_imm
.sym 64908 soc.cpu.mem_rdata_q[13]
.sym 64909 $abc$61454$n4576
.sym 64910 clk_16mhz$2$2
.sym 64911 $abc$61454$n17$2
.sym 64912 $abc$61454$n4050
.sym 64913 $abc$61454$n4056
.sym 64914 $abc$61454$n5053
.sym 64915 $abc$61454$n4055
.sym 64916 $abc$61454$n6331_1
.sym 64917 $abc$61454$n4052
.sym 64918 $abc$61454$n4049
.sym 64919 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 64986 soc.cpu.instr_slti
.sym 64987 soc.cpu.instr_sltiu
.sym 64988 $abc$61454$n4054
.sym 64989 $abc$61454$n4055
.sym 64992 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 64993 soc.cpu.instr_sltu
.sym 64994 soc.cpu.instr_slti
.sym 64995 soc.cpu.instr_sltiu
.sym 64998 soc.cpu.reg_op1[13]
.sym 64999 $abc$61454$n8692
.sym 65000 $abc$61454$n5778
.sym 65001 $false
.sym 65004 soc.cpu.instr_sltu
.sym 65005 soc.cpu.instr_beq
.sym 65006 soc.cpu.instr_waitirq
.sym 65007 soc.cpu.instr_and
.sym 65010 $abc$61454$n4049
.sym 65011 $abc$61454$n4053
.sym 65012 $abc$61454$n4056
.sym 65013 $abc$61454$n4057
.sym 65016 soc.cpu.instr_slt
.sym 65017 $abc$61454$n5349
.sym 65018 $abc$61454$n4575$2
.sym 65019 $false
.sym 65032 $true
.sym 65033 clk_16mhz$2$2
.sym 65034 $abc$61454$n17$2
.sym 65036 soc.cpu.instr_lbu
.sym 65037 soc.cpu.instr_lh
.sym 65042 soc.cpu.instr_lw
.sym 65109 soc.cpu.reg_op1[27]
.sym 65110 $abc$61454$n8706
.sym 65111 $abc$61454$n5778
.sym 65112 $false
.sym 65115 soc.cpu.instr_and
.sym 65116 soc.cpu.instr_andi
.sym 65117 $false
.sym 65118 $false
.sym 65127 soc.cpu.instr_xor
.sym 65128 soc.cpu.instr_xori
.sym 65129 $false
.sym 65130 $false
.sym 65133 $abc$61454$n5068
.sym 65134 soc.cpu.mem_rdata_q[14]
.sym 65135 soc.cpu.mem_rdata_q[12]
.sym 65136 soc.cpu.mem_rdata_q[13]
.sym 65139 soc.cpu.is_alu_reg_imm
.sym 65140 soc.cpu.mem_rdata_q[14]
.sym 65141 soc.cpu.mem_rdata_q[12]
.sym 65142 soc.cpu.mem_rdata_q[13]
.sym 65145 soc.cpu.mem_rdata_q[12]
.sym 65146 soc.cpu.mem_rdata_q[13]
.sym 65147 soc.cpu.is_alu_reg_imm
.sym 65148 soc.cpu.mem_rdata_q[14]
.sym 65151 soc.cpu.mem_rdata_q[12]
.sym 65152 soc.cpu.mem_rdata_q[13]
.sym 65153 $abc$61454$n5068
.sym 65154 soc.cpu.mem_rdata_q[14]
.sym 65155 $abc$61454$n4576
.sym 65156 clk_16mhz$2$2
.sym 65157 $abc$61454$n17$2
.sym 65158 $abc$61454$n5006
.sym 65159 $abc$61454$n6355
.sym 65161 $abc$61454$n4063
.sym 65162 soc.cpu.instr_sw
.sym 65163 soc.cpu.instr_lb
.sym 65164 soc.cpu.instr_srli
.sym 65165 soc.cpu.instr_srai
.sym 65238 $abc$61454$n1171
.sym 65239 soc.cpu.instr_srli
.sym 65240 soc.cpu.instr_slli
.sym 65241 $abc$61454$n4065
.sym 65244 $abc$61454$n5402
.sym 65245 $abc$61454$n6664
.sym 65246 $abc$61454$n5380
.sym 65247 $abc$61454$n6517
.sym 65250 soc.cpu.instr_srai
.sym 65251 soc.cpu.instr_andi
.sym 65252 $abc$61454$n4063
.sym 65253 $false
.sym 65256 $abc$61454$n4048
.sym 65257 $abc$61454$n4058
.sym 65258 $abc$61454$n4062
.sym 65259 $abc$61454$n4064
.sym 65262 $abc$61454$n5402
.sym 65263 $abc$61454$n6665
.sym 65264 $abc$61454$n5380
.sym 65265 $abc$61454$n6520
.sym 65268 $abc$61454$n4698_1
.sym 65269 $abc$61454$n6729
.sym 65270 $abc$61454$n5426
.sym 65271 $false
.sym 65274 $abc$61454$n4698_1
.sym 65275 $abc$61454$n6728
.sym 65276 $abc$61454$n5422
.sym 65277 $false
.sym 65278 $abc$61454$n4593
.sym 65279 clk_16mhz$2$2
.sym 65280 $abc$61454$n17$2
.sym 65281 $abc$61454$n5693
.sym 65282 $abc$61454$n5031_1
.sym 65283 $abc$61454$n5032
.sym 65284 $abc$61454$n4051
.sym 65285 soc.cpu.instr_sh
.sym 65286 soc.cpu.instr_sb
.sym 65287 soc.cpu.is_slli_srli_srai
.sym 65288 soc.cpu.instr_slli
.sym 65355 $abc$61454$n5402
.sym 65356 $abc$61454$n6672
.sym 65357 $abc$61454$n5380
.sym 65358 $abc$61454$n6541
.sym 65361 $abc$61454$n5033_1
.sym 65362 soc.cpu.is_alu_reg_reg
.sym 65363 $false
.sym 65364 $false
.sym 65367 $abc$61454$n5377
.sym 65368 soc.cpu.reg_next_pc[12]
.sym 65369 $abc$61454$n5444_1
.sym 65370 $false
.sym 65373 $abc$61454$n5402
.sym 65374 $abc$61454$n6669
.sym 65375 $abc$61454$n5380
.sym 65376 $abc$61454$n6532
.sym 65379 $abc$61454$n5402
.sym 65380 $abc$61454$n6668
.sym 65381 $abc$61454$n5380
.sym 65382 $abc$61454$n6529
.sym 65385 $abc$61454$n5029
.sym 65386 soc.cpu.is_alu_reg_reg
.sym 65387 $false
.sym 65388 $false
.sym 65391 $abc$61454$n5377
.sym 65392 soc.cpu.reg_next_pc[2]
.sym 65393 $abc$61454$n5404
.sym 65394 $false
.sym 65397 soc.cpu.mem_rdata_q[13]
.sym 65398 soc.cpu.mem_rdata_q[12]
.sym 65399 soc.cpu.is_alu_reg_imm
.sym 65400 soc.cpu.instr_jalr
.sym 65401 $abc$61454$n4575$2
.sym 65402 clk_16mhz$2$2
.sym 65403 $false
.sym 65404 $abc$61454$n5003
.sym 65405 $abc$61454$n5002
.sym 65406 $abc$61454$n5004
.sym 65407 $abc$61454$n4236
.sym 65408 $abc$61454$n4234
.sym 65409 $abc$61454$n4231
.sym 65410 soc.cpu.mem_wordsize[2]
.sym 65411 soc.cpu.mem_wordsize[0]
.sym 65478 $abc$61454$n5402
.sym 65479 $abc$61454$n6681
.sym 65480 $abc$61454$n5380
.sym 65481 $abc$61454$n6568
.sym 65484 $abc$61454$n5402
.sym 65485 $abc$61454$n6680
.sym 65486 $abc$61454$n5380
.sym 65487 $abc$61454$n6565
.sym 65490 $abc$61454$n6483
.sym 65491 $false
.sym 65492 $false
.sym 65493 $false
.sym 65496 $abc$61454$n6483
.sym 65497 $false
.sym 65498 $false
.sym 65499 $false
.sym 65502 $abc$61454$n6483
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 $abc$61454$n6483
.sym 65509 $false
.sym 65510 $false
.sym 65511 $false
.sym 65514 $abc$61454$n6483
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 $abc$61454$n6483
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$61454$n4573
.sym 65525 clk_16mhz$2$2
.sym 65526 $false
.sym 65530 $abc$61454$n4232
.sym 65531 $abc$61454$n7128
.sym 65607 soc.cpu.mem_rdata_q[29]
.sym 65608 soc.cpu.mem_rdata_q[31]
.sym 65609 $abc$61454$n5030_1
.sym 65610 soc.cpu.mem_rdata_q[30]
.sym 65613 $abc$61454$n5402
.sym 65614 $abc$61454$n6682
.sym 65615 $abc$61454$n5380
.sym 65616 $abc$61454$n6571
.sym 65619 $abc$61454$n5402
.sym 65620 $abc$61454$n6685
.sym 65621 $abc$61454$n5380
.sym 65622 $abc$61454$n6580
.sym 65625 soc.cpu.mem_rdata_q[28]
.sym 65626 soc.cpu.mem_rdata_q[26]
.sym 65627 soc.cpu.mem_rdata_q[25]
.sym 65628 soc.cpu.mem_rdata_q[27]
.sym 65631 $abc$61454$n4698_1
.sym 65632 $abc$61454$n6749
.sym 65633 $abc$61454$n5506
.sym 65634 $false
.sym 65637 $abc$61454$n4698_1
.sym 65638 $abc$61454$n6733
.sym 65639 $abc$61454$n5442_1
.sym 65640 $false
.sym 65643 $abc$61454$n4698_1
.sym 65644 $abc$61454$n6746
.sym 65645 $abc$61454$n5494
.sym 65646 $false
.sym 65647 $abc$61454$n4593
.sym 65648 clk_16mhz$2$2
.sym 65649 $abc$61454$n17$2
.sym 65651 $abc$61454$n5005
.sym 65653 $abc$61454$n4224
.sym 65655 $abc$61454$n6332_1
.sym 65736 $abc$61454$n5377
.sym 65737 soc.cpu.reg_next_pc[15]
.sym 65738 $abc$61454$n5456
.sym 65739 $false
.sym 65760 $abc$61454$n6541
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65770 $abc$61454$n4593
.sym 65771 clk_16mhz$2$2
.sym 65772 $abc$61454$n17$2
.sym 65773 $abc$61454$n4235
.sym 65775 $abc$61454$n4605
.sym 65776 $abc$61454$n7127
.sym 65777 soc.cpu.mem_do_rdata
.sym 65847 $abc$61454$n5377
.sym 65848 soc.cpu.reg_next_pc[10]
.sym 65849 $abc$61454$n5436
.sym 65850 $false
.sym 65853 $abc$61454$n7128
.sym 65854 $abc$61454$n4601
.sym 65855 $false
.sym 65856 $false
.sym 65859 $abc$61454$n5377
.sym 65860 soc.cpu.reg_next_pc[11]
.sym 65861 $abc$61454$n5440_1
.sym 65862 $false
.sym 65865 soc.cpu.cpu_state[1]
.sym 65866 resetn$2
.sym 65867 $false
.sym 65868 $false
.sym 65871 $abc$61454$n5377
.sym 65872 soc.cpu.reg_next_pc[24]
.sym 65873 $abc$61454$n5492
.sym 65874 $false
.sym 65883 $abc$61454$n5377
.sym 65884 soc.cpu.reg_next_pc[6]
.sym 65885 $abc$61454$n5420
.sym 65886 $false
.sym 65889 $abc$61454$n7128
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$61454$n4603
.sym 65894 clk_16mhz$2$2
.sym 65895 $abc$61454$n17$2
.sym 65896 $abc$61454$n6486_1
.sym 65897 $abc$61454$n6487_1
.sym 65898 $abc$61454$n6482_1
.sym 65900 $abc$61454$n4641
.sym 65901 $abc$61454$n456
.sym 65903 soc.cpu.alu_out_q[7]
.sym 65970 soc.cpu.reg_out[15]
.sym 65971 soc.cpu.alu_out_q[15]
.sym 65972 soc.cpu.latched_stalu
.sym 65973 $abc$61454$n3955
.sym 65976 soc.cpu.mem_addr[19]
.sym 65977 $false
.sym 65978 $false
.sym 65979 $false
.sym 65982 soc.cpu.reg_out[11]
.sym 65983 soc.cpu.alu_out_q[11]
.sym 65984 soc.cpu.latched_stalu
.sym 65985 $abc$61454$n6744_1
.sym 65988 soc.cpu.reg_out[11]
.sym 65989 soc.cpu.alu_out_q[11]
.sym 65990 soc.cpu.latched_stalu
.sym 65991 $abc$61454$n3955
.sym 65994 soc.cpu.reg_out[15]
.sym 65995 soc.cpu.alu_out_q[15]
.sym 65996 soc.cpu.latched_stalu
.sym 65997 $abc$61454$n6744_1
.sym 66000 soc.cpu.reg_out[12]
.sym 66001 soc.cpu.alu_out_q[12]
.sym 66002 soc.cpu.latched_stalu
.sym 66003 $abc$61454$n6744_1
.sym 66012 soc.cpu.reg_out[12]
.sym 66013 soc.cpu.alu_out_q[12]
.sym 66014 soc.cpu.latched_stalu
.sym 66015 $abc$61454$n3955
.sym 66019 $abc$61454$n6397
.sym 66021 $abc$61454$n6398
.sym 66022 $abc$61454$n6394
.sym 66023 soc.cpu.alu_out_q[2]
.sym 66093 soc.cpu.reg_out[14]
.sym 66094 soc.cpu.alu_out_q[14]
.sym 66095 soc.cpu.latched_stalu
.sym 66096 $abc$61454$n6744_1
.sym 66099 soc.cpu.reg_out[14]
.sym 66100 soc.cpu.alu_out_q[14]
.sym 66101 soc.cpu.latched_stalu
.sym 66102 $abc$61454$n3955
.sym 66105 soc.cpu.reg_out[10]
.sym 66106 soc.cpu.alu_out_q[10]
.sym 66107 soc.cpu.latched_stalu
.sym 66108 $abc$61454$n6744_1
.sym 66111 soc.cpu.reg_out[10]
.sym 66112 soc.cpu.alu_out_q[10]
.sym 66113 soc.cpu.latched_stalu
.sym 66114 $abc$61454$n3955
.sym 66117 $abc$61454$n5377
.sym 66118 soc.cpu.reg_next_pc[14]
.sym 66119 $abc$61454$n5452
.sym 66120 $false
.sym 66123 soc.cpu.reg_out[2]
.sym 66124 soc.cpu.alu_out_q[2]
.sym 66125 soc.cpu.latched_stalu
.sym 66126 $abc$61454$n6744_1
.sym 66129 soc.cpu.reg_out[2]
.sym 66130 soc.cpu.alu_out_q[2]
.sym 66131 soc.cpu.latched_stalu
.sym 66132 $abc$61454$n3955
.sym 66135 $abc$61454$n4701
.sym 66136 soc.cpu.is_compare
.sym 66137 $abc$61454$n6296_1
.sym 66138 $false
.sym 66139 $true
.sym 66140 clk_16mhz$2$2
.sym 66141 $false
.sym 66142 $abc$61454$n4230
.sym 66144 $abc$61454$n4590
.sym 66145 $abc$61454$n4228
.sym 66147 $abc$61454$n4229
.sym 66148 soc.cpu.latched_is_lu
.sym 66149 soc.cpu.latched_is_lh
.sym 66216 soc.cpu.reg_next_pc[15]
.sym 66217 soc.cpu.reg_out[15]
.sym 66218 $abc$61454$n3955
.sym 66219 $false
.sym 66222 soc.cpu.reg_next_pc[14]
.sym 66223 soc.cpu.reg_out[14]
.sym 66224 $abc$61454$n3955
.sym 66225 $false
.sym 66228 soc.cpu.reg_out[24]
.sym 66229 soc.cpu.alu_out_q[24]
.sym 66230 soc.cpu.latched_stalu
.sym 66231 $abc$61454$n3955
.sym 66234 soc.cpu.reg_out[24]
.sym 66235 soc.cpu.alu_out_q[24]
.sym 66236 soc.cpu.latched_stalu
.sym 66237 $abc$61454$n6744_1
.sym 66240 $abc$61454$n5377
.sym 66241 soc.cpu.reg_next_pc[27]
.sym 66242 $abc$61454$n5504
.sym 66243 $false
.sym 66246 $abc$61454$n4593
.sym 66247 soc.cpu.cpu_state[3]
.sym 66248 $false
.sym 66249 $false
.sym 66252 soc.cpu.reg_out[0]
.sym 66253 soc.cpu.alu_out_q[0]
.sym 66254 soc.cpu.latched_stalu
.sym 66255 $abc$61454$n6744_1
.sym 66258 soc.cpu.latched_stalu
.sym 66259 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 66260 soc.cpu.cpu_state[3]
.sym 66261 $false
.sym 66262 $abc$61454$n4596
.sym 66263 clk_16mhz$2$2
.sym 66264 $abc$61454$n17$2
.sym 66268 $abc$61454$n4015
.sym 66269 soc.cpu.pcpi_insn[26]
.sym 66272 soc.cpu.pcpi_insn[27]
.sym 66339 soc.cpu.pcpi_insn[28]
.sym 66340 soc.cpu.pcpi_insn[29]
.sym 66341 soc.cpu.pcpi_insn[30]
.sym 66342 soc.cpu.pcpi_insn[31]
.sym 66345 soc.cpu.reg_next_pc[10]
.sym 66346 soc.cpu.reg_out[10]
.sym 66347 $abc$61454$n3955
.sym 66348 $false
.sym 66351 soc.cpu.mem_addr[23]
.sym 66352 $false
.sym 66353 $false
.sym 66354 $false
.sym 66357 soc.cpu.reg_out[27]
.sym 66358 soc.cpu.alu_out_q[27]
.sym 66359 soc.cpu.latched_stalu
.sym 66360 $abc$61454$n3955
.sym 66363 soc.cpu.mem_rdata_q[28]
.sym 66364 $false
.sym 66365 $false
.sym 66366 $false
.sym 66369 soc.cpu.mem_rdata_q[30]
.sym 66370 $false
.sym 66371 $false
.sym 66372 $false
.sym 66375 soc.cpu.mem_rdata_q[29]
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 soc.cpu.mem_rdata_q[31]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$61454$n4575$2
.sym 66386 clk_16mhz$2$2
.sym 66387 $false
.sym 66389 $abc$61454$n4373
.sym 66390 $abc$61454$n4380
.sym 66391 $abc$61454$n4559_1
.sym 66393 $abc$61454$n4374
.sym 66394 $abc$61454$n4558
.sym 66395 soc.cpu.mem_16bit_buffer[10]
.sym 66462 soc.cpu.mem_rdata_q[12]
.sym 66463 $abc$61454$n4115
.sym 66464 $abc$61454$n3954
.sym 66465 soc.cpu.mem_xfer
.sym 66468 soc.cpu.irq_mask[24]
.sym 66469 soc.cpu.irq_state[1]
.sym 66470 soc.cpu.irq_pending[24]
.sym 66471 $abc$61454$n6828
.sym 66474 soc.cpu.reg_next_pc[11]
.sym 66475 soc.cpu.reg_out[11]
.sym 66476 $abc$61454$n3955
.sym 66477 $false
.sym 66480 soc.cpu.reg_out[27]
.sym 66481 soc.cpu.alu_out_q[27]
.sym 66482 soc.cpu.latched_stalu
.sym 66483 $abc$61454$n6744_1
.sym 66486 soc.cpu.reg_out[6]
.sym 66487 soc.cpu.alu_out_q[6]
.sym 66488 soc.cpu.latched_stalu
.sym 66489 $abc$61454$n6744_1
.sym 66492 soc.cpu.reg_out[6]
.sym 66493 soc.cpu.alu_out_q[6]
.sym 66494 soc.cpu.latched_stalu
.sym 66495 $abc$61454$n3955
.sym 66498 soc.cpu.mem_rdata_q[26]
.sym 66499 $abc$61454$n5036_1
.sym 66500 soc.cpu.mem_rdata_q[27]
.sym 66501 $false
.sym 66504 soc.cpu.mem_rdata_q[27]
.sym 66505 soc.cpu.mem_rdata_q[26]
.sym 66506 $abc$61454$n5036_1
.sym 66507 $false
.sym 66508 $abc$61454$n4575$2
.sym 66509 clk_16mhz$2$2
.sym 66510 $false
.sym 66511 $abc$61454$n4227
.sym 66512 $abc$61454$n7245_1
.sym 66513 $abc$61454$n7201_1
.sym 66514 $abc$61454$n7268_1
.sym 66515 $abc$61454$n7256_1
.sym 66516 $abc$61454$n7244
.sym 66517 $abc$61454$n7200_1
.sym 66518 $abc$61454$n7179_1
.sym 66585 $abc$61454$n5303_1
.sym 66586 $abc$61454$n4363
.sym 66587 soc.cpu.mem_rdata[27]
.sym 66588 $abc$61454$n5312
.sym 66591 $abc$61454$n7212_1
.sym 66592 $abc$61454$n8253
.sym 66593 $abc$61454$n7179_1
.sym 66594 $abc$61454$n4827
.sym 66597 soc.cpu.cpu_state[3]
.sym 66598 $abc$61454$n11018
.sym 66599 soc.cpu.cpu_state[1]
.sym 66600 soc.cpu.irq_pending[14]
.sym 66603 $abc$61454$n7256_1
.sym 66604 $abc$61454$n8253
.sym 66605 $abc$61454$n7179_1
.sym 66606 $abc$61454$n4827
.sym 66609 $abc$61454$n7255
.sym 66610 $abc$61454$n7257
.sym 66611 $abc$61454$n7264_1
.sym 66612 $false
.sym 66615 $abc$61454$n7200_1
.sym 66616 $abc$61454$n7202
.sym 66617 $abc$61454$n7209_1
.sym 66618 $false
.sym 66621 $abc$61454$n7211
.sym 66622 $abc$61454$n7213_1
.sym 66623 $abc$61454$n7220
.sym 66624 $false
.sym 66627 $abc$61454$n7244
.sym 66628 $abc$61454$n7246_1
.sym 66629 $abc$61454$n7253
.sym 66630 $false
.sym 66631 $true
.sym 66632 clk_16mhz$2$2
.sym 66633 $abc$61454$n17$2
.sym 66634 $abc$61454$n4827
.sym 66635 $abc$61454$n7223
.sym 66636 $abc$61454$n4091
.sym 66637 $abc$61454$n8241
.sym 66638 $abc$61454$n7222_1
.sym 66639 $abc$61454$n7270_1
.sym 66640 soc.cpu.irq_pending[9]
.sym 66708 $abc$61454$n5303_1
.sym 66709 $abc$61454$n8078_1
.sym 66710 soc.cpu.mem_rdata[25]
.sym 66711 $abc$61454$n5312
.sym 66714 soc.cpu.cpu_state[3]
.sym 66715 $abc$61454$n11004
.sym 66716 soc.cpu.cpu_state[1]
.sym 66717 soc.cpu.irq_pending[0]
.sym 66720 $abc$61454$n8253
.sym 66721 $abc$61454$n7179_1
.sym 66722 $false
.sym 66723 $false
.sym 66726 $abc$61454$n4363
.sym 66727 soc.cpu.mem_rdata[27]
.sym 66728 soc.cpu.mem_wordsize[0]
.sym 66729 soc.cpu.reg_op1[1]
.sym 66732 $abc$61454$n7190
.sym 66733 $abc$61454$n8253
.sym 66734 $abc$61454$n7179_1
.sym 66735 $abc$61454$n4827
.sym 66738 $abc$61454$n5303_1
.sym 66739 $abc$61454$n4336
.sym 66740 soc.cpu.mem_rdata[29]
.sym 66741 $abc$61454$n5312
.sym 66744 $abc$61454$n7234_1
.sym 66745 $abc$61454$n8253
.sym 66746 $abc$61454$n7179_1
.sym 66747 $abc$61454$n4827
.sym 66750 soc.cpu.irq_pending[24]
.sym 66751 soc.cpu.irq_mask[24]
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$61454$n4629
.sym 66755 clk_16mhz$2$2
.sym 66756 $abc$61454$n17$2
.sym 66757 soc.spimemio.valid
.sym 66758 $abc$61454$n7135
.sym 66759 $abc$61454$n8248_1
.sym 66760 $abc$61454$n7166
.sym 66761 $abc$61454$n8252_1
.sym 66762 $abc$61454$n8253
.sym 66763 $abc$61454$n8249_1
.sym 66764 $abc$61454$n4036
.sym 66831 $abc$61454$n7067
.sym 66832 soc.cpu.mem_rdata[16]
.sym 66833 $false
.sym 66834 $false
.sym 66837 soc.cpu.mem_wordsize[2]
.sym 66838 soc.cpu.reg_op1[0]
.sym 66839 $abc$61454$n8243_1
.sym 66840 $false
.sym 66843 $abc$61454$n7178
.sym 66844 $abc$61454$n8253
.sym 66845 $abc$61454$n7179_1
.sym 66846 $abc$61454$n4827
.sym 66849 $abc$61454$n5303_1
.sym 66850 $abc$61454$n4440
.sym 66851 soc.cpu.mem_rdata[24]
.sym 66852 $abc$61454$n5312
.sym 66855 soc.cpu.mem_wordsize[0]
.sym 66856 $abc$61454$n7064
.sym 66857 soc.cpu.mem_wordsize[2]
.sym 66858 $abc$61454$n7065
.sym 66861 $abc$61454$n4440
.sym 66862 soc.cpu.mem_rdata[24]
.sym 66863 soc.cpu.reg_op1[1]
.sym 66864 soc.cpu.reg_op1[0]
.sym 66867 $abc$61454$n5302_1
.sym 66868 $abc$61454$n8004
.sym 66869 $abc$61454$n7066_1
.sym 66870 $false
.sym 66873 $abc$61454$n4827
.sym 66874 $abc$61454$n7063_1
.sym 66875 $abc$61454$n7068
.sym 66876 $abc$61454$n7075
.sym 66877 $true
.sym 66878 clk_16mhz$2$2
.sym 66879 $abc$61454$n17$2
.sym 66880 $abc$61454$n5800
.sym 66881 $abc$61454$n4300
.sym 66882 $abc$61454$n8242_1
.sym 66883 soc.spimemio.state[11]
.sym 66884 soc.spimemio.state[6]
.sym 66885 soc.spimemio.state[5]
.sym 66886 soc.spimemio.state[12]
.sym 66954 $abc$61454$n4295
.sym 66955 soc.spimemio.state[1]
.sym 66956 $abc$61454$n4265
.sym 66957 $false
.sym 66960 soc.cpu.irq_mask[0]
.sym 66961 soc.cpu.irq_state[1]
.sym 66962 soc.cpu.cpu_state[1]
.sym 66963 $false
.sym 66966 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 66967 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 66968 soc.cpu.pcpi_div.pcpi_wr
.sym 66969 $abc$61454$n4058
.sym 66972 soc.cpu.timer[0]
.sym 66973 soc.cpu.instr_timer
.sym 66974 $abc$61454$n7070
.sym 66975 $abc$61454$n7071
.sym 66978 soc.cpu.instr_maskirq
.sym 66979 soc.cpu.irq_mask[0]
.sym 66980 $abc$61454$n7069_1
.sym 66981 soc.cpu.cpu_state[2]
.sym 66984 soc.cpu.mem_wordsize[2]
.sym 66985 soc.cpu.reg_op1[0]
.sym 66986 $abc$61454$n8245_1
.sym 66987 $false
.sym 66990 $abc$61454$n4115
.sym 66991 soc.cpu.mem_rdata[28]
.sym 66992 soc.cpu.mem_wordsize[0]
.sym 66993 soc.cpu.reg_op1[1]
.sym 66996 $abc$61454$n8139
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$61454$n4741
.sym 67001 clk_16mhz$2$2
.sym 67002 $abc$61454$n1271
.sym 67003 $abc$61454$n4910
.sym 67004 $abc$61454$n4915_1
.sym 67005 $abc$61454$n4923
.sym 67006 $abc$61454$n4920
.sym 67007 soc.spimemio.xfer.xfer_tag_q[3]
.sym 67008 soc.spimemio.state[8]
.sym 67009 soc.spimemio.xfer.xfer_tag_q[1]
.sym 67010 soc.spimemio.xfer.xfer_tag_q[0]
.sym 67083 soc.cpu.reg_op1[0]
.sym 67084 soc.cpu.mem_wordsize[0]
.sym 67085 soc.cpu.mem_wordsize[2]
.sym 67086 soc.cpu.reg_op1[1]
.sym 67089 soc.cpu.irq_mask[14]
.sym 67090 soc.cpu.irq_pending[14]
.sym 67091 $false
.sym 67092 $false
.sym 67095 $abc$61454$n7267
.sym 67096 $abc$61454$n7268_1
.sym 67097 $abc$61454$n7380_1
.sym 67098 $abc$61454$n4827
.sym 67101 soc.cpu.mem_rdata[26]
.sym 67102 $abc$61454$n7270_1
.sym 67103 $false
.sym 67104 $false
.sym 67107 soc.spimemio.din_tag[1]
.sym 67108 $abc$61454$n4797_1
.sym 67109 soc.spimemio.state[5]
.sym 67110 soc.spimemio.state[11]
.sym 67113 soc.spimemio.din_tag[0]
.sym 67114 $abc$61454$n4797_1
.sym 67115 soc.spimemio.state[8]
.sym 67116 soc.spimemio.state[11]
.sym 67119 $abc$61454$n4797_1
.sym 67120 soc.spimemio.din_tag[3]
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$61454$n4742
.sym 67124 clk_16mhz$2$2
.sym 67125 $abc$61454$n1271
.sym 67127 $abc$61454$n4783_1
.sym 67128 $abc$61454$n4776_1
.sym 67129 $abc$61454$n7197_1
.sym 67130 $abc$61454$n4780
.sym 67131 $abc$61454$n4781
.sym 67132 soc.cpu.irq_mask[9]
.sym 67133 soc.cpu.irq_mask[10]
.sym 67200 soc.spimemio.config_cont
.sym 67201 $abc$61454$n8116
.sym 67202 $abc$61454$n4295
.sym 67203 soc.spimemio.state[1]
.sym 67206 soc.spimemio.config_cont
.sym 67207 soc.spimemio.cfgreg_do[17]
.sym 67208 $abc$61454$n4295
.sym 67209 soc.spimemio.state[1]
.sym 67218 soc.memory.rdata[14]
.sym 67219 soc.ram_ready
.sym 67220 $false
.sym 67221 $false
.sym 67224 soc.cpu.mem_addr[17]
.sym 67225 $abc$61454$n4607_1
.sym 67226 $abc$61454$n4786_1
.sym 67227 $abc$61454$n4787
.sym 67236 soc.cpu.mem_addr[19]
.sym 67237 $abc$61454$n4607_1
.sym 67238 $abc$61454$n4775
.sym 67239 $abc$61454$n4776_1
.sym 67242 $abc$61454$n4780
.sym 67243 $abc$61454$n4781
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$61454$n4744
.sym 67247 clk_16mhz$2$2
.sym 67248 $false
.sym 67249 $abc$61454$n7145_1
.sym 67250 $abc$61454$n7139
.sym 67251 $abc$61454$n5786
.sym 67252 $abc$61454$n8051_1
.sym 67253 $abc$61454$n4350
.sym 67254 soc.cpu.irq_pending[20]
.sym 67255 soc.cpu.irq_pending[14]
.sym 67323 $abc$61454$n7215_1
.sym 67324 $abc$61454$n7214
.sym 67325 soc.cpu.cpu_state[2]
.sym 67326 $false
.sym 67329 soc.memory.rdata[16]
.sym 67330 soc.ram_ready
.sym 67331 $abc$61454$n3987
.sym 67332 $abc$61454$n3988
.sym 67335 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 67336 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 67337 soc.cpu.pcpi_div.pcpi_wr
.sym 67338 $abc$61454$n4058
.sym 67341 $abc$61454$n3986
.sym 67342 soc.spimemio.rdata[16]
.sym 67343 $abc$61454$n3900
.sym 67344 $abc$61454$n8005
.sym 67347 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 67348 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 67349 soc.cpu.pcpi_div.pcpi_wr
.sym 67350 $abc$61454$n4058
.sym 67353 $abc$61454$n4061
.sym 67354 soc.cpu.cpuregs_rs1[5]
.sym 67355 $abc$61454$n7141
.sym 67356 $false
.sym 67359 $abc$61454$n5558
.sym 67360 $abc$61454$n5018
.sym 67361 soc.cpu.cpuregs_rs1[0]
.sym 67362 $abc$61454$n5569
.sym 67365 soc.cpu.irq_pending[0]
.sym 67366 $abc$61454$n5616
.sym 67367 $abc$61454$n5627
.sym 67368 $false
.sym 67369 $true
.sym 67370 clk_16mhz$2$2
.sym 67371 $abc$61454$n17$2
.sym 67372 $abc$61454$n7318_1
.sym 67373 soc.memory.wen[2]
.sym 67375 $abc$61454$n7366
.sym 67376 $abc$61454$n6294_1
.sym 67377 soc.cpu.mem_wdata[17]
.sym 67379 soc.cpu.mem_wdata[31]
.sym 67446 $abc$61454$n3885
.sym 67447 soc.cpu.mem_wstrb[2]
.sym 67448 resetn$2
.sym 67449 $false
.sym 67452 $abc$61454$n5558
.sym 67453 soc.cpu.timer[0]
.sym 67454 soc.cpu.timer[1]
.sym 67455 $false
.sym 67458 $abc$61454$n4061
.sym 67459 soc.cpu.cpuregs_rs1[11]
.sym 67460 $abc$61454$n7216_1
.sym 67461 $abc$61454$n7219_1
.sym 67464 soc.cpu.instr_maskirq
.sym 67465 soc.cpu.irq_mask[11]
.sym 67466 soc.cpu.instr_timer
.sym 67467 soc.cpu.timer[11]
.sym 67470 soc.cpu.instr_maskirq
.sym 67471 soc.cpu.irq_mask[10]
.sym 67472 $abc$61454$n4061
.sym 67473 soc.cpu.cpuregs_rs1[10]
.sym 67476 $abc$61454$n5558
.sym 67477 $abc$61454$n5022
.sym 67478 soc.cpu.cpuregs_rs1[3]
.sym 67479 $abc$61454$n5569
.sym 67482 soc.cpu.cpuregs_rs1[1]
.sym 67483 $abc$61454$n5571
.sym 67484 $abc$61454$n5569
.sym 67485 $false
.sym 67488 $abc$61454$n5558
.sym 67489 $abc$61454$n5028
.sym 67490 soc.cpu.cpuregs_rs1[7]
.sym 67491 $abc$61454$n5569
.sym 67492 $true
.sym 67493 clk_16mhz$2$2
.sym 67494 $abc$61454$n17$2
.sym 67496 soc.cpu.irq_pending[5]
.sym 67501 soc.cpu.irq_pending[30]
.sym 67575 soc.cpu.instr_maskirq
.sym 67576 soc.cpu.irq_mask[14]
.sym 67577 $abc$61454$n4061
.sym 67578 soc.cpu.cpuregs_rs1[14]
.sym 67581 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 67582 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 67583 soc.cpu.pcpi_div.pcpi_wr
.sym 67584 $abc$61454$n4058
.sym 67587 soc.cpu.instr_timer
.sym 67588 soc.cpu.timer[12]
.sym 67589 $abc$61454$n4061
.sym 67590 soc.cpu.cpuregs_rs1[12]
.sym 67593 $abc$61454$n7250
.sym 67594 $abc$61454$n7247
.sym 67595 soc.cpu.cpu_state[2]
.sym 67596 $false
.sym 67599 soc.cpu.timer[14]
.sym 67600 soc.cpu.instr_timer
.sym 67601 $abc$61454$n7248_1
.sym 67602 $abc$61454$n7249_1
.sym 67605 $abc$61454$n5558
.sym 67606 $abc$61454$n5027
.sym 67607 soc.cpu.cpuregs_rs1[6]
.sym 67608 $abc$61454$n5569
.sym 67615 $true
.sym 67616 clk_16mhz$2$2
.sym 67617 $abc$61454$n17$2
.sym 67618 soc.cpu.timer[13]
.sym 67619 soc.cpu.timer[20]
.sym 67620 soc.cpu.timer[19]
.sym 67621 soc.cpu.timer[12]
.sym 67622 soc.cpu.timer[16]
.sym 67623 soc.cpu.timer[8]
.sym 67624 soc.cpu.timer[2]
.sym 67625 soc.cpu.timer[10]
.sym 67692 $abc$61454$n7206_1
.sym 67693 $abc$61454$n7203_1
.sym 67694 soc.cpu.cpu_state[2]
.sym 67695 $false
.sym 67698 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 67699 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 67700 soc.cpu.pcpi_div.pcpi_wr
.sym 67701 $abc$61454$n4058
.sym 67704 soc.cpu.timer[10]
.sym 67705 soc.cpu.instr_timer
.sym 67706 $abc$61454$n7204_1
.sym 67707 $abc$61454$n7205
.sym 67710 soc.cpu.reg_op1[10]
.sym 67711 $abc$61454$n7712
.sym 67712 soc.cpu.mem_do_prefetch
.sym 67713 soc.cpu.mem_do_rinst
.sym 67716 soc.cpu.reg_op1[18]
.sym 67717 $abc$61454$n7728
.sym 67718 soc.cpu.mem_do_prefetch
.sym 67719 soc.cpu.mem_do_rinst
.sym 67722 soc.cpu.reg_op1[23]
.sym 67723 $abc$61454$n7738
.sym 67724 soc.cpu.mem_do_prefetch
.sym 67725 soc.cpu.mem_do_rinst
.sym 67728 soc.cpu.reg_op1[11]
.sym 67729 $abc$61454$n7714
.sym 67730 soc.cpu.mem_do_prefetch
.sym 67731 soc.cpu.mem_do_rinst
.sym 67734 soc.cpu.reg_op1[19]
.sym 67735 $abc$61454$n7730
.sym 67736 soc.cpu.mem_do_prefetch
.sym 67737 soc.cpu.mem_do_rinst
.sym 67738 $abc$61454$n4568
.sym 67739 clk_16mhz$2$2
.sym 67740 $false
.sym 67741 soc.cpu.timer[31]
.sym 67742 soc.cpu.timer[15]
.sym 67743 soc.cpu.timer[25]
.sym 67744 soc.cpu.timer[23]
.sym 67745 soc.cpu.timer[21]
.sym 67746 soc.cpu.timer[11]
.sym 67747 soc.cpu.timer[24]
.sym 67748 soc.cpu.timer[30]
.sym 67815 soc.cpu.instr_maskirq
.sym 67816 soc.cpu.irq_mask[30]
.sym 67817 soc.cpu.instr_timer
.sym 67818 soc.cpu.timer[30]
.sym 67821 soc.cpu.timer[15]
.sym 67822 soc.cpu.instr_timer
.sym 67823 $abc$61454$n7259
.sym 67824 $abc$61454$n7260_1
.sym 67827 soc.cpu.instr_maskirq
.sym 67828 soc.cpu.irq_mask[26]
.sym 67829 soc.cpu.instr_timer
.sym 67830 soc.cpu.timer[26]
.sym 67833 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 67834 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 67835 soc.cpu.pcpi_div.pcpi_wr
.sym 67836 $abc$61454$n4058
.sym 67839 soc.cpu.instr_timer
.sym 67840 soc.cpu.cpu_state[2]
.sym 67841 $false
.sym 67842 $false
.sym 67845 $abc$61454$n7261
.sym 67846 $abc$61454$n7258_1
.sym 67847 soc.cpu.cpu_state[2]
.sym 67848 $false
.sym 67851 $abc$61454$n5558
.sym 67852 $abc$61454$n5058
.sym 67853 soc.cpu.cpuregs_rs1[27]
.sym 67854 $abc$61454$n5569
.sym 67857 $abc$61454$n5558
.sym 67858 $abc$61454$n5051
.sym 67859 soc.cpu.cpuregs_rs1[22]
.sym 67860 $abc$61454$n5569
.sym 67861 $true
.sym 67862 clk_16mhz$2$2
.sym 67863 $abc$61454$n17$2
.sym 67864 $abc$61454$n5048
.sym 67865 $abc$61454$n5045
.sym 67868 $abc$61454$n5624
.sym 67869 soc.cpu.timer[18]
.sym 67871 soc.cpu.pcpi_timeout
.sym 67938 $abc$61454$n5558
.sym 67939 $abc$61454$n5043
.sym 67940 soc.cpu.cpuregs_rs1[17]
.sym 67941 $abc$61454$n5569
.sym 67944 $abc$61454$n5558
.sym 67945 $abc$61454$n5061
.sym 67946 soc.cpu.cpuregs_rs1[29]
.sym 67947 $abc$61454$n5569
.sym 67962 $abc$61454$n5558
.sym 67963 $abc$61454$n5060
.sym 67964 soc.cpu.cpuregs_rs1[28]
.sym 67965 $abc$61454$n5569
.sym 67984 $true
.sym 67985 clk_16mhz$2$2
.sym 67986 $abc$61454$n17$2
.sym 67992 $abc$61454$n4753
.sym 67994 soc.cpu.pcpi_mul.rdx[14]
.sym 68061 soc.cpu.pcpi_mul.rs2[14]
.sym 68062 soc.cpu.pcpi_mul.rs1[0]
.sym 68063 soc.cpu.pcpi_mul.rd[14]
.sym 68064 soc.cpu.pcpi_mul.rdx[14]
.sym 68067 soc.cpu.pcpi_mul.rs2[13]
.sym 68068 soc.cpu.pcpi_mul.rs1[0]
.sym 68069 soc.cpu.pcpi_mul.rd[13]
.sym 68070 soc.cpu.pcpi_mul.rdx[13]
.sym 68073 soc.cpu.pcpi_mul.rd[13]
.sym 68074 soc.cpu.pcpi_mul.rdx[13]
.sym 68075 soc.cpu.pcpi_mul.rs1[0]
.sym 68076 soc.cpu.pcpi_mul.rs2[13]
.sym 68079 soc.cpu.pcpi_mul.rd[14]
.sym 68080 soc.cpu.pcpi_mul.rdx[14]
.sym 68081 soc.cpu.pcpi_mul.rs1[0]
.sym 68082 soc.cpu.pcpi_mul.rs2[14]
.sym 68085 $false
.sym 68086 $false
.sym 68087 $false
.sym 68088 $false
.sym 68091 soc.cpu.pcpi_mul.rs2[14]
.sym 68092 soc.cpu.reg_op2[15]
.sym 68093 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68094 $false
.sym 68097 soc.cpu.pcpi_mul.rs2[13]
.sym 68098 soc.cpu.reg_op2[14]
.sym 68099 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68100 $false
.sym 68103 soc.cpu.pcpi_mul.rs2[12]
.sym 68104 soc.cpu.reg_op2[13]
.sym 68105 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68106 $false
.sym 68107 resetn$2
.sym 68108 clk_16mhz$2$2
.sym 68109 $false
.sym 68110 $abc$61454$n11136
.sym 68112 $abc$61454$n11128
.sym 68116 soc.cpu.pcpi_mul.rdx[54]
.sym 68146 $false
.sym 68183 $auto$maccmap.cc:240:synth$11429.C[2]
.sym 68185 $abc$61454$n10213
.sym 68186 $abc$61454$n10215
.sym 68189 $auto$maccmap.cc:240:synth$11429.C[3]
.sym 68190 $false
.sym 68191 $abc$61454$n11136
.sym 68192 $abc$61454$n11125
.sym 68193 $auto$maccmap.cc:240:synth$11429.C[2]
.sym 68195 $auto$maccmap.cc:240:synth$11429.C[4]
.sym 68196 $false
.sym 68197 $abc$61454$n11138
.sym 68198 $abc$61454$n11128
.sym 68199 $auto$maccmap.cc:240:synth$11429.C[3]
.sym 68202 $false
.sym 68203 $false
.sym 68204 $abc$61454$n11131
.sym 68205 $auto$maccmap.cc:240:synth$11429.C[4]
.sym 68214 $abc$61454$n10213
.sym 68215 $abc$61454$n10215
.sym 68216 $false
.sym 68217 $false
.sym 68230 resetn$2
.sym 68231 clk_16mhz$2$2
.sym 68232 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68236 soc.cpu.pcpi_mul.rs2[55]
.sym 68238 soc.cpu.pcpi_mul.rs2[54]
.sym 68307 soc.cpu.pcpi_mul.rs2[55]
.sym 68308 soc.cpu.pcpi_mul.rs1[0]
.sym 68309 soc.cpu.pcpi_mul.rd[55]
.sym 68310 soc.cpu.pcpi_mul.rdx[55]
.sym 68313 soc.cpu.pcpi_mul.rd[55]
.sym 68314 soc.cpu.pcpi_mul.rdx[55]
.sym 68315 soc.cpu.pcpi_mul.rs1[0]
.sym 68316 soc.cpu.pcpi_mul.rs2[55]
.sym 68319 soc.cpu.pcpi_mul.rs2[53]
.sym 68320 soc.cpu.pcpi_mul.rs1[0]
.sym 68321 soc.cpu.pcpi_mul.rd[53]
.sym 68322 soc.cpu.pcpi_mul.rdx[53]
.sym 68325 soc.cpu.pcpi_mul.rd[53]
.sym 68326 soc.cpu.pcpi_mul.rdx[53]
.sym 68327 soc.cpu.pcpi_mul.rs1[0]
.sym 68328 soc.cpu.pcpi_mul.rs2[53]
.sym 68331 soc.cpu.reg_op2[31]
.sym 68332 soc.cpu.pcpi_mul.instr_mulh
.sym 68333 soc.cpu.pcpi_mul.rs2[55]
.sym 68334 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68337 $false
.sym 68338 $false
.sym 68339 $false
.sym 68340 $false
.sym 68343 $false
.sym 68344 $false
.sym 68345 $false
.sym 68346 $false
.sym 68349 $false
.sym 68350 $false
.sym 68351 $false
.sym 68352 $false
.sym 68353 resetn$2
.sym 68354 clk_16mhz$2$2
.sym 68355 $false
.sym 68430 soc.cpu.pcpi_mul.rd[34]
.sym 68431 soc.cpu.pcpi_mul.rdx[34]
.sym 68432 soc.cpu.pcpi_mul.rs1[0]
.sym 68433 soc.cpu.pcpi_mul.rs2[34]
.sym 68436 soc.cpu.pcpi_mul.rs2[34]
.sym 68437 soc.cpu.pcpi_mul.rs1[0]
.sym 68438 soc.cpu.pcpi_mul.rd[34]
.sym 68439 soc.cpu.pcpi_mul.rdx[34]
.sym 68442 soc.cpu.pcpi_mul.rd[35]
.sym 68443 soc.cpu.pcpi_mul.rdx[35]
.sym 68444 soc.cpu.pcpi_mul.rs1[0]
.sym 68445 soc.cpu.pcpi_mul.rs2[35]
.sym 68448 soc.cpu.pcpi_mul.rs2[35]
.sym 68449 soc.cpu.pcpi_mul.rs1[0]
.sym 68450 soc.cpu.pcpi_mul.rd[35]
.sym 68451 soc.cpu.pcpi_mul.rdx[35]
.sym 68454 $false
.sym 68455 $false
.sym 68456 $false
.sym 68457 $false
.sym 68460 soc.cpu.reg_op2[31]
.sym 68461 soc.cpu.pcpi_mul.instr_mulh
.sym 68462 soc.cpu.pcpi_mul.rs2[34]
.sym 68463 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68466 soc.cpu.reg_op2[31]
.sym 68467 soc.cpu.pcpi_mul.instr_mulh
.sym 68468 soc.cpu.pcpi_mul.rs2[33]
.sym 68469 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68472 $false
.sym 68473 $false
.sym 68474 $false
.sym 68475 $false
.sym 68476 resetn$2
.sym 68477 clk_16mhz$2$2
.sym 68478 $false
.sym 68484 $abc$61454$n8967
.sym 68485 soc.cpu.pcpi_mul.mul_counter[5]
.sym 68515 $false
.sym 68552 $auto$maccmap.cc:240:synth$11464.C[2]
.sym 68554 $abc$61454$n10233
.sym 68555 $abc$61454$n10235
.sym 68558 $auto$maccmap.cc:240:synth$11464.C[3]
.sym 68559 $false
.sym 68560 $abc$61454$n11334
.sym 68561 $abc$61454$n11323
.sym 68562 $auto$maccmap.cc:240:synth$11464.C[2]
.sym 68564 $auto$maccmap.cc:240:synth$11464.C[4]
.sym 68565 $false
.sym 68566 $abc$61454$n11336
.sym 68567 $abc$61454$n11326
.sym 68568 $auto$maccmap.cc:240:synth$11464.C[3]
.sym 68571 $false
.sym 68572 $false
.sym 68573 $abc$61454$n11329
.sym 68574 $auto$maccmap.cc:240:synth$11464.C[4]
.sym 68599 resetn$2
.sym 68600 clk_16mhz$2$2
.sym 68601 soc.cpu.pcpi_mul.mul_waiting$2
.sym 68646 clk_16mhz$2
.sym 68676 $abc$61454$n17
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68777 resetn$2
.sym 68778 $false
.sym 68779 $false
.sym 68780 $false
.sym 68835 $abc$61454$n5798_1
.sym 68836 $abc$61454$n5786_1
.sym 68940 soc.cpu.mem_rdata_q[13]
.sym 68941 soc.cpu.mem_rdata_q[14]
.sym 68942 soc.cpu.mem_rdata_q[12]
.sym 68943 $abc$61454$n5071
.sym 68946 soc.cpu.mem_rdata_q[13]
.sym 68947 soc.cpu.mem_rdata_q[14]
.sym 68948 soc.cpu.mem_rdata_q[12]
.sym 68949 $abc$61454$n5068
.sym 68952 $abc$61454$n5068
.sym 68953 $abc$61454$n5053
.sym 68954 $false
.sym 68955 $false
.sym 68958 soc.cpu.mem_rdata_q[12]
.sym 68959 soc.cpu.mem_rdata_q[14]
.sym 68960 $abc$61454$n5068
.sym 68961 soc.cpu.mem_rdata_q[13]
.sym 68964 soc.cpu.mem_rdata_q[12]
.sym 68965 soc.cpu.mem_rdata_q[14]
.sym 68966 soc.cpu.is_alu_reg_imm
.sym 68967 soc.cpu.mem_rdata_q[13]
.sym 68970 soc.cpu.mem_rdata_q[14]
.sym 68971 soc.cpu.mem_rdata_q[12]
.sym 68972 soc.cpu.mem_rdata_q[13]
.sym 68973 $abc$61454$n5071
.sym 68976 soc.cpu.mem_rdata_q[14]
.sym 68977 soc.cpu.mem_rdata_q[12]
.sym 68978 soc.cpu.mem_rdata_q[13]
.sym 68979 soc.cpu.is_alu_reg_imm
.sym 68982 soc.cpu.mem_rdata_q[14]
.sym 68983 soc.cpu.mem_rdata_q[12]
.sym 68984 soc.cpu.mem_rdata_q[13]
.sym 68985 $abc$61454$n5068
.sym 68986 $abc$61454$n4576
.sym 68987 clk_16mhz$2$2
.sym 68988 $abc$61454$n17$2
.sym 68989 $abc$61454$n4724
.sym 68990 $abc$61454$n4721
.sym 68991 $abc$61454$n4725
.sym 68992 $abc$61454$n4722
.sym 68993 $abc$61454$n6472
.sym 68994 $abc$61454$n6471
.sym 68996 $abc$61454$n4727
.sym 69063 soc.cpu.instr_slt
.sym 69064 soc.cpu.instr_lw
.sym 69065 soc.cpu.instr_lbu
.sym 69066 soc.cpu.instr_blt
.sym 69069 soc.cpu.instr_or
.sym 69070 soc.cpu.instr_sra
.sym 69071 soc.cpu.instr_srl
.sym 69072 soc.cpu.instr_sll
.sym 69075 soc.cpu.mem_rdata_q[14]
.sym 69076 soc.cpu.mem_rdata_q[13]
.sym 69077 soc.cpu.mem_rdata_q[12]
.sym 69078 $false
.sym 69081 soc.cpu.instr_jalr
.sym 69082 soc.cpu.instr_lhu
.sym 69083 soc.cpu.instr_addi
.sym 69084 soc.cpu.instr_lh
.sym 69087 soc.cpu.instr_or
.sym 69088 soc.cpu.instr_ori
.sym 69089 $false
.sym 69090 $false
.sym 69093 soc.cpu.instr_add
.sym 69094 soc.cpu.instr_sub
.sym 69095 $false
.sym 69096 $false
.sym 69099 $abc$61454$n4050
.sym 69100 $abc$61454$n4051
.sym 69101 $abc$61454$n4052
.sym 69102 $false
.sym 69105 $abc$61454$n1171
.sym 69106 soc.cpu.instr_jalr
.sym 69107 soc.cpu.instr_addi
.sym 69108 $abc$61454$n4052
.sym 69109 $true
.sym 69110 clk_16mhz$2$2
.sym 69111 $abc$61454$n4575
.sym 69113 $abc$61454$n5810
.sym 69116 $abc$61454$n5792_1
.sym 69118 soc.cpu.is_lbu_lhu_lw
.sym 69192 soc.cpu.mem_rdata_q[12]
.sym 69193 soc.cpu.mem_rdata_q[13]
.sym 69194 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69195 soc.cpu.mem_rdata_q[14]
.sym 69198 $abc$61454$n5053
.sym 69199 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69200 $false
.sym 69201 $false
.sym 69228 soc.cpu.mem_rdata_q[14]
.sym 69229 soc.cpu.mem_rdata_q[12]
.sym 69230 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69231 soc.cpu.mem_rdata_q[13]
.sym 69232 $abc$61454$n4575$2
.sym 69233 clk_16mhz$2$2
.sym 69234 $false
.sym 69236 $abc$61454$n4737
.sym 69237 $abc$61454$n4723
.sym 69238 $abc$61454$n6691
.sym 69239 $abc$61454$n6632
.sym 69240 $abc$61454$n6631
.sym 69241 $abc$61454$n6692
.sym 69242 $abc$61454$n5828
.sym 69309 soc.cpu.instr_lbu
.sym 69310 soc.cpu.instr_lhu
.sym 69311 soc.cpu.instr_lh
.sym 69312 soc.cpu.instr_lb
.sym 69315 soc.cpu.instr_srai
.sym 69316 soc.cpu.instr_sra
.sym 69317 soc.cpu.reg_op1[31]
.sym 69318 $false
.sym 69327 soc.cpu.instr_ori
.sym 69328 soc.cpu.instr_sw
.sym 69329 soc.cpu.instr_lb
.sym 69330 soc.cpu.instr_bltu
.sym 69333 soc.cpu.mem_rdata_q[14]
.sym 69334 soc.cpu.mem_rdata_q[12]
.sym 69335 soc.cpu.is_sb_sh_sw
.sym 69336 soc.cpu.mem_rdata_q[13]
.sym 69339 soc.cpu.mem_rdata_q[14]
.sym 69340 soc.cpu.mem_rdata_q[12]
.sym 69341 soc.cpu.mem_rdata_q[13]
.sym 69342 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69345 soc.cpu.mem_rdata_q[13]
.sym 69346 soc.cpu.mem_rdata_q[14]
.sym 69347 soc.cpu.mem_rdata_q[12]
.sym 69348 $abc$61454$n5032
.sym 69351 $abc$61454$n5693
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 $abc$61454$n4575$2
.sym 69356 clk_16mhz$2$2
.sym 69357 $false
.sym 69358 $abc$61454$n4703_1
.sym 69359 $abc$61454$n4733
.sym 69360 $abc$61454$n4717_1
.sym 69361 $abc$61454$n4715_1
.sym 69362 $abc$61454$n4704
.sym 69363 $abc$61454$n5777
.sym 69364 $abc$61454$n4736
.sym 69365 $abc$61454$n6573
.sym 69432 $abc$61454$n5029
.sym 69433 $abc$61454$n5031_1
.sym 69434 $false
.sym 69435 $false
.sym 69438 soc.cpu.mem_rdata_q[13]
.sym 69439 soc.cpu.mem_rdata_q[14]
.sym 69440 soc.cpu.mem_rdata_q[12]
.sym 69441 soc.cpu.is_alu_reg_imm
.sym 69444 $abc$61454$n5033_1
.sym 69445 soc.cpu.is_alu_reg_imm
.sym 69446 $false
.sym 69447 $false
.sym 69450 soc.cpu.instr_sh
.sym 69451 soc.cpu.instr_sb
.sym 69452 $false
.sym 69453 $false
.sym 69456 $abc$61454$n5053
.sym 69457 soc.cpu.is_sb_sh_sw
.sym 69458 $false
.sym 69459 $false
.sym 69462 soc.cpu.mem_rdata_q[14]
.sym 69463 soc.cpu.mem_rdata_q[12]
.sym 69464 soc.cpu.mem_rdata_q[13]
.sym 69465 soc.cpu.is_sb_sh_sw
.sym 69468 soc.cpu.mem_rdata_q[13]
.sym 69469 soc.cpu.mem_rdata_q[12]
.sym 69470 $abc$61454$n5032
.sym 69471 $abc$61454$n5693
.sym 69474 $abc$61454$n5032
.sym 69475 $abc$61454$n5053
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$61454$n4575$2
.sym 69479 clk_16mhz$2$2
.sym 69480 $false
.sym 69481 $abc$61454$n4707_1
.sym 69482 $abc$61454$n5818
.sym 69483 $abc$61454$n6729_1
.sym 69484 $abc$61454$n4716
.sym 69485 $abc$61454$n4734
.sym 69486 $abc$61454$n6658_1
.sym 69487 $abc$61454$n6657
.sym 69488 $abc$61454$n6730_1
.sym 69555 $abc$61454$n4235
.sym 69556 soc.cpu.cpu_state[4]
.sym 69557 $false
.sym 69558 $false
.sym 69561 $abc$61454$n5003
.sym 69562 $abc$61454$n4641
.sym 69563 soc.cpu.mem_wordsize[0]
.sym 69564 $false
.sym 69567 $abc$61454$n4051
.sym 69568 $abc$61454$n4236
.sym 69569 $abc$61454$n4235
.sym 69570 $abc$61454$n5005
.sym 69573 resetn$2
.sym 69574 soc.cpu.cpu_state[4]
.sym 69575 $false
.sym 69576 $false
.sym 69579 soc.cpu.mem_wordsize[2]
.sym 69580 soc.cpu.instr_sh
.sym 69581 $abc$61454$n4235
.sym 69582 $abc$61454$n4236
.sym 69585 soc.cpu.instr_lh
.sym 69586 soc.cpu.instr_lhu
.sym 69587 $abc$61454$n4232
.sym 69588 $false
.sym 69591 $abc$61454$n4224
.sym 69592 $abc$61454$n4231
.sym 69593 $abc$61454$n4234
.sym 69594 $false
.sym 69597 $abc$61454$n5006
.sym 69598 $abc$61454$n4232
.sym 69599 $abc$61454$n5002
.sym 69600 $abc$61454$n5004
.sym 69601 $true
.sym 69602 clk_16mhz$2$2
.sym 69603 $false
.sym 69604 $abc$61454$n4714
.sym 69605 $abc$61454$n4713
.sym 69606 $abc$61454$n4710
.sym 69608 $abc$61454$n6531
.sym 69609 $abc$61454$n6532_1
.sym 69610 $abc$61454$n6520_1
.sym 69611 $abc$61454$n6521_1
.sym 69696 $abc$61454$n7127
.sym 69697 resetn$2
.sym 69698 $false
.sym 69699 $false
.sym 69702 $abc$61454$n4235
.sym 69703 soc.cpu.cpu_state[4]
.sym 69704 $false
.sym 69705 $false
.sym 69728 $abc$61454$n6329_1
.sym 69732 $abc$61454$n6335
.sym 69807 $abc$61454$n4230
.sym 69808 soc.cpu.mem_wordsize[0]
.sym 69809 soc.cpu.cpu_state[1]
.sym 69810 resetn$2
.sym 69819 $abc$61454$n4230
.sym 69820 $abc$61454$n4641
.sym 69821 soc.cpu.mem_wordsize[2]
.sym 69822 $false
.sym 69831 soc.cpu.is_compare
.sym 69832 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 69833 soc.cpu.instr_sll
.sym 69834 soc.cpu.instr_slli
.sym 69851 $abc$61454$n8231_1
.sym 69852 $abc$61454$n6552
.sym 69853 $abc$61454$n6587_1
.sym 69854 $abc$61454$n6546
.sym 69855 $abc$61454$n6575_1
.sym 69856 $abc$61454$n6551_1
.sym 69857 $abc$61454$n6571_1
.sym 69924 $abc$61454$n4227
.sym 69925 soc.cpu.mem_do_wdata
.sym 69926 $false
.sym 69927 $false
.sym 69936 $abc$61454$n7127
.sym 69937 $abc$61454$n4601
.sym 69938 $false
.sym 69939 $false
.sym 69942 $abc$61454$n4227
.sym 69943 soc.cpu.mem_do_rdata
.sym 69944 $abc$61454$n4228
.sym 69945 $false
.sym 69948 $abc$61454$n7127
.sym 69949 $false
.sym 69950 $false
.sym 69951 $false
.sym 69970 $abc$61454$n4605
.sym 69971 clk_16mhz$2$2
.sym 69972 $abc$61454$n17$2
.sym 69973 $abc$61454$n6655
.sym 69974 $abc$61454$n6630
.sym 69975 $abc$61454$n6656
.sym 69976 soc.cpu.alu_out_q[23]
.sym 69977 soc.cpu.alu_out_q[31]
.sym 69978 soc.cpu.alu_out_q[11]
.sym 69979 soc.cpu.alu_out_q[20]
.sym 69980 soc.cpu.alu_out_q[15]
.sym 70047 $abc$61454$n4054
.sym 70048 soc.cpu.reg_op2[7]
.sym 70049 soc.cpu.reg_op1[7]
.sym 70050 $abc$61454$n6487_1
.sym 70053 $abc$61454$n6330_1
.sym 70054 $abc$61454$n6331_1
.sym 70055 soc.cpu.reg_op2[7]
.sym 70056 soc.cpu.reg_op1[7]
.sym 70059 $abc$61454$n6483_1
.sym 70060 soc.cpu.reg_op2[3]
.sym 70061 $abc$61454$n6335
.sym 70062 $abc$61454$n6486_1
.sym 70071 $abc$61454$n4590
.sym 70072 resetn$2
.sym 70073 $false
.sym 70074 $false
.sym 70077 soc.cpu.mem_addr[13]
.sym 70078 $false
.sym 70079 $false
.sym 70080 $false
.sym 70089 $abc$61454$n6475
.sym 70090 $abc$61454$n6488_1
.sym 70091 $abc$61454$n6482_1
.sym 70092 $false
.sym 70093 $true
.sym 70094 clk_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$61454$n6568_1
.sym 70097 $abc$61454$n8228_1
.sym 70098 $abc$61454$n8227_1
.sym 70099 soc.cpu.alu_out_q[13]
.sym 70100 soc.cpu.alu_out_q[16]
.sym 70101 soc.cpu.alu_out_q[14]
.sym 70102 soc.cpu.alu_out_q[10]
.sym 70170 $abc$61454$n4054
.sym 70171 soc.cpu.reg_op2[2]
.sym 70172 soc.cpu.reg_op1[2]
.sym 70173 $abc$61454$n6398
.sym 70182 $abc$61454$n6330_1
.sym 70183 $abc$61454$n6331_1
.sym 70184 soc.cpu.reg_op2[2]
.sym 70185 soc.cpu.reg_op1[2]
.sym 70188 $abc$61454$n6395
.sym 70189 soc.cpu.reg_op2[3]
.sym 70190 soc.cpu.reg_op2[2]
.sym 70191 $abc$61454$n6335
.sym 70194 $abc$61454$n8221
.sym 70195 $abc$61454$n6394
.sym 70196 $abc$61454$n6399_1
.sym 70197 $abc$61454$n6397
.sym 70216 $true
.sym 70217 clk_16mhz$2$2
.sym 70218 $false
.sym 70219 $abc$61454$n6561
.sym 70220 $abc$61454$n8237_1
.sym 70221 $abc$61454$n6467
.sym 70222 $abc$61454$n6516
.sym 70223 $abc$61454$n6685_1
.sym 70225 soc.cpu.alu_out_q[30]
.sym 70226 soc.cpu.alu_out_q[26]
.sym 70293 soc.cpu.cpu_state[0]
.sym 70294 soc.cpu.cpu_state[3]
.sym 70295 soc.cpu.cpu_state[2]
.sym 70296 $false
.sym 70305 soc.cpu.mem_do_rdata
.sym 70306 $abc$61454$n4227
.sym 70307 resetn$2
.sym 70308 $abc$61454$n4228
.sym 70311 soc.cpu.cpu_state[1]
.sym 70312 $abc$61454$n4229
.sym 70313 $false
.sym 70314 $false
.sym 70323 soc.cpu.cpu_state[4]
.sym 70324 $abc$61454$n4230
.sym 70325 $false
.sym 70326 $false
.sym 70329 soc.cpu.cpu_state[1]
.sym 70330 soc.cpu.is_lbu_lhu_lw
.sym 70331 soc.cpu.latched_is_lu
.sym 70332 $abc$61454$n4229
.sym 70335 soc.cpu.cpu_state[1]
.sym 70336 soc.cpu.instr_lh
.sym 70337 soc.cpu.latched_is_lh
.sym 70338 $abc$61454$n4229
.sym 70339 $abc$61454$n4590
.sym 70340 clk_16mhz$2$2
.sym 70341 $abc$61454$n17$2
.sym 70342 $abc$61454$n6690
.sym 70343 $abc$61454$n6524_1
.sym 70344 $abc$61454$n6588
.sym 70346 $abc$61454$n6475
.sym 70347 soc.cpu.alu_out_q[18]
.sym 70348 soc.cpu.alu_out_q[27]
.sym 70349 soc.cpu.alu_out_q[19]
.sym 70434 soc.cpu.pcpi_insn[26]
.sym 70435 soc.cpu.pcpi_insn[27]
.sym 70436 $abc$61454$n4016
.sym 70437 $false
.sym 70440 soc.cpu.mem_rdata_q[26]
.sym 70441 $false
.sym 70442 $false
.sym 70443 $false
.sym 70458 soc.cpu.mem_rdata_q[27]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$61454$n4575$2
.sym 70463 clk_16mhz$2$2
.sym 70464 $false
.sym 70465 $abc$61454$n6514_1
.sym 70466 $abc$61454$n8224
.sym 70467 $abc$61454$n6402
.sym 70468 $abc$61454$n6513
.sym 70469 $abc$61454$n6526_1
.sym 70470 $abc$61454$n6525
.sym 70471 soc.cpu.alu_out_q[3]
.sym 70472 soc.cpu.alu_out_q[6]
.sym 70545 $abc$61454$n4380
.sym 70546 $abc$61454$n4374
.sym 70547 soc.cpu.mem_16bit_buffer[10]
.sym 70548 $abc$61454$n3991
.sym 70551 soc.cpu.mem_rdata_q[10]
.sym 70552 $abc$61454$n8055_1
.sym 70553 $abc$61454$n3954
.sym 70554 soc.cpu.mem_xfer
.sym 70557 soc.cpu.mem_rdata_q[26]
.sym 70558 soc.cpu.mem_rdata[26]
.sym 70559 soc.cpu.mem_xfer
.sym 70560 $false
.sym 70569 soc.cpu.mem_rdata_q[26]
.sym 70570 soc.cpu.mem_rdata[26]
.sym 70571 soc.cpu.mem_xfer
.sym 70572 $abc$61454$n3954
.sym 70575 $abc$61454$n4559_1
.sym 70576 $abc$61454$n4380
.sym 70577 soc.cpu.mem_la_secondword
.sym 70578 $false
.sym 70581 soc.cpu.mem_rdata[26]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$61454$n4530
.sym 70586 clk_16mhz$2$2
.sym 70587 $false
.sym 70590 soc.cpu.clear_prefetched_high_word
.sym 70592 $abc$61454$n6495
.sym 70594 $abc$61454$n577
.sym 70595 soc.cpu.clear_prefetched_high_word_q
.sym 70662 $abc$61454$n4022
.sym 70663 soc.cpu.mem_do_prefetch
.sym 70664 $false
.sym 70665 $false
.sym 70668 $abc$61454$n5303_1
.sym 70669 $abc$61454$n8051_1
.sym 70670 soc.cpu.mem_rdata[30]
.sym 70671 $abc$61454$n5312
.sym 70674 $abc$61454$n5303_1
.sym 70675 $abc$61454$n8055_1
.sym 70676 soc.cpu.mem_rdata[26]
.sym 70677 $abc$61454$n5312
.sym 70680 $abc$61454$n7256_1
.sym 70681 soc.cpu.latched_is_lh
.sym 70682 $false
.sym 70683 $false
.sym 70686 soc.cpu.mem_rdata[31]
.sym 70687 $abc$61454$n5312
.sym 70688 $abc$61454$n8045_1
.sym 70689 $abc$61454$n5303_1
.sym 70692 $abc$61454$n7245_1
.sym 70693 $abc$61454$n8253
.sym 70694 $abc$61454$n7179_1
.sym 70695 $abc$61454$n4827
.sym 70698 $abc$61454$n7201_1
.sym 70699 $abc$61454$n8253
.sym 70700 $abc$61454$n7179_1
.sym 70701 $abc$61454$n4827
.sym 70704 soc.cpu.latched_is_lh
.sym 70705 soc.cpu.latched_is_lu
.sym 70706 $false
.sym 70707 $false
.sym 70711 $abc$61454$n4804
.sym 70712 $abc$61454$n3991
.sym 70713 $abc$61454$n4674_1
.sym 70716 soc.cpu.mem_la_read
.sym 70717 soc.cpu.last_mem_valid
.sym 70718 soc.cpu.pcpi_mul.mul_waiting
.sym 70785 soc.cpu.cpu_state[1]
.sym 70786 soc.cpu.cpu_state[3]
.sym 70787 soc.cpu.cpu_state[2]
.sym 70788 $false
.sym 70791 soc.cpu.mem_rdata[28]
.sym 70792 $abc$61454$n5312
.sym 70793 $abc$61454$n4115
.sym 70794 $abc$61454$n5303_1
.sym 70797 soc.cpu.irq_mask[9]
.sym 70798 soc.cpu.irq_pending[9]
.sym 70799 $false
.sym 70800 $false
.sym 70803 $abc$61454$n8055_1
.sym 70804 soc.cpu.mem_rdata[26]
.sym 70805 soc.cpu.mem_wordsize[0]
.sym 70806 soc.cpu.reg_op1[1]
.sym 70809 $abc$61454$n7223
.sym 70810 $abc$61454$n8253
.sym 70811 $abc$61454$n7179_1
.sym 70812 $abc$61454$n4827
.sym 70815 soc.cpu.mem_wordsize[0]
.sym 70816 soc.cpu.latched_is_lu
.sym 70817 $false
.sym 70818 $false
.sym 70821 soc.cpu.irq_pending[9]
.sym 70822 soc.cpu.irq_mask[9]
.sym 70823 $false
.sym 70824 $false
.sym 70831 $abc$61454$n4629
.sym 70832 clk_16mhz$2$2
.sym 70833 $abc$61454$n17$2
.sym 70834 $abc$61454$n4488
.sym 70835 soc.cpu.mem_la_firstword_xfer
.sym 70836 $abc$61454$n5756
.sym 70837 $abc$61454$n8045_1
.sym 70838 $abc$61454$n5302_1
.sym 70839 $abc$61454$n4238
.sym 70840 $abc$61454$n7134
.sym 70841 soc.spimemio.din_valid
.sym 70908 $abc$61454$n3885
.sym 70909 $abc$61454$n10265
.sym 70910 $abc$61454$n3907
.sym 70911 $abc$61454$n3913
.sym 70914 $abc$61454$n7067
.sym 70915 soc.cpu.mem_rdata[21]
.sym 70916 $abc$61454$n8249_1
.sym 70917 $false
.sym 70920 $abc$61454$n4336
.sym 70921 soc.cpu.mem_rdata[29]
.sym 70922 soc.cpu.mem_wordsize[0]
.sym 70923 soc.cpu.reg_op1[1]
.sym 70926 $abc$61454$n5302_1
.sym 70927 $abc$61454$n4213
.sym 70928 $abc$61454$n7067
.sym 70929 soc.cpu.mem_rdata[23]
.sym 70932 $abc$61454$n8045_1
.sym 70933 soc.cpu.mem_rdata[31]
.sym 70934 soc.cpu.mem_wordsize[0]
.sym 70935 soc.cpu.reg_op1[1]
.sym 70938 soc.cpu.mem_wordsize[2]
.sym 70939 soc.cpu.reg_op1[0]
.sym 70940 $abc$61454$n8252_1
.sym 70941 $abc$61454$n7166
.sym 70944 soc.cpu.mem_wordsize[2]
.sym 70945 soc.cpu.reg_op1[0]
.sym 70946 $abc$61454$n8248_1
.sym 70947 $false
.sym 70950 soc.cpu.mem_do_wdata
.sym 70951 soc.cpu.mem_do_rdata
.sym 70952 $false
.sym 70953 $false
.sym 70957 $abc$61454$n4758_1
.sym 70958 $abc$61454$n4297
.sym 70959 soc.spimemio.state[10]
.sym 70960 soc.spimemio.state[4]
.sym 70961 soc.spimemio.state[0]
.sym 70962 soc.spimemio.state[7]
.sym 70963 soc.spimemio.state[2]
.sym 70964 soc.spimemio.state[3]
.sym 71031 $abc$61454$n3907
.sym 71032 $abc$61454$n5798
.sym 71033 $abc$61454$n10265
.sym 71034 $false
.sym 71037 $abc$61454$n4265
.sym 71038 $abc$61454$n4301
.sym 71039 $false
.sym 71040 $false
.sym 71043 soc.cpu.mem_wordsize[2]
.sym 71044 soc.cpu.reg_op1[0]
.sym 71045 $abc$61454$n8241
.sym 71046 $false
.sym 71049 soc.spimemio.state[11]
.sym 71050 soc.spimemio.state[5]
.sym 71051 $abc$61454$n4301
.sym 71052 $abc$61454$n4265
.sym 71055 soc.spimemio.state[6]
.sym 71056 $abc$61454$n4607_1
.sym 71057 $abc$61454$n4301
.sym 71058 $abc$61454$n4265
.sym 71061 soc.spimemio.state[5]
.sym 71062 soc.spimemio.state[8]
.sym 71063 $abc$61454$n4301
.sym 71064 $abc$61454$n4265
.sym 71067 soc.spimemio.state[12]
.sym 71068 soc.spimemio.state[6]
.sym 71069 $abc$61454$n4301
.sym 71070 $abc$61454$n4265
.sym 71077 $true
.sym 71078 clk_16mhz$2$2
.sym 71079 $false
.sym 71080 $abc$61454$n4797_1
.sym 71081 $abc$61454$n7485
.sym 71082 $abc$61454$n4922
.sym 71083 $abc$61454$n4921
.sym 71084 $abc$61454$n4744
.sym 71085 $abc$61454$n4494
.sym 71086 $abc$61454$n4742
.sym 71087 soc.spimemio.xfer_resetn
.sym 71154 soc.spimemio.xfer.xfer_tag_q[1]
.sym 71155 soc.spimemio.xfer.xfer_tag_q[3]
.sym 71156 soc.spimemio.xfer.xfer_tag_q[2]
.sym 71157 $false
.sym 71160 $abc$61454$n1271
.sym 71161 soc.spimemio.xfer.xfer_tag_q[3]
.sym 71162 soc.spimemio.xfer.xfer_tag_q[2]
.sym 71163 $false
.sym 71166 soc.spimemio.state[1]
.sym 71167 soc.spimemio.state[5]
.sym 71168 $false
.sym 71169 $false
.sym 71172 soc.spimemio.state[11]
.sym 71173 soc.spimemio.state[8]
.sym 71174 $abc$61454$n4921
.sym 71175 $false
.sym 71178 soc.spimemio.xfer.xfer_tag[3]
.sym 71179 $false
.sym 71180 $false
.sym 71181 $false
.sym 71184 soc.spimemio.state[8]
.sym 71185 $abc$61454$n4493
.sym 71186 $abc$61454$n4301
.sym 71187 $abc$61454$n4265
.sym 71190 soc.spimemio.xfer.xfer_tag[1]
.sym 71191 $false
.sym 71192 $false
.sym 71193 $false
.sym 71196 soc.spimemio.xfer.xfer_tag[0]
.sym 71197 $false
.sym 71198 $false
.sym 71199 $false
.sym 71200 $true
.sym 71201 clk_16mhz$2$2
.sym 71202 $false
.sym 71203 $abc$61454$n4788
.sym 71204 $abc$61454$n4790
.sym 71205 $abc$61454$n4495
.sym 71206 $abc$61454$n4787
.sym 71207 $abc$61454$n4493
.sym 71208 $abc$61454$n4789_1
.sym 71209 $abc$61454$n4784
.sym 71210 soc.spimemio.din_tag[2]
.sym 71283 soc.cpu.mem_addr[10]
.sym 71284 soc.spimemio.state[6]
.sym 71285 $abc$61454$n4784
.sym 71286 $false
.sym 71289 $abc$61454$n4295
.sym 71290 soc.spimemio.state[12]
.sym 71291 soc.cpu.mem_addr[3]
.sym 71292 $abc$61454$n4777
.sym 71295 soc.cpu.instr_maskirq
.sym 71296 soc.cpu.irq_mask[9]
.sym 71297 soc.cpu.instr_timer
.sym 71298 soc.cpu.timer[9]
.sym 71301 soc.spimemio.state[12]
.sym 71302 soc.cpu.mem_addr[2]
.sym 71303 soc.spimemio.state[1]
.sym 71304 $abc$61454$n4295
.sym 71307 soc.spimemio.cfgreg_do[18]
.sym 71308 soc.spimemio.state[1]
.sym 71309 $abc$61454$n4782
.sym 71310 $abc$61454$n4783_1
.sym 71313 soc.cpu.cpuregs_rs1[9]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71319 soc.cpu.cpuregs_rs1[10]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $abc$61454$n4635
.sym 71324 clk_16mhz$2$2
.sym 71325 $abc$61454$n17$2
.sym 71326 soc.cpu.trap
.sym 71327 soc.cpu.reg_out[5]
.sym 71328 soc.cpu.timer[5]
.sym 71329 soc.cpu.pcpi_mul.mul_finish
.sym 71330 soc.cpu.pcpi_div.pcpi_wr
.sym 71331 soc.cpu.timer[9]
.sym 71332 soc.cpu.timer[4]
.sym 71333 soc.cpu.mem_la_firstword_reg
.sym 71400 soc.cpu.instr_maskirq
.sym 71401 soc.cpu.irq_mask[5]
.sym 71402 soc.cpu.instr_timer
.sym 71403 soc.cpu.timer[5]
.sym 71406 $abc$61454$n7142
.sym 71407 $abc$61454$n7145_1
.sym 71408 $abc$61454$n7140
.sym 71409 soc.cpu.cpu_state[2]
.sym 71412 resetn$2
.sym 71413 soc.cpu.pcpi_mul.mul_finish
.sym 71414 $false
.sym 71415 $false
.sym 71418 $abc$61454$n4350
.sym 71419 soc.spimemio.rdata[14]
.sym 71420 $abc$61454$n3900
.sym 71421 $abc$61454$n8050_1
.sym 71424 $abc$61454$n3898
.sym 71425 soc.simpleuart.cfg_divider[14]
.sym 71426 $abc$61454$n3987
.sym 71427 $abc$61454$n4351
.sym 71430 soc.cpu.irq_pending[20]
.sym 71431 soc.cpu.irq_mask[20]
.sym 71432 $false
.sym 71433 $false
.sym 71436 soc.cpu.irq_pending[14]
.sym 71437 soc.cpu.irq_mask[14]
.sym 71438 $false
.sym 71439 $false
.sym 71446 $abc$61454$n4629
.sym 71447 clk_16mhz$2$2
.sym 71448 $abc$61454$n17$2
.sym 71449 $abc$61454$n5018
.sym 71450 soc.cpu.irq_mask[14]
.sym 71453 soc.cpu.irq_mask[24]
.sym 71454 soc.cpu.irq_mask[26]
.sym 71456 soc.cpu.irq_mask[5]
.sym 71523 soc.cpu.instr_maskirq
.sym 71524 soc.cpu.irq_mask[20]
.sym 71525 soc.cpu.instr_timer
.sym 71526 soc.cpu.timer[20]
.sym 71529 $abc$61454$n5800
.sym 71530 soc.cpu.mem_wstrb[2]
.sym 71531 $false
.sym 71532 $false
.sym 71541 soc.cpu.instr_maskirq
.sym 71542 soc.cpu.irq_mask[24]
.sym 71543 soc.cpu.instr_timer
.sym 71544 soc.cpu.timer[24]
.sym 71547 soc.cpu.mem_wordsize[2]
.sym 71548 soc.cpu.reg_op2[7]
.sym 71549 soc.cpu.reg_op2[31]
.sym 71550 soc.cpu.mem_wordsize[0]
.sym 71553 soc.cpu.mem_wordsize[2]
.sym 71554 soc.cpu.reg_op2[17]
.sym 71555 soc.cpu.mem_wordsize[0]
.sym 71556 soc.cpu.reg_op2[1]
.sym 71565 soc.cpu.reg_op2[15]
.sym 71566 soc.cpu.mem_wordsize[2]
.sym 71567 $abc$61454$n6294_1
.sym 71568 $false
.sym 71569 $abc$61454$n4565
.sym 71570 clk_16mhz$2$2
.sym 71571 $false
.sym 71572 $abc$61454$n5625
.sym 71573 $abc$61454$n5626
.sym 71574 $abc$61454$n5616
.sym 71575 $abc$61454$n4674
.sym 71576 soc.cpu.mem_addr[5]
.sym 71577 soc.cpu.mem_addr[13]
.sym 71652 soc.cpu.irq_pending[5]
.sym 71653 soc.cpu.irq_mask[5]
.sym 71654 $false
.sym 71655 $false
.sym 71682 soc.cpu.irq_pending[30]
.sym 71683 soc.cpu.irq_mask[30]
.sym 71684 $false
.sym 71685 $false
.sym 71692 $abc$61454$n4629
.sym 71693 clk_16mhz$2$2
.sym 71694 $abc$61454$n17$2
.sym 71695 $abc$61454$n5563_1
.sym 71696 $abc$61454$n5566
.sym 71697 $abc$61454$n5565
.sym 71698 $abc$61454$n5617
.sym 71699 $abc$61454$n5564
.sym 71700 $abc$61454$n5567
.sym 71701 soc.simpleuart.recv_buf_data[3]
.sym 71702 soc.simpleuart.recv_buf_data[6]
.sym 71769 $abc$61454$n5558
.sym 71770 $abc$61454$n5037
.sym 71771 soc.cpu.cpuregs_rs1[13]
.sym 71772 $abc$61454$n5569
.sym 71775 $abc$61454$n5558
.sym 71776 $abc$61454$n5048
.sym 71777 soc.cpu.cpuregs_rs1[20]
.sym 71778 $abc$61454$n5569
.sym 71781 $abc$61454$n5558
.sym 71782 $abc$61454$n5046
.sym 71783 soc.cpu.cpuregs_rs1[19]
.sym 71784 $abc$61454$n5569
.sym 71787 $abc$61454$n5558
.sym 71788 $abc$61454$n5036
.sym 71789 soc.cpu.cpuregs_rs1[12]
.sym 71790 $abc$61454$n5569
.sym 71793 $abc$61454$n5558
.sym 71794 $abc$61454$n5042
.sym 71795 soc.cpu.cpuregs_rs1[16]
.sym 71796 $abc$61454$n5569
.sym 71799 $abc$61454$n5558
.sym 71800 $abc$61454$n5030
.sym 71801 soc.cpu.cpuregs_rs1[8]
.sym 71802 $abc$61454$n5569
.sym 71805 $abc$61454$n5558
.sym 71806 $abc$61454$n5021
.sym 71807 soc.cpu.cpuregs_rs1[2]
.sym 71808 $abc$61454$n5569
.sym 71811 $abc$61454$n5558
.sym 71812 $abc$61454$n5033
.sym 71813 soc.cpu.cpuregs_rs1[10]
.sym 71814 $abc$61454$n5569
.sym 71815 $true
.sym 71816 clk_16mhz$2$2
.sym 71817 $abc$61454$n17$2
.sym 71818 $abc$61454$n5031
.sym 71819 $abc$61454$n5039
.sym 71820 $abc$61454$n5620
.sym 71821 $abc$61454$n5622
.sym 71822 $abc$61454$n5040
.sym 71823 $abc$61454$n5623
.sym 71824 $abc$61454$n5621
.sym 71825 soc.cpu.timer[14]
.sym 71892 $abc$61454$n5558
.sym 71893 $abc$61454$n5064
.sym 71894 soc.cpu.cpuregs_rs1[31]
.sym 71895 $abc$61454$n5569
.sym 71898 $abc$61454$n5558
.sym 71899 $abc$61454$n5040
.sym 71900 soc.cpu.cpuregs_rs1[15]
.sym 71901 $abc$61454$n5569
.sym 71904 $abc$61454$n5558
.sym 71905 $abc$61454$n5055
.sym 71906 soc.cpu.cpuregs_rs1[25]
.sym 71907 $abc$61454$n5569
.sym 71910 $abc$61454$n5558
.sym 71911 $abc$61454$n5052
.sym 71912 soc.cpu.cpuregs_rs1[23]
.sym 71913 $abc$61454$n5569
.sym 71916 $abc$61454$n5558
.sym 71917 $abc$61454$n5049
.sym 71918 soc.cpu.cpuregs_rs1[21]
.sym 71919 $abc$61454$n5569
.sym 71922 $abc$61454$n5558
.sym 71923 $abc$61454$n5034
.sym 71924 soc.cpu.cpuregs_rs1[11]
.sym 71925 $abc$61454$n5569
.sym 71928 $abc$61454$n5558
.sym 71929 $abc$61454$n5054
.sym 71930 soc.cpu.cpuregs_rs1[24]
.sym 71931 $abc$61454$n5569
.sym 71934 $abc$61454$n5558
.sym 71935 $abc$61454$n5063
.sym 71936 soc.cpu.cpuregs_rs1[30]
.sym 71937 $abc$61454$n5569
.sym 71938 $true
.sym 71939 clk_16mhz$2$2
.sym 71940 $abc$61454$n17$2
.sym 71941 $abc$61454$n5619
.sym 71942 $abc$61454$n5558
.sym 71945 $abc$61454$n5618
.sym 71946 $abc$61454$n5568
.sym 71948 soc.cpu.timer[26]
.sym 72015 $false
.sym 72016 soc.cpu.timer[20]
.sym 72017 $false
.sym 72018 $auto$alumacc.cc:474:replace_alu$7495.C[20]
.sym 72021 $false
.sym 72022 soc.cpu.timer[18]
.sym 72023 $false
.sym 72024 $auto$alumacc.cc:474:replace_alu$7495.C[18]
.sym 72039 $abc$61454$n5043
.sym 72040 $abc$61454$n5045
.sym 72041 $abc$61454$n5046
.sym 72042 $abc$61454$n5048
.sym 72045 $abc$61454$n5558
.sym 72046 $abc$61454$n5045
.sym 72047 soc.cpu.cpuregs_rs1[18]
.sym 72048 $abc$61454$n5569
.sym 72057 $abc$61454$n5448
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $true
.sym 72062 clk_16mhz$2$2
.sym 72063 $abc$61454$n17$2
.sym 72065 $abc$61454$n5058
.sym 72066 $abc$61454$n5063
.sym 72068 $abc$61454$n5055
.sym 72168 $abc$61454$n8420
.sym 72169 resetn$2
.sym 72170 $false
.sym 72171 $false
.sym 72180 $false
.sym 72181 $false
.sym 72182 $false
.sym 72183 $false
.sym 72184 resetn$2
.sym 72185 clk_16mhz$2$2
.sym 72186 $false
.sym 72189 $abc$61454$n4680
.sym 72192 $abc$61454$n4685
.sym 72194 soc.simpleuart.recv_state[1]
.sym 72261 soc.cpu.pcpi_mul.rs2[54]
.sym 72262 soc.cpu.pcpi_mul.rs1[0]
.sym 72263 soc.cpu.pcpi_mul.rd[54]
.sym 72264 soc.cpu.pcpi_mul.rdx[54]
.sym 72273 soc.cpu.pcpi_mul.rd[54]
.sym 72274 soc.cpu.pcpi_mul.rdx[54]
.sym 72275 soc.cpu.pcpi_mul.rs1[0]
.sym 72276 soc.cpu.pcpi_mul.rs2[54]
.sym 72297 $false
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72307 resetn$2
.sym 72308 clk_16mhz$2$2
.sym 72309 $false
.sym 72310 $abc$61454$n4582
.sym 72312 $abc$61454$n4583
.sym 72316 $abc$61454$n5448
.sym 72317 soc.cpu.pcpi_timeout_counter[1]
.sym 72402 soc.cpu.reg_op2[31]
.sym 72403 soc.cpu.pcpi_mul.instr_mulh
.sym 72404 soc.cpu.pcpi_mul.rs2[54]
.sym 72405 soc.cpu.pcpi_mul.mul_waiting$2
.sym 72414 soc.cpu.reg_op2[31]
.sym 72415 soc.cpu.pcpi_mul.instr_mulh
.sym 72416 soc.cpu.pcpi_mul.rs2[53]
.sym 72417 soc.cpu.pcpi_mul.mul_waiting$2
.sym 72430 resetn$2
.sym 72431 clk_16mhz$2$2
.sym 72432 $false
.sym 72439 soc.cpu.pcpi_mul.mul_counter[4]
.sym 72440 soc.cpu.pcpi_mul.mul_counter[2]
.sym 72558 $auto$alumacc.cc:474:replace_alu$7546.C[2]
.sym 72559 $auto$alumacc.cc:474:replace_alu$7546.C[3]
.sym 72560 $auto$alumacc.cc:474:replace_alu$7546.C[4]
.sym 72561 $auto$alumacc.cc:474:replace_alu$7546.C[5]
.sym 72562 soc.cpu.pcpi_mul.mul_counter[6]
.sym 72563 soc.cpu.pcpi_mul.mul_counter[3]
.sym 72660 $false
.sym 72661 soc.cpu.pcpi_mul.mul_counter[5]
.sym 72662 $false
.sym 72663 $auto$alumacc.cc:474:replace_alu$7546.C[5]
.sym 72666 $abc$61454$n8967
.sym 72667 $abc$61454$n4484
.sym 72668 soc.cpu.pcpi_mul.mul_waiting$2
.sym 72669 $false
.sym 72676 resetn$2
.sym 72677 clk_16mhz$2$2
.sym 72678 $false
.sym 72723 $abc$61454$n4753
.sym 72911 $abc$61454$n5788_1
.sym 73046 soc.cpu.reg_op1[10]
.sym 73047 $abc$61454$n8689
.sym 73048 $abc$61454$n5778
.sym 73049 $false
.sym 73052 soc.cpu.reg_op1[4]
.sym 73053 $abc$61454$n8683
.sym 73054 $abc$61454$n5778
.sym 73055 $false
.sym 73065 $abc$61454$n6544_1
.sym 73066 $abc$61454$n10563
.sym 73067 $abc$61454$n6569_1
.sym 73068 $abc$61454$n6542_1
.sym 73069 $abc$61454$n6543
.sym 73070 $abc$61454$n8583
.sym 73072 $abc$61454$n4726_1
.sym 73139 soc.cpu.reg_op2[5]
.sym 73140 soc.cpu.reg_op1[5]
.sym 73141 soc.cpu.reg_op1[4]
.sym 73142 soc.cpu.reg_op2[4]
.sym 73145 $abc$61454$n4725
.sym 73146 $abc$61454$n4726_1
.sym 73147 $abc$61454$n4722
.sym 73148 $abc$61454$n4727
.sym 73151 soc.cpu.reg_op2[6]
.sym 73152 soc.cpu.reg_op1[6]
.sym 73153 $false
.sym 73154 $false
.sym 73157 $abc$61454$n4723
.sym 73158 soc.cpu.reg_op2[19]
.sym 73159 soc.cpu.reg_op1[19]
.sym 73160 $abc$61454$n4724
.sym 73163 $abc$61454$n6330_1
.sym 73164 $abc$61454$n6331_1
.sym 73165 soc.cpu.reg_op2[6]
.sym 73166 soc.cpu.reg_op1[6]
.sym 73169 $abc$61454$n4725
.sym 73170 $abc$61454$n4054
.sym 73171 $abc$61454$n6473
.sym 73172 $abc$61454$n6472
.sym 73181 soc.cpu.reg_op2[14]
.sym 73182 soc.cpu.reg_op1[14]
.sym 73183 soc.cpu.reg_op1[2]
.sym 73184 soc.cpu.reg_op2[2]
.sym 73188 $abc$61454$n10577
.sym 73189 $abc$61454$n8518
.sym 73190 $abc$61454$n8145
.sym 73191 $abc$61454$n6633
.sym 73192 $abc$61454$n10574
.sym 73193 $abc$61454$n10597
.sym 73194 $abc$61454$n6659
.sym 73195 $abc$61454$n6643
.sym 73268 soc.cpu.reg_op1[16]
.sym 73269 $abc$61454$n8695
.sym 73270 $abc$61454$n5778
.sym 73271 $false
.sym 73286 soc.cpu.reg_op1[7]
.sym 73287 $abc$61454$n8686
.sym 73288 $abc$61454$n5778
.sym 73289 $false
.sym 73298 soc.cpu.instr_lw
.sym 73299 soc.cpu.instr_lbu
.sym 73300 soc.cpu.instr_lhu
.sym 73301 $false
.sym 73308 $true
.sym 73309 clk_16mhz$2$2
.sym 73310 $false
.sym 73311 $abc$61454$n10608
.sym 73312 $abc$61454$n10561
.sym 73313 $abc$61454$n8175_1
.sym 73314 $abc$61454$n8169_1
.sym 73315 $abc$61454$n10611
.sym 73316 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 73317 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 73318 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 73391 soc.cpu.reg_op2[20]
.sym 73392 soc.cpu.reg_op1[20]
.sym 73393 $false
.sym 73394 $false
.sym 73397 soc.cpu.reg_op2[26]
.sym 73398 soc.cpu.reg_op1[26]
.sym 73399 $false
.sym 73400 $false
.sym 73403 $abc$61454$n4723
.sym 73404 $abc$61454$n4054
.sym 73405 $abc$61454$n6693
.sym 73406 $abc$61454$n6692
.sym 73409 $abc$61454$n6330_1
.sym 73410 $abc$61454$n6331_1
.sym 73411 soc.cpu.reg_op2[20]
.sym 73412 soc.cpu.reg_op1[20]
.sym 73415 $abc$61454$n4737
.sym 73416 $abc$61454$n4054
.sym 73417 $abc$61454$n6633
.sym 73418 $abc$61454$n6632
.sym 73421 $abc$61454$n6330_1
.sym 73422 $abc$61454$n6331_1
.sym 73423 soc.cpu.reg_op2[26]
.sym 73424 soc.cpu.reg_op1[26]
.sym 73427 soc.cpu.reg_op1[25]
.sym 73428 $abc$61454$n8704
.sym 73429 $abc$61454$n5778
.sym 73430 $false
.sym 73434 $abc$61454$n4735_1
.sym 73435 $abc$61454$n4718
.sym 73436 $abc$61454$n4720_1
.sym 73437 $abc$61454$n6682_1
.sym 73438 $abc$61454$n4719_1
.sym 73439 $abc$61454$n6681_1
.sym 73440 $abc$61454$n6651
.sym 73441 $abc$61454$n6652
.sym 73508 $abc$61454$n4704
.sym 73509 $abc$61454$n4721
.sym 73510 $abc$61454$n4728
.sym 73511 $abc$61454$n4733
.sym 73514 $abc$61454$n4734
.sym 73515 $abc$61454$n4735_1
.sym 73516 $abc$61454$n4736
.sym 73517 $abc$61454$n4737
.sym 73520 soc.cpu.reg_op2[15]
.sym 73521 soc.cpu.reg_op1[15]
.sym 73522 soc.cpu.reg_op1[13]
.sym 73523 soc.cpu.reg_op2[13]
.sym 73526 $abc$61454$n4716
.sym 73527 soc.cpu.reg_op1[0]
.sym 73528 soc.cpu.reg_op2[0]
.sym 73529 $abc$61454$n4717_1
.sym 73532 $abc$61454$n4705_1
.sym 73533 $abc$61454$n4710
.sym 73534 $abc$61454$n4715_1
.sym 73535 $abc$61454$n4718
.sym 73538 soc.cpu.reg_op1[0]
.sym 73539 $abc$61454$n8679
.sym 73540 $abc$61454$n5778
.sym 73541 $false
.sym 73544 soc.cpu.reg_op2[8]
.sym 73545 soc.cpu.reg_op1[8]
.sym 73546 $false
.sym 73547 $false
.sym 73550 soc.cpu.reg_op2[15]
.sym 73551 soc.cpu.reg_op1[15]
.sym 73552 $abc$61454$n6331_1
.sym 73553 $abc$61454$n6574_1
.sym 73557 $abc$61454$n4709_1
.sym 73558 $abc$61454$n6584_1
.sym 73559 $abc$61454$n4705_1
.sym 73560 $abc$61454$n4708
.sym 73561 $abc$61454$n6585
.sym 73562 $abc$61454$n6719
.sym 73563 $abc$61454$n4706
.sym 73564 $abc$61454$n6720
.sym 73631 soc.cpu.reg_op2[23]
.sym 73632 soc.cpu.reg_op1[23]
.sym 73633 $false
.sym 73634 $false
.sym 73637 soc.cpu.reg_op1[20]
.sym 73638 $abc$61454$n8699
.sym 73639 $abc$61454$n5778
.sym 73640 $false
.sym 73643 $abc$61454$n4734
.sym 73644 $abc$61454$n4054
.sym 73645 $abc$61454$n6731_1
.sym 73646 $abc$61454$n6730_1
.sym 73649 soc.cpu.reg_op2[3]
.sym 73650 soc.cpu.reg_op1[3]
.sym 73651 $false
.sym 73652 $false
.sym 73655 soc.cpu.reg_op2[30]
.sym 73656 soc.cpu.reg_op1[30]
.sym 73657 $false
.sym 73658 $false
.sym 73661 $abc$61454$n6330_1
.sym 73662 $abc$61454$n6331_1
.sym 73663 soc.cpu.reg_op2[23]
.sym 73664 soc.cpu.reg_op1[23]
.sym 73667 $abc$61454$n4707_1
.sym 73668 $abc$61454$n4054
.sym 73669 $abc$61454$n6659
.sym 73670 $abc$61454$n6658_1
.sym 73673 $abc$61454$n6330_1
.sym 73674 $abc$61454$n6331_1
.sym 73675 soc.cpu.reg_op2[30]
.sym 73676 soc.cpu.reg_op1[30]
.sym 73680 $abc$61454$n6700
.sym 73681 $abc$61454$n6421_1
.sym 73682 $abc$61454$n6422
.sym 73683 $abc$61454$n4711
.sym 73684 $abc$61454$n6701
.sym 73685 $abc$61454$n6642
.sym 73686 $abc$61454$n4712
.sym 73687 $abc$61454$n6641
.sym 73754 soc.cpu.reg_op2[11]
.sym 73755 soc.cpu.reg_op1[11]
.sym 73756 $false
.sym 73757 $false
.sym 73760 soc.cpu.reg_op2[10]
.sym 73761 soc.cpu.reg_op1[10]
.sym 73762 $false
.sym 73763 $false
.sym 73766 $abc$61454$n4711
.sym 73767 $abc$61454$n4712
.sym 73768 $abc$61454$n4713
.sym 73769 $abc$61454$n4714
.sym 73778 $abc$61454$n4714
.sym 73779 $abc$61454$n4054
.sym 73780 $abc$61454$n6533_1
.sym 73781 $abc$61454$n6532_1
.sym 73784 $abc$61454$n6330_1
.sym 73785 $abc$61454$n6331_1
.sym 73786 soc.cpu.reg_op2[11]
.sym 73787 soc.cpu.reg_op1[11]
.sym 73790 $abc$61454$n4713
.sym 73791 $abc$61454$n4054
.sym 73792 $abc$61454$n6522
.sym 73793 $abc$61454$n6521_1
.sym 73796 $abc$61454$n6330_1
.sym 73797 $abc$61454$n6331_1
.sym 73798 soc.cpu.reg_op2[10]
.sym 73799 soc.cpu.reg_op1[10]
.sym 73803 $abc$61454$n5812_1
.sym 73804 $abc$61454$n6621
.sym 73805 $abc$61454$n6597
.sym 73806 $abc$61454$n6739_1
.sym 73807 $abc$61454$n6740_1
.sym 73808 $abc$61454$n6737_1
.sym 73809 $abc$61454$n6596
.sym 73883 $abc$61454$n4054
.sym 73884 $abc$61454$n6330_1
.sym 73885 $abc$61454$n6331_1
.sym 73886 $abc$61454$n6332_1
.sym 73907 soc.cpu.instr_slli
.sym 73908 soc.cpu.instr_sll
.sym 73909 soc.cpu.reg_op2[4]
.sym 73910 $false
.sym 73926 $abc$61454$n6738_1
.sym 73927 $abc$61454$n6440
.sym 73928 $abc$61454$n6572_1
.sym 73929 $abc$61454$n6594
.sym 73930 $abc$61454$n6595
.sym 73931 $abc$61454$n6620
.sym 73932 $abc$61454$n6714
.sym 73933 soc.cpu.alu_out_q[17]
.sym 74006 soc.cpu.instr_slli
.sym 74007 soc.cpu.instr_sll
.sym 74008 soc.cpu.reg_op2[4]
.sym 74009 $abc$61454$n6427
.sym 74012 $abc$61454$n6330_1
.sym 74013 $abc$61454$n6331_1
.sym 74014 soc.cpu.reg_op2[13]
.sym 74015 soc.cpu.reg_op1[13]
.sym 74018 soc.cpu.instr_slli
.sym 74019 soc.cpu.instr_sll
.sym 74020 soc.cpu.reg_op2[4]
.sym 74021 $false
.sym 74024 $abc$61454$n6335
.sym 74025 $abc$61454$n6547_1
.sym 74026 $abc$61454$n6553_1
.sym 74027 $abc$61454$n6551_1
.sym 74030 $abc$61454$n6330_1
.sym 74031 $abc$61454$n4054
.sym 74032 soc.cpu.reg_op2[15]
.sym 74033 soc.cpu.reg_op1[15]
.sym 74036 $abc$61454$n4054
.sym 74037 soc.cpu.reg_op2[13]
.sym 74038 soc.cpu.reg_op1[13]
.sym 74039 $abc$61454$n6552
.sym 74042 $abc$61454$n6572_1
.sym 74043 $abc$61454$n6573
.sym 74044 $abc$61454$n6575_1
.sym 74045 $false
.sym 74049 $abc$61454$n6614
.sym 74050 $abc$61454$n6527_1
.sym 74051 $abc$61454$n6576
.sym 74052 $abc$61454$n6695
.sym 74053 $abc$61454$n8225_1
.sym 74054 $abc$61454$n6615
.sym 74055 $abc$61454$n6619
.sym 74056 soc.cpu.alu_out_q[12]
.sym 74123 soc.cpu.reg_op2[4]
.sym 74124 $abc$61454$n6476
.sym 74125 $abc$61454$n6588
.sym 74126 $abc$61454$n6656
.sym 74129 soc.cpu.reg_op2[4]
.sym 74130 $abc$61454$n6437
.sym 74131 $abc$61454$n6588
.sym 74132 $abc$61454$n6631
.sym 74135 $abc$61454$n6483_1
.sym 74136 soc.cpu.reg_op2[3]
.sym 74137 $abc$61454$n6587_1
.sym 74138 $abc$61454$n6657
.sym 74141 $abc$61454$n6660_1
.sym 74142 $abc$61454$n6655
.sym 74143 $false
.sym 74144 $false
.sym 74147 $abc$61454$n6587_1
.sym 74148 $abc$61454$n6576
.sym 74149 $abc$61454$n6733_1
.sym 74150 $abc$61454$n6737_1
.sym 74153 $abc$61454$n6335
.sym 74154 $abc$61454$n6527_1
.sym 74155 $abc$61454$n6524_1
.sym 74156 $abc$61454$n6531
.sym 74159 $abc$61454$n8231_1
.sym 74160 $abc$61454$n8230_1
.sym 74161 $abc$61454$n6630
.sym 74162 $false
.sym 74165 $abc$61454$n6335
.sym 74166 $abc$61454$n6576
.sym 74167 $abc$61454$n6580_1
.sym 74168 $abc$61454$n6571_1
.sym 74169 $true
.sym 74170 clk_16mhz$2$2
.sym 74171 $false
.sym 74172 $abc$61454$n6538_1
.sym 74173 $abc$61454$n6539_1
.sym 74174 $abc$61454$n6428
.sym 74175 $abc$61454$n8230_1
.sym 74176 $abc$61454$n6494_1
.sym 74177 $abc$61454$n6395
.sym 74178 $abc$61454$n6427
.sym 74179 $abc$61454$n6396_1
.sym 74246 soc.cpu.reg_op1[14]
.sym 74247 soc.cpu.reg_op2[14]
.sym 74248 $abc$61454$n6331_1
.sym 74249 $false
.sym 74252 $abc$61454$n6561
.sym 74253 $abc$61454$n6335
.sym 74254 $abc$61454$n6568_1
.sym 74255 $abc$61454$n6569_1
.sym 74258 $abc$61454$n6330_1
.sym 74259 $abc$61454$n4054
.sym 74260 soc.cpu.reg_op2[14]
.sym 74261 soc.cpu.reg_op1[14]
.sym 74264 $abc$61454$n6554_1
.sym 74265 $abc$61454$n6546
.sym 74266 $false
.sym 74267 $false
.sym 74270 $abc$61454$n6589_1
.sym 74271 $abc$61454$n6582
.sym 74272 $false
.sym 74273 $false
.sym 74276 $abc$61454$n6558
.sym 74277 $abc$61454$n8228_1
.sym 74278 $abc$61454$n8227_1
.sym 74279 $false
.sym 74282 $abc$61454$n6335
.sym 74283 $abc$61454$n6516
.sym 74284 $abc$61454$n6513
.sym 74285 $abc$61454$n6520_1
.sym 74292 $true
.sym 74293 clk_16mhz$2$2
.sym 74294 $false
.sym 74295 $abc$61454$n6609
.sym 74296 $abc$61454$n6519
.sym 74297 $abc$61454$n6650
.sym 74298 $abc$61454$n6517_1
.sym 74299 $abc$61454$n6604
.sym 74300 $abc$61454$n6468
.sym 74301 $abc$61454$n6605
.sym 74302 $abc$61454$n6518_1
.sym 74369 $abc$61454$n6562_1
.sym 74370 $abc$61454$n6468
.sym 74371 soc.cpu.reg_op2[3]
.sym 74372 $false
.sym 74375 $abc$61454$n6587_1
.sym 74376 $abc$61454$n6561
.sym 74377 $abc$61454$n8236_1
.sym 74378 $abc$61454$n6729_1
.sym 74381 $abc$61454$n6468
.sym 74382 soc.cpu.reg_op2[3]
.sym 74383 $abc$61454$n6335
.sym 74384 $abc$61454$n6471
.sym 74387 $abc$61454$n6395
.sym 74388 soc.cpu.reg_op2[2]
.sym 74389 $abc$61454$n6517_1
.sym 74390 soc.cpu.reg_op2[3]
.sym 74393 $abc$61454$n6686_1
.sym 74394 $abc$61454$n6335
.sym 74395 $abc$61454$n6516
.sym 74396 $abc$61454$n6587_1
.sym 74405 soc.cpu.reg_op2[4]
.sym 74406 $abc$61454$n6559_1
.sym 74407 $abc$61454$n6588
.sym 74408 $abc$61454$n8237_1
.sym 74411 $abc$61454$n6588
.sym 74412 $abc$61454$n6690
.sym 74413 $abc$61454$n6685_1
.sym 74414 $abc$61454$n6691
.sym 74415 $true
.sym 74416 clk_16mhz$2$2
.sym 74417 $false
.sym 74418 $abc$61454$n6496
.sym 74419 $abc$61454$n6470
.sym 74420 $abc$61454$n6495_1
.sym 74421 $abc$61454$n6429
.sym 74422 $abc$61454$n6476
.sym 74423 $abc$61454$n6469
.sym 74424 soc.cpu.alu_out_q[29]
.sym 74425 soc.cpu.alu_out_q[22]
.sym 74492 $abc$61454$n6355
.sym 74493 $abc$61454$n6384
.sym 74494 soc.cpu.reg_op2[4]
.sym 74495 soc.cpu.reg_op2[3]
.sym 74498 $abc$61454$n6526_1
.sym 74499 $abc$61454$n6525
.sym 74500 soc.cpu.reg_op2[4]
.sym 74501 $abc$61454$n6329_1
.sym 74504 soc.cpu.reg_op2[4]
.sym 74505 $abc$61454$n6355
.sym 74506 $abc$61454$n6329_1
.sym 74507 $false
.sym 74516 $abc$61454$n6479
.sym 74517 $abc$61454$n6476
.sym 74518 soc.cpu.reg_op2[4]
.sym 74519 $abc$61454$n6329_1
.sym 74522 soc.cpu.reg_op2[4]
.sym 74523 $abc$61454$n6380
.sym 74524 $abc$61454$n6588
.sym 74525 $abc$61454$n6604
.sym 74528 soc.cpu.reg_op2[4]
.sym 74529 $abc$61454$n6525
.sym 74530 $abc$61454$n6588
.sym 74531 $abc$61454$n6695
.sym 74534 soc.cpu.reg_op2[4]
.sym 74535 $abc$61454$n6402
.sym 74536 $abc$61454$n6588
.sym 74537 $abc$61454$n6614
.sym 74538 $true
.sym 74539 clk_16mhz$2$2
.sym 74540 $false
.sym 74541 $abc$61454$n6478
.sym 74542 $abc$61454$n6408_1
.sym 74543 $abc$61454$n6353
.sym 74544 $abc$61454$n6354
.sym 74545 $abc$61454$n6477
.sym 74546 $abc$61454$n6407
.sym 74547 $abc$61454$n6406
.sym 74548 $abc$61454$n6356
.sym 74615 $abc$61454$n6355
.sym 74616 $abc$61454$n6384
.sym 74617 soc.cpu.reg_op2[3]
.sym 74618 soc.cpu.reg_op2[4]
.sym 74621 $abc$61454$n8223_1
.sym 74622 $abc$61454$n6402
.sym 74623 soc.cpu.reg_op2[4]
.sym 74624 $abc$61454$n6329_1
.sym 74627 $abc$61454$n6406
.sym 74628 $abc$61454$n6403
.sym 74629 soc.cpu.reg_op2[3]
.sym 74630 $false
.sym 74633 $abc$61454$n6514_1
.sym 74634 $abc$61454$n6515_1
.sym 74635 $abc$61454$n6329_1
.sym 74636 $false
.sym 74639 $abc$61454$n6414
.sym 74640 $abc$61454$n6403
.sym 74641 soc.cpu.reg_op2[3]
.sym 74642 $false
.sym 74645 $abc$61454$n6355
.sym 74646 $abc$61454$n6406
.sym 74647 soc.cpu.reg_op2[3]
.sym 74648 $false
.sym 74651 $abc$61454$n8224
.sym 74652 $abc$61454$n8225_1
.sym 74653 $false
.sym 74654 $false
.sym 74657 $abc$61454$n6459
.sym 74658 $abc$61454$n6467
.sym 74659 $false
.sym 74660 $false
.sym 74661 $true
.sym 74662 clk_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$61454$n6348
.sym 74665 $abc$61454$n6352
.sym 74666 $abc$61454$n6403
.sym 74667 $abc$61454$n6351
.sym 74669 $abc$61454$n6405
.sym 74670 $abc$61454$n6350
.sym 74671 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 74750 $abc$61454$n5653
.sym 74751 $abc$61454$n6495
.sym 74752 $false
.sym 74753 $false
.sym 74762 soc.cpu.prefetched_high_word
.sym 74763 soc.cpu.clear_prefetched_high_word_q
.sym 74764 $false
.sym 74765 $false
.sym 74774 soc.cpu.mem_addr[0]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74780 $abc$61454$n6495
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74784 $true
.sym 74785 clk_16mhz$2$2
.sym 74786 $abc$61454$n5653
.sym 74787 $abc$61454$n8263_1
.sym 74788 $abc$61454$n8093_1
.sym 74789 $abc$61454$n4677
.sym 74790 $abc$61454$n4530
.sym 74791 $abc$61454$n3947
.sym 74792 $abc$61454$n8262
.sym 74793 $abc$61454$n4557
.sym 74794 soc.cpu.prefetched_high_word
.sym 74861 $abc$61454$n8004
.sym 74862 $abc$61454$n8011
.sym 74863 soc.cpu.mem_la_secondword
.sym 74864 $false
.sym 74867 soc.cpu.clear_prefetched_high_word
.sym 74868 $abc$61454$n3954
.sym 74869 soc.cpu.prefetched_high_word
.sym 74870 soc.cpu.mem_la_secondword
.sym 74873 soc.cpu.mem_la_secondword
.sym 74874 $abc$61454$n1
.sym 74875 soc.cpu.mem_la_firstword_xfer
.sym 74876 $abc$61454$n4677
.sym 74891 $abc$61454$n4674_1
.sym 74892 resetn$2
.sym 74893 $false
.sym 74894 $false
.sym 74897 $abc$61454$n5798
.sym 74898 $false
.sym 74899 $false
.sym 74900 $false
.sym 74903 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 74904 soc.cpu.pcpi_mul.pcpi_wait
.sym 74905 soc.cpu.pcpi_mul.mul_counter[6]
.sym 74906 soc.cpu.pcpi_mul.mul_waiting$2
.sym 74907 $true
.sym 74908 clk_16mhz$2$2
.sym 74909 $abc$61454$n17$2
.sym 74910 $abc$61454$n4678
.sym 74911 $abc$61454$n4025
.sym 74912 $abc$61454$n4693
.sym 74913 $abc$61454$n4565
.sym 74914 $abc$61454$n4024
.sym 74915 $abc$61454$n4027
.sym 74916 $abc$61454$n4679_1
.sym 74917 $abc$61454$n4814_1
.sym 74984 $abc$61454$n4239
.sym 74985 $abc$61454$n4265
.sym 74986 $false
.sym 74987 $false
.sym 74990 soc.cpu.mem_xfer
.sym 74991 $abc$61454$n5756
.sym 74992 $false
.sym 74993 $false
.sym 74996 soc.cpu.mem_la_firstword_reg
.sym 74997 $abc$61454$n3954
.sym 74998 soc.cpu.last_mem_valid
.sym 74999 $false
.sym 75002 $abc$61454$n4318
.sym 75003 soc.spimemio.rdata[15]
.sym 75004 $abc$61454$n3900
.sym 75005 $abc$61454$n8044_1
.sym 75008 soc.cpu.reg_op1[0]
.sym 75009 soc.cpu.reg_op1[1]
.sym 75010 $abc$61454$n5303_1
.sym 75011 $false
.sym 75014 $abc$61454$n4239
.sym 75015 $abc$61454$n4265
.sym 75016 $false
.sym 75017 $false
.sym 75020 $abc$61454$n5302_1
.sym 75021 $abc$61454$n8030_1
.sym 75022 $abc$61454$n7135
.sym 75023 $false
.sym 75026 $abc$61454$n4607_1
.sym 75027 $abc$61454$n7485
.sym 75028 $abc$61454$n4295
.sym 75029 $false
.sym 75030 $true
.sym 75031 clk_16mhz$2$2
.sym 75032 $abc$61454$n1271
.sym 75033 $abc$61454$n4306
.sym 75034 $abc$61454$n4559
.sym 75035 $abc$61454$n4303
.sym 75036 $abc$61454$n4490
.sym 75037 $abc$61454$n4294
.sym 75038 $abc$61454$n4298
.sym 75039 soc.spimemio.state[9]
.sym 75040 soc.spimemio.state[1]
.sym 75107 soc.spimemio.state[4]
.sym 75108 soc.spimemio.state[0]
.sym 75109 $false
.sym 75110 $false
.sym 75113 $abc$61454$n4299
.sym 75114 $abc$61454$n4298
.sym 75115 $abc$61454$n1271
.sym 75116 soc.spimemio.state[3]
.sym 75119 soc.spimemio.state[4]
.sym 75120 $abc$61454$n4300
.sym 75121 $abc$61454$n4488
.sym 75122 soc.spimemio.state[10]
.sym 75125 soc.spimemio.state[4]
.sym 75126 $abc$61454$n4294
.sym 75127 $abc$61454$n4238
.sym 75128 soc.spimemio.state[7]
.sym 75131 $abc$61454$n4298
.sym 75132 soc.spimemio.state[0]
.sym 75133 $abc$61454$n1271
.sym 75134 $false
.sym 75137 soc.spimemio.state[0]
.sym 75138 $abc$61454$n4300
.sym 75139 $abc$61454$n4488
.sym 75140 soc.spimemio.state[7]
.sym 75143 $abc$61454$n4238
.sym 75144 soc.spimemio.state[10]
.sym 75145 $abc$61454$n4303
.sym 75146 $false
.sym 75149 $abc$61454$n4300
.sym 75150 soc.spimemio.state[11]
.sym 75151 $abc$61454$n4297
.sym 75152 $false
.sym 75153 $true
.sym 75154 clk_16mhz$2$2
.sym 75155 $false
.sym 75156 $abc$61454$n4792
.sym 75157 $abc$61454$n4532
.sym 75158 $abc$61454$n4909
.sym 75159 $abc$61454$n4794
.sym 75160 $abc$61454$n4757
.sym 75161 $abc$61454$n4756
.sym 75162 $abc$61454$n4491
.sym 75163 soc.cpu.mem_la_secondword
.sym 75230 soc.spimemio.state[3]
.sym 75231 $abc$61454$n4299
.sym 75232 $abc$61454$n4756
.sym 75233 $false
.sym 75236 $abc$61454$n4494
.sym 75237 $abc$61454$n4920
.sym 75238 $abc$61454$n4923
.sym 75239 $false
.sym 75242 soc.spimemio.state[9]
.sym 75243 soc.spimemio.state[3]
.sym 75244 $abc$61454$n4923
.sym 75245 $false
.sym 75248 soc.spimemio.state[2]
.sym 75249 soc.spimemio.state[12]
.sym 75250 soc.spimemio.state[6]
.sym 75251 $abc$61454$n4758_1
.sym 75254 soc.spimemio.state[9]
.sym 75255 $abc$61454$n4923
.sym 75256 $abc$61454$n4921
.sym 75257 $abc$61454$n1271
.sym 75260 $abc$61454$n4299
.sym 75261 soc.spimemio.state[3]
.sym 75262 $false
.sym 75263 $false
.sym 75266 $abc$61454$n1271
.sym 75267 $abc$61454$n4920
.sym 75268 $abc$61454$n4922
.sym 75269 $false
.sym 75272 soc.spimemio.state[10]
.sym 75273 soc.spimemio.state[7]
.sym 75274 $abc$61454$n4239
.sym 75275 soc.spimemio.jump
.sym 75276 $true
.sym 75277 clk_16mhz$2$2
.sym 75278 $abc$61454$n1271
.sym 75279 $abc$61454$n4759
.sym 75280 $abc$61454$n4782
.sym 75281 $abc$61454$n4777
.sym 75282 $abc$61454$n4778
.sym 75283 $abc$61454$n4754
.sym 75284 $abc$61454$n4755
.sym 75285 $abc$61454$n4793
.sym 75286 soc.spimemio.din_data[7]
.sym 75353 soc.spimemio.din_data[1]
.sym 75354 $abc$61454$n4756
.sym 75355 $abc$61454$n4758_1
.sym 75356 $abc$61454$n4789_1
.sym 75359 soc.spimemio.config_qspi
.sym 75360 soc.spimemio.config_ddr
.sym 75361 soc.spimemio.state[2]
.sym 75362 $false
.sym 75365 soc.spimemio.config_ddr
.sym 75366 soc.spimemio.config_qspi
.sym 75367 soc.spimemio.state[12]
.sym 75368 $false
.sym 75371 $abc$61454$n4295
.sym 75372 soc.spimemio.state[12]
.sym 75373 soc.cpu.mem_addr[1]
.sym 75374 $abc$61454$n4788
.sym 75377 $abc$61454$n4494
.sym 75378 $abc$61454$n4495
.sym 75379 soc.spimemio.state[1]
.sym 75380 $false
.sym 75383 soc.cpu.mem_addr[9]
.sym 75384 soc.spimemio.state[6]
.sym 75385 $abc$61454$n4790
.sym 75386 $false
.sym 75389 soc.spimemio.config_qspi
.sym 75390 soc.spimemio.state[2]
.sym 75391 soc.spimemio.config_ddr
.sym 75392 soc.spimemio.state[0]
.sym 75395 soc.spimemio.state[3]
.sym 75396 $abc$61454$n4756
.sym 75397 $abc$61454$n4494
.sym 75398 soc.spimemio.din_tag[2]
.sym 75399 $abc$61454$n4742
.sym 75400 clk_16mhz$2$2
.sym 75401 $abc$61454$n1271
.sym 75403 soc.cpu.mem_rdata[23]
.sym 75405 $abc$61454$n8031_1
.sym 75406 $abc$61454$n3988
.sym 75407 soc.cpu.mem_rdata[21]
.sym 75408 $abc$61454$n4211
.sym 75409 iomem_rdata[21]
.sym 75476 soc.cpu.cpu_state[0]
.sym 75477 $false
.sym 75478 $false
.sym 75479 $false
.sym 75482 $abc$61454$n4827
.sym 75483 $abc$61454$n7134
.sym 75484 $abc$61454$n7139
.sym 75485 $abc$61454$n7146_1
.sym 75488 $abc$61454$n5558
.sym 75489 $abc$61454$n5025
.sym 75490 soc.cpu.cpuregs_rs1[5]
.sym 75491 $abc$61454$n5569
.sym 75494 soc.cpu.pcpi_mul.mul_waiting$2
.sym 75495 soc.cpu.pcpi_mul.mul_counter[6]
.sym 75496 $false
.sym 75497 $false
.sym 75500 $abc$61454$n8420
.sym 75501 $false
.sym 75502 $false
.sym 75503 $false
.sym 75506 $abc$61454$n5558
.sym 75507 $abc$61454$n5031
.sym 75508 soc.cpu.cpuregs_rs1[9]
.sym 75509 $abc$61454$n5569
.sym 75512 $abc$61454$n5558
.sym 75513 $abc$61454$n5024
.sym 75514 soc.cpu.cpuregs_rs1[4]
.sym 75515 $abc$61454$n5569
.sym 75518 $abc$61454$n5756
.sym 75519 $false
.sym 75520 $false
.sym 75521 $false
.sym 75522 $true
.sym 75523 clk_16mhz$2$2
.sym 75524 $abc$61454$n17$2
.sym 75527 $abc$61454$n4183
.sym 75528 $abc$61454$n4669
.sym 75529 $abc$61454$n4184
.sym 75530 soc.spimemio.config_qspi
.sym 75531 soc.spimemio.cfgreg_do[16]
.sym 75599 $false
.sym 75600 soc.cpu.timer[0]
.sym 75601 $false
.sym 75602 $false
.sym 75605 soc.cpu.cpuregs_rs1[14]
.sym 75606 $false
.sym 75607 $false
.sym 75608 $false
.sym 75623 soc.cpu.cpuregs_rs1[24]
.sym 75624 $false
.sym 75625 $false
.sym 75626 $false
.sym 75629 soc.cpu.cpuregs_rs1[26]
.sym 75630 $false
.sym 75631 $false
.sym 75632 $false
.sym 75641 soc.cpu.cpuregs_rs1[5]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$61454$n4635
.sym 75646 clk_16mhz$2$2
.sym 75647 $abc$61454$n17$2
.sym 75650 $abc$61454$n5028
.sym 75651 $abc$61454$n5025
.sym 75652 soc.simpleuart.cfg_divider[16]
.sym 75655 soc.simpleuart.cfg_divider[21]
.sym 75722 $abc$61454$n5025
.sym 75723 $abc$61454$n5027
.sym 75724 $abc$61454$n5028
.sym 75725 $abc$61454$n5030
.sym 75728 $abc$61454$n5018
.sym 75729 $abc$61454$n5021
.sym 75730 $abc$61454$n5022
.sym 75731 $abc$61454$n5024
.sym 75734 $abc$61454$n5617
.sym 75735 $abc$61454$n5620
.sym 75736 $abc$61454$n5625
.sym 75737 $abc$61454$n5626
.sym 75740 $abc$61454$n4681
.sym 75741 $abc$61454$n4850
.sym 75742 resetn$2
.sym 75743 $false
.sym 75746 soc.cpu.reg_op1[5]
.sym 75747 $abc$61454$n7702
.sym 75748 soc.cpu.mem_do_prefetch
.sym 75749 soc.cpu.mem_do_rinst
.sym 75752 soc.cpu.reg_op1[13]
.sym 75753 $abc$61454$n7718
.sym 75754 soc.cpu.mem_do_prefetch
.sym 75755 soc.cpu.mem_do_rinst
.sym 75768 $abc$61454$n4568
.sym 75769 clk_16mhz$2$2
.sym 75770 $false
.sym 75772 $abc$61454$n4208
.sym 75773 $abc$61454$n5024
.sym 75774 $abc$61454$n5021
.sym 75776 $abc$61454$n5030
.sym 75777 $abc$61454$n4131
.sym 75778 soc.cpu.mem_wdata[18]
.sym 75845 $abc$61454$n5564
.sym 75846 $abc$61454$n5565
.sym 75847 $abc$61454$n5566
.sym 75848 $abc$61454$n5567
.sym 75851 soc.cpu.timer[12]
.sym 75852 soc.cpu.timer[13]
.sym 75853 soc.cpu.timer[14]
.sym 75854 soc.cpu.timer[15]
.sym 75857 soc.cpu.timer[0]
.sym 75858 soc.cpu.timer[1]
.sym 75859 soc.cpu.timer[2]
.sym 75860 soc.cpu.timer[3]
.sym 75863 soc.cpu.timer[0]
.sym 75864 soc.cpu.timer[1]
.sym 75865 $abc$61454$n5618
.sym 75866 $false
.sym 75869 soc.cpu.timer[4]
.sym 75870 soc.cpu.timer[5]
.sym 75871 soc.cpu.timer[6]
.sym 75872 soc.cpu.timer[7]
.sym 75875 soc.cpu.timer[8]
.sym 75876 soc.cpu.timer[9]
.sym 75877 soc.cpu.timer[10]
.sym 75878 soc.cpu.timer[11]
.sym 75881 soc.simpleuart.recv_pattern[3]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75887 soc.simpleuart.recv_pattern[6]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$61454$n4674
.sym 75892 clk_16mhz$2$2
.sym 75893 $abc$61454$n17$2
.sym 75895 $abc$61454$n5034
.sym 75896 $abc$61454$n5036
.sym 75897 $abc$61454$n5033
.sym 75898 $abc$61454$n5049
.sym 75899 $abc$61454$n4209
.sym 75900 $abc$61454$n5037
.sym 75901 $abc$61454$n5051
.sym 75968 $false
.sym 75969 soc.cpu.timer[9]
.sym 75970 $false
.sym 75971 $auto$alumacc.cc:474:replace_alu$7495.C[9]
.sym 75974 $false
.sym 75975 soc.cpu.timer[14]
.sym 75976 $false
.sym 75977 $auto$alumacc.cc:474:replace_alu$7495.C[14]
.sym 75980 $abc$61454$n5621
.sym 75981 $abc$61454$n5622
.sym 75982 $abc$61454$n5623
.sym 75983 $abc$61454$n5624
.sym 75986 $abc$61454$n5031
.sym 75987 $abc$61454$n5033
.sym 75988 $abc$61454$n5034
.sym 75989 $abc$61454$n5036
.sym 75992 $false
.sym 75993 soc.cpu.timer[15]
.sym 75994 $false
.sym 75995 $auto$alumacc.cc:474:replace_alu$7495.C[15]
.sym 75998 $abc$61454$n5049
.sym 75999 $abc$61454$n5051
.sym 76000 $abc$61454$n5052
.sym 76001 $abc$61454$n5054
.sym 76004 $abc$61454$n5037
.sym 76005 $abc$61454$n5039
.sym 76006 $abc$61454$n5040
.sym 76007 $abc$61454$n5042
.sym 76010 $abc$61454$n5558
.sym 76011 $abc$61454$n5039
.sym 76012 soc.cpu.cpuregs_rs1[14]
.sym 76013 $abc$61454$n5569
.sym 76014 $true
.sym 76015 clk_16mhz$2$2
.sym 76016 $abc$61454$n17$2
.sym 76017 $abc$61454$n5043
.sym 76018 $abc$61454$n5052
.sym 76019 $abc$61454$n5560_1
.sym 76020 $abc$61454$n5559
.sym 76021 $abc$61454$n5561_1
.sym 76022 $abc$61454$n5562_1
.sym 76024 $abc$61454$n5042
.sym 76091 $abc$61454$n5055
.sym 76092 $abc$61454$n5057
.sym 76093 $abc$61454$n5058
.sym 76094 $abc$61454$n5060
.sym 76097 $abc$61454$n5559
.sym 76098 $abc$61454$n5563_1
.sym 76099 $abc$61454$n5568
.sym 76100 $false
.sym 76115 $abc$61454$n5061
.sym 76116 $abc$61454$n5063
.sym 76117 $abc$61454$n5064
.sym 76118 $abc$61454$n5619
.sym 76121 soc.cpu.timer[17]
.sym 76122 soc.cpu.timer[18]
.sym 76123 soc.cpu.timer[25]
.sym 76124 soc.cpu.timer[26]
.sym 76133 $abc$61454$n5558
.sym 76134 $abc$61454$n5057
.sym 76135 soc.cpu.cpuregs_rs1[26]
.sym 76136 $abc$61454$n5569
.sym 76137 $true
.sym 76138 clk_16mhz$2$2
.sym 76139 $abc$61454$n17$2
.sym 76141 $abc$61454$n5057
.sym 76143 $abc$61454$n5061
.sym 76146 $abc$61454$n5054
.sym 76147 $abc$61454$n5060
.sym 76220 $false
.sym 76221 soc.cpu.timer[27]
.sym 76222 $false
.sym 76223 $auto$alumacc.cc:474:replace_alu$7495.C[27]
.sym 76226 $false
.sym 76227 soc.cpu.timer[30]
.sym 76228 $false
.sym 76229 $auto$alumacc.cc:474:replace_alu$7495.C[30]
.sym 76238 $false
.sym 76239 soc.cpu.timer[25]
.sym 76240 $false
.sym 76241 $auto$alumacc.cc:474:replace_alu$7495.C[25]
.sym 76265 $abc$61454$n9851
.sym 76266 $abc$61454$n9853
.sym 76267 $abc$61454$n4850
.sym 76268 $abc$61454$n4853
.sym 76269 soc.simpleuart.recv_state[2]
.sym 76270 soc.simpleuart.recv_state[3]
.sym 76349 $abc$61454$n4681
.sym 76350 $abc$61454$n4852_1
.sym 76351 resetn$2
.sym 76352 $false
.sym 76367 $abc$61454$n4681
.sym 76368 soc.simpleuart.recv_state[0]
.sym 76369 resetn$2
.sym 76370 $abc$61454$n4852_1
.sym 76379 $abc$61454$n4850
.sym 76380 $abc$61454$n4681
.sym 76381 $abc$61454$n7447
.sym 76382 $false
.sym 76383 $abc$61454$n4685
.sym 76384 clk_16mhz$2$2
.sym 76385 $abc$61454$n17$2
.sym 76388 $auto$alumacc.cc:474:replace_alu$7492.C[2]
.sym 76389 soc.cpu.pcpi_timeout_counter[3]
.sym 76390 soc.cpu.pcpi_timeout_counter[2]
.sym 76393 soc.cpu.pcpi_timeout_counter[0]
.sym 76460 $abc$61454$n3
.sym 76461 $abc$61454$n5448
.sym 76462 $false
.sym 76463 $false
.sym 76472 $abc$61454$n5448
.sym 76473 soc.cpu.pcpi_timeout_counter[0]
.sym 76474 $abc$61454$n3
.sym 76475 $false
.sym 76496 soc.cpu.pcpi_timeout_counter[0]
.sym 76497 soc.cpu.pcpi_timeout_counter[1]
.sym 76498 soc.cpu.pcpi_timeout_counter[2]
.sym 76499 soc.cpu.pcpi_timeout_counter[3]
.sym 76502 soc.cpu.pcpi_timeout_counter[1]
.sym 76503 $false
.sym 76504 $false
.sym 76505 $false
.sym 76506 $abc$61454$n4583
.sym 76507 clk_16mhz$2$2
.sym 76508 $abc$61454$n3
.sym 76512 $abc$61454$n9847
.sym 76513 $abc$61454$n7445
.sym 76514 $abc$61454$n4679
.sym 76515 soc.simpleuart.recv_state[0]
.sym 76619 $false
.sym 76620 soc.cpu.pcpi_mul.mul_counter[4]
.sym 76621 $false
.sym 76622 $auto$alumacc.cc:474:replace_alu$7546.C[4]
.sym 76625 $false
.sym 76626 soc.cpu.pcpi_mul.mul_counter[2]
.sym 76627 $false
.sym 76628 $auto$alumacc.cc:474:replace_alu$7546.C[2]
.sym 76629 resetn$2
.sym 76630 clk_16mhz$2$2
.sym 76631 soc.cpu.pcpi_mul.mul_waiting$2
.sym 76633 $abc$61454$n4763
.sym 76634 soc.cpu.pcpi_mul.mul_counter[1]
.sym 76668 $true
.sym 76705 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 76706 $false
.sym 76707 soc.cpu.pcpi_mul.mul_counter[0]
.sym 76708 $false
.sym 76709 $false
.sym 76711 $auto$alumacc.cc:474:replace_alu$7546.C[2]$2
.sym 76713 soc.cpu.pcpi_mul.mul_counter[1]
.sym 76714 $true$2
.sym 76717 $auto$alumacc.cc:474:replace_alu$7546.C[3]$2
.sym 76719 soc.cpu.pcpi_mul.mul_counter[2]
.sym 76720 $true$2
.sym 76721 $auto$alumacc.cc:474:replace_alu$7546.C[2]$2
.sym 76723 $auto$alumacc.cc:474:replace_alu$7546.C[4]$2
.sym 76725 soc.cpu.pcpi_mul.mul_counter[3]
.sym 76726 $true$2
.sym 76727 $auto$alumacc.cc:474:replace_alu$7546.C[3]$2
.sym 76729 $auto$alumacc.cc:474:replace_alu$7546.C[5]$2
.sym 76731 soc.cpu.pcpi_mul.mul_counter[4]
.sym 76732 $true$2
.sym 76733 $auto$alumacc.cc:474:replace_alu$7546.C[4]$2
.sym 76735 $auto$alumacc.cc:474:replace_alu$7546.C[6]
.sym 76737 soc.cpu.pcpi_mul.mul_counter[5]
.sym 76738 $true$2
.sym 76739 $auto$alumacc.cc:474:replace_alu$7546.C[5]$2
.sym 76742 $false
.sym 76743 soc.cpu.pcpi_mul.mul_counter[6]
.sym 76744 $false
.sym 76745 $auto$alumacc.cc:474:replace_alu$7546.C[6]
.sym 76748 $false
.sym 76749 soc.cpu.pcpi_mul.mul_counter[3]
.sym 76750 $false
.sym 76751 $auto$alumacc.cc:474:replace_alu$7546.C[3]
.sym 76752 resetn$2
.sym 76753 clk_16mhz$2$2
.sym 76754 soc.cpu.pcpi_mul.mul_waiting$2
.sym 76983 $abc$61454$n5782_1
.sym 76985 soc.cpu.pcpi_div.quotient[22]
.sym 76988 soc.cpu.pcpi_div.quotient[21]
.sym 77123 soc.cpu.reg_op1[5]
.sym 77124 $abc$61454$n8684
.sym 77125 $abc$61454$n5778
.sym 77126 $false
.sym 77142 $abc$61454$n6508_1
.sym 77143 $abc$61454$n6533_1
.sym 77144 $abc$61454$n6499_1
.sym 77145 $abc$61454$n6522
.sym 77146 $abc$61454$n10602
.sym 77147 $abc$61454$n6553_1
.sym 77148 $abc$61454$n6574_1
.sym 77149 soc.cpu.pcpi_div.dividend[6]
.sym 77216 $abc$61454$n7194
.sym 77217 $abc$61454$n7195
.sym 77218 soc.cpu.instr_sub
.sym 77219 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77222 soc.cpu.pcpi_div.quotient[0]
.sym 77223 $false
.sym 77224 $false
.sym 77225 $false
.sym 77228 $abc$61454$n7200
.sym 77229 $abc$61454$n7201
.sym 77230 soc.cpu.instr_sub
.sym 77231 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77234 $abc$61454$n4726_1
.sym 77235 $abc$61454$n4054
.sym 77236 $abc$61454$n6544_1
.sym 77237 $abc$61454$n6543
.sym 77240 $abc$61454$n6330_1
.sym 77241 $abc$61454$n6331_1
.sym 77242 soc.cpu.reg_op2[12]
.sym 77243 soc.cpu.reg_op1[12]
.sym 77246 $false
.sym 77247 $false
.sym 77248 $abc$61454$n10563
.sym 77249 $false
.sym 77258 soc.cpu.reg_op2[12]
.sym 77259 soc.cpu.reg_op1[12]
.sym 77260 $false
.sym 77261 $false
.sym 77265 $abc$61454$n10572
.sym 77266 $abc$61454$n6586_1
.sym 77267 $abc$61454$n10571
.sym 77268 $abc$61454$n8155_1
.sym 77269 $abc$61454$n10573
.sym 77270 $abc$61454$n10599
.sym 77271 $abc$61454$n10575
.sym 77272 $abc$61454$n10601
.sym 77339 soc.cpu.pcpi_div.quotient[15]
.sym 77340 $false
.sym 77341 $false
.sym 77342 $false
.sym 77345 $false
.sym 77346 $false
.sym 77347 $abc$61454$n10597
.sym 77348 $false
.sym 77351 $abc$61454$n8583
.sym 77352 $abc$61454$n8518
.sym 77353 soc.cpu.pcpi_div.outsign
.sym 77354 $abc$61454$n5126_1
.sym 77357 $abc$61454$n7218
.sym 77358 $abc$61454$n7219
.sym 77359 soc.cpu.instr_sub
.sym 77360 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77363 soc.cpu.pcpi_div.quotient[12]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77369 soc.cpu.pcpi_div.dividend[0]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 $abc$61454$n7227
.sym 77376 $abc$61454$n7228
.sym 77377 soc.cpu.instr_sub
.sym 77378 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77381 $abc$61454$n7221
.sym 77382 $abc$61454$n7222
.sym 77383 soc.cpu.instr_sub
.sym 77384 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 77388 $abc$61454$n8167_1
.sym 77389 $abc$61454$n8165_1
.sym 77390 $abc$61454$n10582
.sym 77391 $abc$61454$n10585
.sym 77392 $abc$61454$n10583
.sym 77393 $abc$61454$n10584
.sym 77394 $abc$61454$n8163_1
.sym 77395 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 77462 soc.cpu.pcpi_div.dividend[12]
.sym 77463 $false
.sym 77464 $false
.sym 77465 $false
.sym 77468 soc.cpu.reg_op2[29]
.sym 77469 $false
.sym 77470 $false
.sym 77471 $false
.sym 77474 $abc$61454$n8613
.sym 77475 $abc$61454$n8549
.sym 77476 soc.cpu.pcpi_div.outsign
.sym 77477 $abc$61454$n5126_1
.sym 77480 $abc$61454$n8607
.sym 77481 $abc$61454$n8543
.sym 77482 soc.cpu.pcpi_div.outsign
.sym 77483 $abc$61454$n5126_1
.sym 77486 soc.cpu.pcpi_div.dividend[15]
.sym 77487 $false
.sym 77488 $false
.sym 77489 $false
.sym 77492 soc.cpu.pcpi_div.quotient[12]
.sym 77493 soc.cpu.pcpi_div.dividend[12]
.sym 77494 soc.cpu.pcpi_div.outsign
.sym 77495 $abc$61454$n8169_1
.sym 77498 soc.cpu.pcpi_div.quotient[0]
.sym 77499 soc.cpu.pcpi_div.dividend[0]
.sym 77500 soc.cpu.pcpi_div.outsign
.sym 77501 $abc$61454$n8145
.sym 77504 soc.cpu.pcpi_div.quotient[15]
.sym 77505 soc.cpu.pcpi_div.dividend[15]
.sym 77506 soc.cpu.pcpi_div.outsign
.sym 77507 $abc$61454$n8175_1
.sym 77508 $true
.sym 77509 clk_16mhz$2$2
.sym 77510 $false
.sym 77511 $abc$61454$n8189_1
.sym 77512 $abc$61454$n8177_1
.sym 77513 $abc$61454$n8187_1
.sym 77514 $abc$61454$n8185_1
.sym 77515 $abc$61454$n6497_1
.sym 77516 $abc$61454$n6498
.sym 77517 $abc$61454$n8191_1
.sym 77518 soc.cpu.pcpi_div.quotient[28]
.sym 77585 soc.cpu.reg_op2[22]
.sym 77586 soc.cpu.reg_op1[22]
.sym 77587 $false
.sym 77588 $false
.sym 77591 $abc$61454$n4719_1
.sym 77592 soc.cpu.reg_op2[28]
.sym 77593 soc.cpu.reg_op1[28]
.sym 77594 $abc$61454$n4720_1
.sym 77597 soc.cpu.reg_op1[1]
.sym 77598 soc.cpu.reg_op2[1]
.sym 77599 soc.cpu.reg_op2[7]
.sym 77600 soc.cpu.reg_op1[7]
.sym 77603 $abc$61454$n6330_1
.sym 77604 $abc$61454$n6331_1
.sym 77605 soc.cpu.reg_op2[25]
.sym 77606 soc.cpu.reg_op1[25]
.sym 77609 soc.cpu.reg_op2[25]
.sym 77610 soc.cpu.reg_op1[25]
.sym 77611 $false
.sym 77612 $false
.sym 77615 $abc$61454$n4719_1
.sym 77616 $abc$61454$n4054
.sym 77617 $abc$61454$n6683_1
.sym 77618 $abc$61454$n6682_1
.sym 77621 $abc$61454$n4735_1
.sym 77622 $abc$61454$n4054
.sym 77623 $abc$61454$n6653
.sym 77624 $abc$61454$n6652
.sym 77627 $abc$61454$n6330_1
.sym 77628 $abc$61454$n6331_1
.sym 77629 soc.cpu.reg_op2[22]
.sym 77630 soc.cpu.reg_op1[22]
.sym 77634 $abc$61454$n10617
.sym 77635 $abc$61454$n10607
.sym 77636 $abc$61454$n10618
.sym 77637 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 77638 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 77639 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 77640 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 77641 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 77708 soc.cpu.reg_op2[29]
.sym 77709 soc.cpu.reg_op1[29]
.sym 77710 $false
.sym 77711 $false
.sym 77714 $abc$61454$n4706
.sym 77715 $abc$61454$n4054
.sym 77716 $abc$61454$n6586_1
.sym 77717 $abc$61454$n6585
.sym 77720 $abc$61454$n4706
.sym 77721 $abc$61454$n4707_1
.sym 77722 $abc$61454$n4708
.sym 77723 $abc$61454$n4709_1
.sym 77726 soc.cpu.reg_op2[27]
.sym 77727 soc.cpu.reg_op1[27]
.sym 77728 $false
.sym 77729 $false
.sym 77732 $abc$61454$n6330_1
.sym 77733 $abc$61454$n6331_1
.sym 77734 soc.cpu.reg_op2[16]
.sym 77735 soc.cpu.reg_op1[16]
.sym 77738 $abc$61454$n4709_1
.sym 77739 $abc$61454$n4054
.sym 77740 $abc$61454$n6721
.sym 77741 $abc$61454$n6720
.sym 77744 soc.cpu.reg_op2[16]
.sym 77745 soc.cpu.reg_op1[16]
.sym 77746 $false
.sym 77747 $false
.sym 77750 $abc$61454$n6330_1
.sym 77751 $abc$61454$n6331_1
.sym 77752 soc.cpu.reg_op2[29]
.sym 77753 soc.cpu.reg_op1[29]
.sym 77757 $abc$61454$n10619
.sym 77758 $abc$61454$n6710
.sym 77759 $abc$61454$n6709
.sym 77760 $abc$61454$n6711
.sym 77761 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 77762 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 77763 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 77764 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 77831 $abc$61454$n4708
.sym 77832 $abc$61454$n4054
.sym 77833 $abc$61454$n6702
.sym 77834 $abc$61454$n6701
.sym 77837 $abc$61454$n4716
.sym 77838 $abc$61454$n4054
.sym 77839 $abc$61454$n6423_1
.sym 77840 $abc$61454$n6422
.sym 77843 $abc$61454$n6330_1
.sym 77844 $abc$61454$n6331_1
.sym 77845 soc.cpu.reg_op2[3]
.sym 77846 soc.cpu.reg_op1[3]
.sym 77849 soc.cpu.reg_op2[17]
.sym 77850 soc.cpu.reg_op1[17]
.sym 77851 $false
.sym 77852 $false
.sym 77855 $abc$61454$n6330_1
.sym 77856 $abc$61454$n6331_1
.sym 77857 soc.cpu.reg_op2[27]
.sym 77858 soc.cpu.reg_op1[27]
.sym 77861 $abc$61454$n6330_1
.sym 77862 $abc$61454$n6331_1
.sym 77863 soc.cpu.reg_op2[21]
.sym 77864 soc.cpu.reg_op1[21]
.sym 77867 soc.cpu.reg_op2[21]
.sym 77868 soc.cpu.reg_op1[21]
.sym 77869 $false
.sym 77870 $false
.sym 77873 $abc$61454$n4712
.sym 77874 $abc$61454$n4054
.sym 77875 $abc$61454$n6643
.sym 77876 $abc$61454$n6642
.sym 77880 $abc$61454$n6375
.sym 77881 $abc$61454$n6506_1
.sym 77882 $abc$61454$n6507
.sym 77883 $abc$61454$n6501
.sym 77884 $abc$61454$n6376
.sym 77885 $abc$61454$n6451
.sym 77886 $abc$61454$n6452
.sym 77887 soc.cpu.pcpi_div.dividend[16]
.sym 77954 soc.cpu.reg_op1[17]
.sym 77955 $abc$61454$n8696
.sym 77956 $abc$61454$n5778
.sym 77957 $false
.sym 77960 $abc$61454$n6330_1
.sym 77961 soc.cpu.reg_op2[19]
.sym 77962 soc.cpu.reg_op1[19]
.sym 77963 $abc$61454$n6622
.sym 77966 $abc$61454$n6330_1
.sym 77967 $abc$61454$n6331_1
.sym 77968 soc.cpu.reg_op2[17]
.sym 77969 soc.cpu.reg_op1[17]
.sym 77972 soc.cpu.reg_op1[31]
.sym 77973 soc.cpu.reg_op2[31]
.sym 77974 $abc$61454$n6331_1
.sym 77975 $false
.sym 77978 $abc$61454$n6330_1
.sym 77979 $abc$61454$n4054
.sym 77980 soc.cpu.reg_op2[31]
.sym 77981 soc.cpu.reg_op1[31]
.sym 77984 $abc$61454$n6738_1
.sym 77985 $abc$61454$n6739_1
.sym 77986 $abc$61454$n6741_1
.sym 77987 $abc$61454$n6740_1
.sym 77990 $abc$61454$n4711
.sym 77991 $abc$61454$n4054
.sym 77992 $abc$61454$n6598
.sym 77993 $abc$61454$n6597
.sym 78003 $abc$61454$n6635
.sym 78004 $abc$61454$n6640
.sym 78005 $abc$61454$n6447
.sym 78006 $abc$61454$n6676_1
.sym 78007 $abc$61454$n6443
.sym 78008 $abc$61454$n6372
.sym 78009 soc.cpu.alu_out_q[1]
.sym 78010 soc.cpu.alu_out_q[21]
.sym 78077 soc.cpu.reg_op2[3]
.sym 78078 $abc$61454$n6478
.sym 78079 $abc$61454$n6355
.sym 78080 $abc$61454$n6588
.sym 78083 $abc$61454$n6329_1
.sym 78084 soc.cpu.reg_op2[4]
.sym 78085 $false
.sym 78086 $false
.sym 78089 soc.cpu.reg_op2[3]
.sym 78090 $abc$61454$n6478
.sym 78091 $abc$61454$n6355
.sym 78092 $abc$61454$n6440
.sym 78095 soc.cpu.reg_op2[4]
.sym 78096 $abc$61454$n6341
.sym 78097 $abc$61454$n6588
.sym 78098 $abc$61454$n6595
.sym 78101 soc.cpu.reg_op2[3]
.sym 78102 $abc$61454$n6587_1
.sym 78103 $abc$61454$n6373
.sym 78104 $abc$61454$n6596
.sym 78107 $abc$61454$n4054
.sym 78108 $abc$61454$n6331_1
.sym 78109 soc.cpu.reg_op2[19]
.sym 78110 soc.cpu.reg_op1[19]
.sym 78113 $abc$61454$n6587_1
.sym 78114 $abc$61454$n6547_1
.sym 78115 $abc$61454$n6715
.sym 78116 $abc$61454$n6719
.sym 78119 $abc$61454$n6599
.sym 78120 $abc$61454$n6594
.sym 78121 $false
.sym 78122 $false
.sym 78123 $true
.sym 78124 clk_16mhz$2$2
.sym 78125 $false
.sym 78126 $abc$61454$n6426
.sym 78127 $abc$61454$n6435
.sym 78128 $abc$61454$n6528
.sym 78129 $abc$61454$n6418
.sym 78130 $abc$61454$n6436
.sym 78131 $abc$61454$n6483_1
.sym 78132 $abc$61454$n6425
.sym 78133 soc.cpu.alu_out_q[4]
.sym 78200 $abc$61454$n6615
.sym 78201 $abc$61454$n6619
.sym 78202 $abc$61454$n6621
.sym 78203 $false
.sym 78206 $abc$61454$n6528
.sym 78207 $abc$61454$n6418
.sym 78208 soc.cpu.reg_op2[3]
.sym 78209 $false
.sym 78212 $abc$61454$n6577_1
.sym 78213 $abc$61454$n6483_1
.sym 78214 soc.cpu.reg_op2[3]
.sym 78215 $false
.sym 78218 $abc$61454$n6587_1
.sym 78219 $abc$61454$n6527_1
.sym 78220 $abc$61454$n6696
.sym 78221 $abc$61454$n6700
.sym 78224 soc.cpu.reg_op2[3]
.sym 78225 $abc$61454$n6418
.sym 78226 $abc$61454$n6335
.sym 78227 $abc$61454$n6421_1
.sym 78230 $abc$61454$n6616
.sym 78231 $abc$61454$n6528
.sym 78232 soc.cpu.reg_op2[3]
.sym 78233 $abc$61454$n6335
.sym 78236 soc.cpu.reg_op2[3]
.sym 78237 $abc$61454$n6587_1
.sym 78238 $abc$61454$n6418
.sym 78239 $abc$61454$n6620
.sym 78242 $abc$61454$n6335
.sym 78243 $abc$61454$n6538_1
.sym 78244 $abc$61454$n6535_1
.sym 78245 $abc$61454$n6542_1
.sym 78246 $true
.sym 78247 clk_16mhz$2$2
.sym 78248 $false
.sym 78249 $abc$61454$n6493_1
.sym 78250 $abc$61454$n6583_1
.sym 78251 $abc$61454$n6704
.sym 78252 $abc$61454$n6589_1
.sym 78253 $abc$61454$n6582
.sym 78254 soc.cpu.alu_out_q[28]
.sym 78255 soc.cpu.alu_out_q[9]
.sym 78256 soc.cpu.alu_out_q[8]
.sym 78323 $abc$61454$n6539_1
.sym 78324 $abc$61454$n6427
.sym 78325 soc.cpu.reg_op2[3]
.sym 78326 $false
.sym 78329 $abc$61454$n6540
.sym 78330 $abc$61454$n6495_1
.sym 78331 soc.cpu.reg_op2[2]
.sym 78332 $false
.sym 78335 $abc$61454$n6429
.sym 78336 $abc$61454$n6396_1
.sym 78337 soc.cpu.reg_op2[1]
.sym 78338 $false
.sym 78341 $abc$61454$n6539_1
.sym 78342 $abc$61454$n6627
.sym 78343 soc.cpu.reg_op2[4]
.sym 78344 soc.cpu.reg_op2[3]
.sym 78347 $abc$61454$n6495_1
.sym 78348 $abc$61454$n6428
.sym 78349 soc.cpu.reg_op2[2]
.sym 78350 $false
.sym 78353 $abc$61454$n6396_1
.sym 78354 $abc$61454$n6305
.sym 78355 soc.cpu.reg_op2[1]
.sym 78356 $false
.sym 78359 soc.cpu.reg_op2[1]
.sym 78360 $abc$61454$n6305
.sym 78361 $abc$61454$n6428
.sym 78362 soc.cpu.reg_op2[2]
.sym 78365 soc.cpu.reg_op1[2]
.sym 78366 soc.cpu.reg_op1[1]
.sym 78367 soc.cpu.reg_op2[0]
.sym 78368 $false
.sym 78372 $abc$61454$n6646
.sym 78373 $abc$61454$n6541_1
.sym 78374 $abc$61454$n6606
.sym 78375 $abc$61454$n6562_1
.sym 78376 $abc$61454$n6686_1
.sym 78377 $abc$61454$n6540
.sym 78378 $abc$61454$n6563_1
.sym 78379 soc.cpu.alu_out_q[25]
.sym 78446 $abc$61454$n6395
.sym 78447 soc.cpu.reg_op2[3]
.sym 78448 soc.cpu.reg_op2[2]
.sym 78449 $abc$61454$n6587_1
.sym 78452 soc.cpu.reg_op1[10]
.sym 78453 soc.cpu.reg_op1[9]
.sym 78454 soc.cpu.reg_op2[0]
.sym 78455 $false
.sym 78458 $abc$61454$n6468
.sym 78459 soc.cpu.reg_op2[3]
.sym 78460 $abc$61454$n6587_1
.sym 78461 $abc$61454$n6651
.sym 78464 $abc$61454$n6518_1
.sym 78465 $abc$61454$n6469
.sym 78466 soc.cpu.reg_op2[2]
.sym 78467 $false
.sym 78470 $abc$61454$n6605
.sym 78471 $abc$61454$n6609
.sym 78472 $abc$61454$n6610
.sym 78473 $false
.sym 78476 $abc$61454$n6469
.sym 78477 $abc$61454$n6395
.sym 78478 soc.cpu.reg_op2[2]
.sym 78479 $false
.sym 78482 $abc$61454$n6606
.sym 78483 $abc$61454$n6517_1
.sym 78484 soc.cpu.reg_op2[3]
.sym 78485 $abc$61454$n6335
.sym 78488 $abc$61454$n6519
.sym 78489 $abc$61454$n6496
.sym 78490 soc.cpu.reg_op2[1]
.sym 78491 $false
.sym 78495 $abc$61454$n6340_1
.sym 78496 $abc$61454$n6580_1
.sym 78497 $abc$61454$n6510
.sym 78498 $abc$61454$n6434
.sym 78499 $abc$61454$n6509_1
.sym 78500 $abc$61454$n6511_1
.sym 78501 $abc$61454$n6341
.sym 78502 soc.cpu.alu_out_q[5]
.sym 78569 soc.cpu.reg_op1[8]
.sym 78570 soc.cpu.reg_op1[7]
.sym 78571 soc.cpu.reg_op2[0]
.sym 78572 $false
.sym 78575 soc.cpu.reg_op1[6]
.sym 78576 soc.cpu.reg_op1[5]
.sym 78577 soc.cpu.reg_op2[0]
.sym 78578 $false
.sym 78581 $abc$61454$n6496
.sym 78582 $abc$61454$n6470
.sym 78583 soc.cpu.reg_op2[1]
.sym 78584 $false
.sym 78587 soc.cpu.reg_op1[4]
.sym 78588 soc.cpu.reg_op1[3]
.sym 78589 soc.cpu.reg_op2[0]
.sym 78590 $false
.sym 78593 $abc$61454$n6478
.sym 78594 $abc$61454$n6355
.sym 78595 $abc$61454$n6477
.sym 78596 soc.cpu.reg_op2[3]
.sym 78599 $abc$61454$n6470
.sym 78600 $abc$61454$n6429
.sym 78601 soc.cpu.reg_op2[1]
.sym 78602 $false
.sym 78605 soc.cpu.reg_op2[4]
.sym 78606 $abc$61454$n6555
.sym 78607 $abc$61454$n6588
.sym 78608 $abc$61454$n6714
.sym 78611 $abc$61454$n6645
.sym 78612 $abc$61454$n6646
.sym 78613 $abc$61454$n6650
.sym 78614 $false
.sym 78615 $true
.sym 78616 clk_16mhz$2$2
.sym 78617 $false
.sym 78618 $abc$61454$n6444_1
.sym 78619 $abc$61454$n6555
.sym 78620 $abc$61454$n6479
.sym 78621 $abc$61454$n6349
.sym 78622 $abc$61454$n6556_1
.sym 78623 $abc$61454$n6554_1
.sym 78624 $abc$61454$n6446
.sym 78625 $abc$61454$n6445
.sym 78692 $abc$61454$n5115_1
.sym 78693 $abc$61454$n6354
.sym 78694 $false
.sym 78695 $false
.sym 78698 soc.cpu.reg_op2[1]
.sym 78699 $abc$61454$n6354
.sym 78700 $abc$61454$n6355
.sym 78701 $false
.sym 78704 $abc$61454$n6355
.sym 78705 $abc$61454$n6354
.sym 78706 $abc$61454$n6356
.sym 78707 soc.cpu.reg_op2[1]
.sym 78710 soc.cpu.reg_op2[0]
.sym 78711 soc.cpu.reg_op1[31]
.sym 78712 $false
.sym 78713 $false
.sym 78716 $abc$61454$n6407
.sym 78717 $abc$61454$n6405
.sym 78718 soc.cpu.reg_op2[2]
.sym 78719 $false
.sym 78722 $abc$61454$n6356
.sym 78723 $abc$61454$n6352
.sym 78724 soc.cpu.reg_op2[1]
.sym 78725 $false
.sym 78728 $abc$61454$n6408_1
.sym 78729 $abc$61454$n6407
.sym 78730 soc.cpu.reg_op2[2]
.sym 78731 $false
.sym 78734 soc.cpu.reg_op1[29]
.sym 78735 soc.cpu.reg_op1[30]
.sym 78736 soc.cpu.reg_op2[0]
.sym 78737 $false
.sym 78741 $abc$61454$n6347
.sym 78742 $abc$61454$n6346
.sym 78743 $abc$61454$n6480
.sym 78744 $abc$61454$n6343
.sym 78745 $abc$61454$n6342_1
.sym 78746 $abc$61454$n6404
.sym 78747 $abc$61454$n6345
.sym 78748 $abc$61454$n6481_1
.sym 78815 soc.cpu.reg_op1[23]
.sym 78816 soc.cpu.reg_op1[24]
.sym 78817 soc.cpu.reg_op2[0]
.sym 78818 $false
.sym 78821 soc.cpu.reg_op1[27]
.sym 78822 soc.cpu.reg_op1[28]
.sym 78823 soc.cpu.reg_op2[0]
.sym 78824 $false
.sym 78827 $abc$61454$n6405
.sym 78828 $abc$61454$n6404
.sym 78829 soc.cpu.reg_op2[2]
.sym 78830 $false
.sym 78833 soc.cpu.reg_op1[25]
.sym 78834 soc.cpu.reg_op1[26]
.sym 78835 soc.cpu.reg_op2[0]
.sym 78836 $false
.sym 78845 $abc$61454$n6351
.sym 78846 $abc$61454$n6348
.sym 78847 soc.cpu.reg_op2[1]
.sym 78848 $false
.sym 78851 $abc$61454$n6352
.sym 78852 $abc$61454$n6351
.sym 78853 soc.cpu.reg_op2[1]
.sym 78854 $false
.sym 78857 soc.cpu.pcpi_mul.pcpi_wait
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $true
.sym 78862 clk_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$61454$n6414
.sym 78866 $abc$61454$n6344_1
.sym 78867 $abc$61454$n6416
.sym 78868 $abc$61454$n6364
.sym 78870 soc.cpu.mem_wdata[15]
.sym 78871 soc.cpu.mem_wdata[0]
.sym 78938 soc.cpu.mem_do_rdata
.sym 78939 $abc$61454$n4804
.sym 78940 $abc$61454$n8262
.sym 78941 soc.cpu.mem_la_read
.sym 78944 soc.cpu.mem_do_rdata
.sym 78945 soc.cpu.mem_la_read
.sym 78946 soc.cpu.mem_xfer
.sym 78947 $abc$61454$n4682
.sym 78950 soc.cpu.clear_prefetched_high_word
.sym 78951 $abc$61454$n3954
.sym 78952 soc.cpu.prefetched_high_word
.sym 78953 $abc$61454$n4678
.sym 78956 $abc$61454$n8263_1
.sym 78957 soc.cpu.mem_xfer
.sym 78958 $abc$61454$n4682
.sym 78959 $abc$61454$n4532
.sym 78962 soc.cpu.clear_prefetched_high_word
.sym 78963 $abc$61454$n3954
.sym 78964 soc.cpu.mem_do_rinst
.sym 78965 soc.cpu.prefetched_high_word
.sym 78968 soc.cpu.clear_prefetched_high_word
.sym 78969 soc.cpu.prefetched_high_word
.sym 78970 $abc$61454$n3954
.sym 78971 $false
.sym 78974 soc.cpu.clear_prefetched_high_word
.sym 78975 $abc$61454$n8093_1
.sym 78976 $abc$61454$n4532
.sym 78977 $false
.sym 78980 $abc$61454$n4804
.sym 78981 $abc$61454$n4532
.sym 78982 $false
.sym 78983 $false
.sym 78984 $abc$61454$n4557
.sym 78985 clk_16mhz$2$2
.sym 78986 soc.cpu.clear_prefetched_high_word
.sym 78987 $abc$61454$n4562
.sym 78988 $abc$61454$n4684
.sym 78989 $abc$61454$n8088
.sym 78990 $abc$61454$n4026
.sym 78991 $abc$61454$n4685_1
.sym 78992 $abc$61454$n4682
.sym 78993 soc.cpu.mem_state[0]
.sym 78994 soc.cpu.mem_state[1]
.sym 79061 $abc$61454$n4679_1
.sym 79062 $abc$61454$n4026
.sym 79063 $false
.sym 79064 $false
.sym 79067 soc.cpu.mem_do_wdata
.sym 79068 $abc$61454$n4027
.sym 79069 $abc$61454$n4026
.sym 79070 $false
.sym 79073 soc.cpu.mem_valid
.sym 79074 $abc$61454$n4679_1
.sym 79075 soc.cpu.mem_do_wdata
.sym 79076 $false
.sym 79079 soc.cpu.trap
.sym 79080 $abc$61454$n4814_1
.sym 79081 $false
.sym 79082 $false
.sym 79085 $abc$61454$n4028
.sym 79086 soc.cpu.mem_do_rinst
.sym 79087 soc.cpu.mem_xfer
.sym 79088 $abc$61454$n4025
.sym 79091 soc.cpu.mem_do_rdata
.sym 79092 soc.cpu.mem_do_rinst
.sym 79093 $false
.sym 79094 $false
.sym 79097 soc.cpu.mem_do_prefetch
.sym 79098 $abc$61454$n4027
.sym 79099 $false
.sym 79100 $false
.sym 79103 resetn$2
.sym 79104 $abc$61454$n4026
.sym 79105 soc.cpu.mem_do_wdata
.sym 79106 $false
.sym 79110 $abc$61454$n4304
.sym 79111 $abc$61454$n4572
.sym 79112 $abc$61454$n4690_1
.sym 79113 $abc$61454$n4689_1
.sym 79114 $abc$61454$n5798
.sym 79115 $abc$61454$n4028
.sym 79116 $abc$61454$n4687
.sym 79117 soc.cpu.mem_valid
.sym 79184 soc.spimemio.config_qspi
.sym 79185 soc.spimemio.config_ddr
.sym 79186 $abc$61454$n4300
.sym 79187 soc.spimemio.state[12]
.sym 79190 soc.cpu.mem_xfer
.sym 79191 $abc$61454$n4682
.sym 79192 $abc$61454$n4532
.sym 79193 $false
.sym 79196 $abc$61454$n1271
.sym 79197 $abc$61454$n4304
.sym 79198 $abc$61454$n4294
.sym 79199 soc.spimemio.state[2]
.sym 79202 $abc$61454$n4267
.sym 79203 $abc$61454$n4298
.sym 79204 $abc$61454$n1271
.sym 79205 soc.spimemio.state[9]
.sym 79208 $abc$61454$n4295
.sym 79209 $abc$61454$n4265
.sym 79210 $false
.sym 79211 $false
.sym 79214 $abc$61454$n4295
.sym 79215 soc.spimemio.jump
.sym 79216 $false
.sym 79217 $false
.sym 79220 soc.spimemio.state[2]
.sym 79221 $abc$61454$n4300
.sym 79222 $abc$61454$n4491
.sym 79223 $abc$61454$n4490
.sym 79226 $abc$61454$n4294
.sym 79227 soc.spimemio.state[1]
.sym 79228 $abc$61454$n4306
.sym 79229 $false
.sym 79230 $true
.sym 79231 clk_16mhz$2$2
.sym 79232 $false
.sym 79233 $abc$61454$n4768
.sym 79234 $abc$61454$n4766_1
.sym 79235 $abc$61454$n4767
.sym 79236 $abc$61454$n4761
.sym 79237 $abc$61454$n4795
.sym 79238 soc.spimemio.din_data[5]
.sym 79239 soc.spimemio.din_data[0]
.sym 79240 soc.spimemio.din_data[6]
.sym 79307 soc.spimemio.din_data[0]
.sym 79308 $abc$61454$n4756
.sym 79309 $abc$61454$n4794
.sym 79310 $abc$61454$n4793
.sym 79313 soc.cpu.trap
.sym 79314 resetn$2
.sym 79315 $false
.sym 79316 $false
.sym 79319 soc.spimemio.xfer.xfer_tag_q[0]
.sym 79320 $abc$61454$n4910
.sym 79321 $abc$61454$n4239
.sym 79322 $false
.sym 79325 soc.cpu.mem_addr[8]
.sym 79326 soc.spimemio.state[6]
.sym 79327 soc.spimemio.state[2]
.sym 79328 $abc$61454$n4758_1
.sym 79331 soc.spimemio.config_ddr
.sym 79332 soc.spimemio.config_qspi
.sym 79333 soc.spimemio.state[2]
.sym 79334 $abc$61454$n4758_1
.sym 79337 $abc$61454$n4267
.sym 79338 soc.spimemio.state[9]
.sym 79339 $false
.sym 79340 $false
.sym 79343 $abc$61454$n1271
.sym 79344 soc.spimemio.jump
.sym 79345 soc.spimemio.config_cont
.sym 79346 $false
.sym 79349 soc.cpu.mem_la_read
.sym 79350 $false
.sym 79351 $false
.sym 79352 $false
.sym 79353 $abc$61454$n4559
.sym 79354 clk_16mhz$2$2
.sym 79355 $abc$61454$n4533
.sym 79356 $abc$61454$n4773
.sym 79357 $abc$61454$n4764_1
.sym 79358 $abc$61454$n4763_1
.sym 79359 $abc$61454$n4770
.sym 79360 $abc$61454$n4772_1
.sym 79361 $abc$61454$n4771
.sym 79362 $abc$61454$n4762
.sym 79363 soc.spimemio.din_data[4]
.sym 79430 soc.spimemio.state[12]
.sym 79431 soc.cpu.mem_addr[7]
.sym 79432 soc.spimemio.state[1]
.sym 79433 $abc$61454$n4295
.sym 79436 soc.spimemio.din_data[2]
.sym 79437 soc.cpu.mem_addr[18]
.sym 79438 $abc$61454$n4267
.sym 79439 soc.spimemio.state[9]
.sym 79442 soc.spimemio.din_data[3]
.sym 79443 $abc$61454$n4756
.sym 79444 $abc$61454$n4778
.sym 79445 $false
.sym 79448 soc.cpu.mem_addr[11]
.sym 79449 soc.spimemio.state[6]
.sym 79450 $abc$61454$n4757
.sym 79451 $false
.sym 79454 soc.cpu.mem_addr[23]
.sym 79455 $abc$61454$n4607_1
.sym 79456 $abc$61454$n4757
.sym 79457 $abc$61454$n4755
.sym 79460 soc.cpu.mem_addr[15]
.sym 79461 soc.spimemio.state[6]
.sym 79462 $abc$61454$n4756
.sym 79463 soc.spimemio.din_data[7]
.sym 79466 soc.spimemio.state[1]
.sym 79467 soc.spimemio.cfgreg_do[16]
.sym 79468 $abc$61454$n4607_1
.sym 79469 soc.cpu.mem_addr[16]
.sym 79472 $abc$61454$n4754
.sym 79473 $abc$61454$n4759
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$61454$n4744
.sym 79477 clk_16mhz$2$2
.sym 79478 $false
.sym 79479 $abc$61454$n3908
.sym 79480 $abc$61454$n3892
.sym 79481 $abc$61454$n3893
.sym 79482 $abc$61454$n3907
.sym 79483 $abc$61454$n3894
.sym 79485 $abc$61454$n3911
.sym 79486 soc.simpleuart.cfg_divider[14]
.sym 79559 $abc$61454$n4208
.sym 79560 $abc$61454$n3985
.sym 79561 $abc$61454$n4210
.sym 79562 $abc$61454$n4211
.sym 79571 soc.spimemio.valid
.sym 79572 $abc$61454$n3959
.sym 79573 iomem_rdata[21]
.sym 79574 $abc$61454$n3900
.sym 79577 $abc$61454$n3898
.sym 79578 soc.simpleuart.cfg_divider[16]
.sym 79579 $abc$61454$n3885
.sym 79580 soc.spimemio.cfgreg_do[16]
.sym 79583 $abc$61454$n4183
.sym 79584 soc.spimemio.rdata[21]
.sym 79585 $abc$61454$n3900
.sym 79586 $abc$61454$n8031_1
.sym 79589 $abc$61454$n3900
.sym 79590 iomem_rdata[23]
.sym 79591 $false
.sym 79592 $false
.sym 79595 gpio[21]
.sym 79596 $false
.sym 79597 $false
.sym 79598 $false
.sym 79599 $abc$61454$n4811
.sym 79600 clk_16mhz$2$2
.sym 79601 $abc$61454$n4813
.sym 79602 $abc$61454$n3885
.sym 79604 $abc$61454$n3902
.sym 79605 $abc$61454$n4145
.sym 79606 $abc$61454$n3895
.sym 79607 $abc$61454$n3898
.sym 79608 $abc$61454$n3912
.sym 79688 soc.memory.rdata[21]
.sym 79689 soc.ram_ready
.sym 79690 $abc$61454$n3987
.sym 79691 $abc$61454$n4184
.sym 79694 $abc$61454$n3898
.sym 79695 soc.cpu.mem_wstrb[2]
.sym 79696 resetn$2
.sym 79697 $false
.sym 79700 $abc$61454$n3898
.sym 79701 soc.simpleuart.cfg_divider[21]
.sym 79702 $abc$61454$n3885
.sym 79703 soc.spimemio.config_qspi
.sym 79706 soc.cpu.mem_wdata[21]
.sym 79707 $false
.sym 79708 $false
.sym 79709 $false
.sym 79712 soc.cpu.mem_wdata[16]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79722 $abc$61454$n4707
.sym 79723 clk_16mhz$2$2
.sym 79724 $abc$61454$n17$2
.sym 79725 $abc$61454$n4219
.sym 79727 $abc$61454$n5027
.sym 79729 $abc$61454$n5022
.sym 79730 $abc$61454$n5692
.sym 79731 soc.simpleuart.recv_buf_valid
.sym 79811 $false
.sym 79812 soc.cpu.timer[7]
.sym 79813 $false
.sym 79814 $auto$alumacc.cc:474:replace_alu$7495.C[7]
.sym 79817 $false
.sym 79818 soc.cpu.timer[5]
.sym 79819 $false
.sym 79820 $auto$alumacc.cc:474:replace_alu$7495.C[5]
.sym 79823 soc.cpu.mem_wdata[16]
.sym 79824 $false
.sym 79825 $false
.sym 79826 $false
.sym 79841 soc.cpu.mem_wdata[21]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$61454$n4669
.sym 79846 clk_16mhz$2$2
.sym 79847 $abc$61454$n17$2
.sym 79850 $auto$alumacc.cc:474:replace_alu$7495.C[2]
.sym 79851 $auto$alumacc.cc:474:replace_alu$7495.C[3]
.sym 79852 $auto$alumacc.cc:474:replace_alu$7495.C[4]
.sym 79853 $auto$alumacc.cc:474:replace_alu$7495.C[5]
.sym 79854 $auto$alumacc.cc:474:replace_alu$7495.C[6]
.sym 79855 $auto$alumacc.cc:474:replace_alu$7495.C[7]
.sym 79928 $abc$61454$n3898
.sym 79929 soc.simpleuart.cfg_divider[23]
.sym 79930 $abc$61454$n3987
.sym 79931 $abc$61454$n4209
.sym 79934 $false
.sym 79935 soc.cpu.timer[4]
.sym 79936 $false
.sym 79937 $auto$alumacc.cc:474:replace_alu$7495.C[4]
.sym 79940 $false
.sym 79941 soc.cpu.timer[2]
.sym 79942 $false
.sym 79943 $auto$alumacc.cc:474:replace_alu$7495.C[2]
.sym 79952 $false
.sym 79953 soc.cpu.timer[8]
.sym 79954 $false
.sym 79955 $auto$alumacc.cc:474:replace_alu$7495.C[8]
.sym 79958 soc.simpleuart.recv_buf_data[6]
.sym 79959 soc.simpleuart.recv_buf_valid
.sym 79960 $false
.sym 79961 $false
.sym 79964 soc.cpu.mem_wordsize[2]
.sym 79965 soc.cpu.reg_op2[18]
.sym 79966 soc.cpu.mem_wordsize[0]
.sym 79967 soc.cpu.reg_op2[2]
.sym 79968 $abc$61454$n4565
.sym 79969 clk_16mhz$2$2
.sym 79970 $false
.sym 79971 $auto$alumacc.cc:474:replace_alu$7495.C[8]
.sym 79972 $auto$alumacc.cc:474:replace_alu$7495.C[9]
.sym 79973 $auto$alumacc.cc:474:replace_alu$7495.C[10]
.sym 79974 $auto$alumacc.cc:474:replace_alu$7495.C[11]
.sym 79975 $auto$alumacc.cc:474:replace_alu$7495.C[12]
.sym 79976 $auto$alumacc.cc:474:replace_alu$7495.C[13]
.sym 79977 $auto$alumacc.cc:474:replace_alu$7495.C[14]
.sym 79978 $auto$alumacc.cc:474:replace_alu$7495.C[15]
.sym 80051 $false
.sym 80052 soc.cpu.timer[11]
.sym 80053 $false
.sym 80054 $auto$alumacc.cc:474:replace_alu$7495.C[11]
.sym 80057 $false
.sym 80058 soc.cpu.timer[12]
.sym 80059 $false
.sym 80060 $auto$alumacc.cc:474:replace_alu$7495.C[12]
.sym 80063 $false
.sym 80064 soc.cpu.timer[10]
.sym 80065 $false
.sym 80066 $auto$alumacc.cc:474:replace_alu$7495.C[10]
.sym 80069 $false
.sym 80070 soc.cpu.timer[21]
.sym 80071 $false
.sym 80072 $auto$alumacc.cc:474:replace_alu$7495.C[21]
.sym 80075 soc.memory.rdata[23]
.sym 80076 soc.ram_ready
.sym 80077 $false
.sym 80078 $false
.sym 80081 $false
.sym 80082 soc.cpu.timer[13]
.sym 80083 $false
.sym 80084 $auto$alumacc.cc:474:replace_alu$7495.C[13]
.sym 80087 $false
.sym 80088 soc.cpu.timer[22]
.sym 80089 $false
.sym 80090 $auto$alumacc.cc:474:replace_alu$7495.C[22]
.sym 80094 $auto$alumacc.cc:474:replace_alu$7495.C[16]
.sym 80095 $auto$alumacc.cc:474:replace_alu$7495.C[17]
.sym 80096 $auto$alumacc.cc:474:replace_alu$7495.C[18]
.sym 80097 $auto$alumacc.cc:474:replace_alu$7495.C[19]
.sym 80098 $auto$alumacc.cc:474:replace_alu$7495.C[20]
.sym 80099 $auto$alumacc.cc:474:replace_alu$7495.C[21]
.sym 80100 $auto$alumacc.cc:474:replace_alu$7495.C[22]
.sym 80101 $auto$alumacc.cc:474:replace_alu$7495.C[23]
.sym 80168 $false
.sym 80169 soc.cpu.timer[17]
.sym 80170 $false
.sym 80171 $auto$alumacc.cc:474:replace_alu$7495.C[17]
.sym 80174 $false
.sym 80175 soc.cpu.timer[23]
.sym 80176 $false
.sym 80177 $auto$alumacc.cc:474:replace_alu$7495.C[23]
.sym 80180 soc.cpu.timer[24]
.sym 80181 soc.cpu.timer[27]
.sym 80182 $abc$61454$n5561_1
.sym 80183 $false
.sym 80186 soc.cpu.timer[16]
.sym 80187 soc.cpu.timer[19]
.sym 80188 $abc$61454$n5560_1
.sym 80189 $abc$61454$n5562_1
.sym 80192 soc.cpu.timer[28]
.sym 80193 soc.cpu.timer[29]
.sym 80194 soc.cpu.timer[30]
.sym 80195 soc.cpu.timer[31]
.sym 80198 soc.cpu.timer[20]
.sym 80199 soc.cpu.timer[21]
.sym 80200 soc.cpu.timer[22]
.sym 80201 soc.cpu.timer[23]
.sym 80210 $false
.sym 80211 soc.cpu.timer[16]
.sym 80212 $false
.sym 80213 $auto$alumacc.cc:474:replace_alu$7495.C[16]
.sym 80217 $auto$alumacc.cc:474:replace_alu$7495.C[24]
.sym 80218 $auto$alumacc.cc:474:replace_alu$7495.C[25]
.sym 80219 $auto$alumacc.cc:474:replace_alu$7495.C[26]
.sym 80220 $auto$alumacc.cc:474:replace_alu$7495.C[27]
.sym 80221 $auto$alumacc.cc:474:replace_alu$7495.C[28]
.sym 80222 $auto$alumacc.cc:474:replace_alu$7495.C[29]
.sym 80223 $auto$alumacc.cc:474:replace_alu$7495.C[30]
.sym 80224 $abc$61454$n5064
.sym 80297 $false
.sym 80298 soc.cpu.timer[26]
.sym 80299 $false
.sym 80300 $auto$alumacc.cc:474:replace_alu$7495.C[26]
.sym 80309 $false
.sym 80310 soc.cpu.timer[29]
.sym 80311 $false
.sym 80312 $auto$alumacc.cc:474:replace_alu$7495.C[29]
.sym 80327 $false
.sym 80328 soc.cpu.timer[24]
.sym 80329 $false
.sym 80330 $auto$alumacc.cc:474:replace_alu$7495.C[24]
.sym 80333 $false
.sym 80334 soc.cpu.timer[28]
.sym 80335 $false
.sym 80336 $auto$alumacc.cc:474:replace_alu$7495.C[28]
.sym 80342 $abc$61454$n4852_1
.sym 80343 $abc$61454$n7452
.sym 80344 $abc$61454$n7447
.sym 80347 $abc$61454$n7451
.sym 80376 $true
.sym 80413 soc.simpleuart.recv_state[0]$2
.sym 80414 $false
.sym 80415 soc.simpleuart.recv_state[0]
.sym 80416 $false
.sym 80417 $false
.sym 80419 $auto$alumacc.cc:474:replace_alu$7537.C[2]
.sym 80421 $false
.sym 80422 soc.simpleuart.recv_state[1]
.sym 80425 $auto$alumacc.cc:474:replace_alu$7537.C[3]
.sym 80426 $false
.sym 80427 $false
.sym 80428 soc.simpleuart.recv_state[2]
.sym 80429 $auto$alumacc.cc:474:replace_alu$7537.C[2]
.sym 80432 $false
.sym 80433 $false
.sym 80434 soc.simpleuart.recv_state[3]
.sym 80435 $auto$alumacc.cc:474:replace_alu$7537.C[3]
.sym 80438 soc.simpleuart.recv_state[2]
.sym 80439 soc.simpleuart.recv_state[0]
.sym 80440 soc.simpleuart.recv_state[3]
.sym 80441 soc.simpleuart.recv_state[1]
.sym 80444 soc.simpleuart.recv_state[1]
.sym 80445 soc.simpleuart.recv_state[2]
.sym 80446 soc.simpleuart.recv_state[3]
.sym 80447 $false
.sym 80450 $abc$61454$n4852_1
.sym 80451 $abc$61454$n9851
.sym 80452 $false
.sym 80453 $false
.sym 80456 $abc$61454$n4853
.sym 80457 $abc$61454$n9853
.sym 80458 $abc$61454$n4681
.sym 80459 $abc$61454$n4850
.sym 80460 $abc$61454$n4679
.sym 80461 clk_16mhz$2$2
.sym 80462 $abc$61454$n17$2
.sym 80499 $true
.sym 80536 soc.cpu.pcpi_timeout_counter[0]$2
.sym 80537 $false
.sym 80538 soc.cpu.pcpi_timeout_counter[0]
.sym 80539 $false
.sym 80540 $false
.sym 80542 $auto$alumacc.cc:474:replace_alu$7492.C[2]$2
.sym 80544 soc.cpu.pcpi_timeout_counter[1]
.sym 80545 $true$2
.sym 80548 $auto$alumacc.cc:474:replace_alu$7492.C[3]
.sym 80550 soc.cpu.pcpi_timeout_counter[2]
.sym 80551 $true$2
.sym 80552 $auto$alumacc.cc:474:replace_alu$7492.C[2]$2
.sym 80555 $false
.sym 80556 soc.cpu.pcpi_timeout_counter[3]
.sym 80557 $false
.sym 80558 $auto$alumacc.cc:474:replace_alu$7492.C[3]
.sym 80561 $false
.sym 80562 soc.cpu.pcpi_timeout_counter[2]
.sym 80563 $false
.sym 80564 $auto$alumacc.cc:474:replace_alu$7492.C[2]
.sym 80579 $false
.sym 80580 soc.cpu.pcpi_timeout_counter[0]
.sym 80581 $false
.sym 80582 $false
.sym 80583 $abc$61454$n4582
.sym 80584 clk_16mhz$2$2
.sym 80585 $abc$61454$n3
.sym 80678 $false
.sym 80679 $false
.sym 80680 soc.simpleuart.recv_state[0]
.sym 80681 $false
.sym 80684 pin_2$2
.sym 80685 $abc$61454$n7771
.sym 80686 soc.simpleuart.recv_state[0]
.sym 80687 $abc$61454$n4853
.sym 80690 resetn$2
.sym 80691 $abc$61454$n4852_1
.sym 80692 $abc$61454$n4681
.sym 80693 $false
.sym 80696 $abc$61454$n4852_1
.sym 80697 $abc$61454$n9847
.sym 80698 $abc$61454$n7445
.sym 80699 $false
.sym 80706 $abc$61454$n4679
.sym 80707 clk_16mhz$2$2
.sym 80708 $abc$61454$n17$2
.sym 80713 soc.cpu.pcpi_mul.mul_counter[0]
.sym 80789 soc.cpu.pcpi_mul.mul_counter[0]
.sym 80790 soc.cpu.pcpi_mul.mul_waiting$2
.sym 80791 resetn$2
.sym 80792 $false
.sym 80795 soc.cpu.pcpi_mul.mul_counter[1]
.sym 80796 $false
.sym 80797 $false
.sym 80798 $false
.sym 80829 $abc$61454$n4763
.sym 80830 clk_16mhz$2$2
.sym 80831 soc.cpu.pcpi_mul.mul_waiting$2
.sym 81060 $abc$61454$n10598
.sym 81061 $abc$61454$n6399_1
.sym 81062 $abc$61454$n10600
.sym 81063 $abc$61454$n6423_1
.sym 81064 $abc$61454$n6453
.sym 81065 $abc$61454$n6473
.sym 81066 $abc$61454$n10568
.sym 81067 soc.cpu.pcpi_div.quotient_msk[21]
.sym 81170 soc.cpu.reg_op1[2]
.sym 81171 $abc$61454$n8681
.sym 81172 $abc$61454$n5778
.sym 81173 $false
.sym 81182 soc.cpu.pcpi_div.quotient_msk[22]
.sym 81183 soc.cpu.pcpi_div.quotient[22]
.sym 81184 $false
.sym 81185 $false
.sym 81200 soc.cpu.pcpi_div.quotient_msk[21]
.sym 81201 soc.cpu.pcpi_div.quotient[21]
.sym 81202 $false
.sym 81203 $false
.sym 81216 $abc$61454$n4758$2
.sym 81217 clk_16mhz$2$2
.sym 81218 soc.cpu.pcpi_div.start$2
.sym 81219 $abc$61454$n8149_1
.sym 81220 $abc$61454$n8157_1
.sym 81221 $abc$61454$n8153
.sym 81222 $abc$61454$n8159_1
.sym 81223 $abc$61454$n8151
.sym 81224 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 81225 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 81226 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 81293 $abc$61454$n7185
.sym 81294 $abc$61454$n7186
.sym 81295 soc.cpu.instr_sub
.sym 81296 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81299 $abc$61454$n7191
.sym 81300 $abc$61454$n7192
.sym 81301 soc.cpu.instr_sub
.sym 81302 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81305 $abc$61454$n7182
.sym 81306 $abc$61454$n7183
.sym 81307 soc.cpu.instr_sub
.sym 81308 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81311 $abc$61454$n7188
.sym 81312 $abc$61454$n7189
.sym 81313 soc.cpu.instr_sub
.sym 81314 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81317 soc.cpu.pcpi_div.dividend[6]
.sym 81318 $false
.sym 81319 $false
.sym 81320 $false
.sym 81323 $abc$61454$n7197
.sym 81324 $abc$61454$n7198
.sym 81325 soc.cpu.instr_sub
.sym 81326 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81329 $abc$61454$n7203
.sym 81330 $abc$61454$n7204
.sym 81331 soc.cpu.instr_sub
.sym 81332 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81335 $abc$61454$n8249
.sym 81336 $abc$61454$n5790
.sym 81337 soc.cpu.pcpi_div.start$2
.sym 81338 $false
.sym 81339 $abc$61454$n4758$2
.sym 81340 clk_16mhz$2$2
.sym 81341 $false
.sym 81344 $abc$61454$n8523
.sym 81345 $abc$61454$n8525
.sym 81346 $abc$61454$n8527
.sym 81347 $abc$61454$n8529
.sym 81348 $abc$61454$n8531
.sym 81349 $abc$61454$n8533
.sym 81416 soc.cpu.pcpi_div.quotient[10]
.sym 81417 $false
.sym 81418 $false
.sym 81419 $false
.sym 81422 $abc$61454$n7206
.sym 81423 $abc$61454$n7207
.sym 81424 soc.cpu.instr_sub
.sym 81425 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 81428 soc.cpu.pcpi_div.quotient[9]
.sym 81429 $false
.sym 81430 $false
.sym 81431 $false
.sym 81434 $abc$61454$n8593
.sym 81435 $abc$61454$n8529
.sym 81436 soc.cpu.pcpi_div.outsign
.sym 81437 $abc$61454$n5126_1
.sym 81440 soc.cpu.pcpi_div.quotient[11]
.sym 81441 $false
.sym 81442 $false
.sym 81443 $false
.sym 81446 soc.cpu.pcpi_div.dividend[3]
.sym 81447 $false
.sym 81448 $false
.sym 81449 $false
.sym 81452 soc.cpu.pcpi_div.quotient[13]
.sym 81453 $false
.sym 81454 $false
.sym 81455 $false
.sym 81458 soc.cpu.pcpi_div.dividend[5]
.sym 81459 $false
.sym 81460 $false
.sym 81461 $false
.sym 81465 $abc$61454$n8535
.sym 81466 $abc$61454$n8537
.sym 81467 $abc$61454$n8539
.sym 81468 $abc$61454$n8541
.sym 81469 $abc$61454$n8543
.sym 81470 $abc$61454$n8545
.sym 81471 $abc$61454$n8547
.sym 81472 $abc$61454$n8549
.sym 81539 $abc$61454$n8605
.sym 81540 $abc$61454$n8541
.sym 81541 soc.cpu.pcpi_div.outsign
.sym 81542 $abc$61454$n5126_1
.sym 81545 $abc$61454$n8603
.sym 81546 $abc$61454$n8539
.sym 81547 soc.cpu.pcpi_div.outsign
.sym 81548 $abc$61454$n5126_1
.sym 81551 soc.cpu.pcpi_div.quotient[20]
.sym 81552 $false
.sym 81553 $false
.sym 81554 $false
.sym 81557 soc.cpu.pcpi_div.quotient[23]
.sym 81558 $false
.sym 81559 $false
.sym 81560 $false
.sym 81563 soc.cpu.pcpi_div.quotient[21]
.sym 81564 $false
.sym 81565 $false
.sym 81566 $false
.sym 81569 soc.cpu.pcpi_div.quotient[22]
.sym 81570 $false
.sym 81571 $false
.sym 81572 $false
.sym 81575 $abc$61454$n8601
.sym 81576 $abc$61454$n8537
.sym 81577 soc.cpu.pcpi_div.outsign
.sym 81578 $abc$61454$n5126_1
.sym 81581 soc.cpu.pcpi_div.quotient[5]
.sym 81582 soc.cpu.pcpi_div.dividend[5]
.sym 81583 soc.cpu.pcpi_div.outsign
.sym 81584 $abc$61454$n8155_1
.sym 81585 $true
.sym 81586 clk_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$61454$n8551
.sym 81589 $abc$61454$n8553
.sym 81590 $abc$61454$n8555
.sym 81591 $abc$61454$n8557
.sym 81592 $abc$61454$n8559
.sym 81593 $abc$61454$n8561
.sym 81594 $abc$61454$n8563
.sym 81595 $abc$61454$n8565
.sym 81662 $abc$61454$n8627
.sym 81663 $abc$61454$n8563
.sym 81664 soc.cpu.pcpi_div.outsign
.sym 81665 $abc$61454$n5126_1
.sym 81668 $abc$61454$n8615
.sym 81669 $abc$61454$n8551
.sym 81670 soc.cpu.pcpi_div.outsign
.sym 81671 $abc$61454$n5126_1
.sym 81674 $abc$61454$n8625
.sym 81675 $abc$61454$n8561
.sym 81676 soc.cpu.pcpi_div.outsign
.sym 81677 $abc$61454$n5126_1
.sym 81680 $abc$61454$n8623
.sym 81681 $abc$61454$n8559
.sym 81682 soc.cpu.pcpi_div.outsign
.sym 81683 $abc$61454$n5126_1
.sym 81686 $abc$61454$n4736
.sym 81687 $abc$61454$n4054
.sym 81688 $abc$61454$n6499_1
.sym 81689 $abc$61454$n6498
.sym 81692 $abc$61454$n6330_1
.sym 81693 $abc$61454$n6331_1
.sym 81694 soc.cpu.reg_op2[8]
.sym 81695 soc.cpu.reg_op1[8]
.sym 81698 $abc$61454$n8629
.sym 81699 $abc$61454$n8565
.sym 81700 soc.cpu.pcpi_div.outsign
.sym 81701 $abc$61454$n5126_1
.sym 81704 soc.cpu.pcpi_div.quotient_msk[28]
.sym 81705 soc.cpu.pcpi_div.quotient[28]
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$61454$n4758$2
.sym 81709 clk_16mhz$2$2
.sym 81710 soc.cpu.pcpi_div.start$2
.sym 81711 $abc$61454$n8567
.sym 81712 $abc$61454$n8569
.sym 81713 $abc$61454$n8571
.sym 81714 $abc$61454$n8573
.sym 81715 $abc$61454$n8575
.sym 81716 $abc$61454$n8577
.sym 81717 $abc$61454$n8579
.sym 81718 $abc$61454$n8581
.sym 81785 soc.cpu.pcpi_div.dividend[21]
.sym 81786 $false
.sym 81787 $false
.sym 81788 $false
.sym 81791 soc.cpu.pcpi_div.dividend[11]
.sym 81792 $false
.sym 81793 $false
.sym 81794 $false
.sym 81797 soc.cpu.pcpi_div.dividend[22]
.sym 81798 $false
.sym 81799 $false
.sym 81800 $false
.sym 81803 soc.cpu.pcpi_div.quotient[22]
.sym 81804 soc.cpu.pcpi_div.dividend[22]
.sym 81805 soc.cpu.pcpi_div.outsign
.sym 81806 $abc$61454$n8189_1
.sym 81809 soc.cpu.pcpi_div.quotient[3]
.sym 81810 soc.cpu.pcpi_div.dividend[3]
.sym 81811 soc.cpu.pcpi_div.outsign
.sym 81812 $abc$61454$n8151
.sym 81815 soc.cpu.pcpi_div.quotient[11]
.sym 81816 soc.cpu.pcpi_div.dividend[11]
.sym 81817 soc.cpu.pcpi_div.outsign
.sym 81818 $abc$61454$n8167_1
.sym 81821 soc.cpu.pcpi_div.quotient[9]
.sym 81822 soc.cpu.pcpi_div.dividend[9]
.sym 81823 soc.cpu.pcpi_div.outsign
.sym 81824 $abc$61454$n8163_1
.sym 81827 soc.cpu.pcpi_div.quotient[21]
.sym 81828 soc.cpu.pcpi_div.dividend[21]
.sym 81829 soc.cpu.pcpi_div.outsign
.sym 81830 $abc$61454$n8187_1
.sym 81831 $true
.sym 81832 clk_16mhz$2$2
.sym 81833 $false
.sym 81834 $abc$61454$n10612
.sym 81835 $abc$61454$n8179_1
.sym 81836 $abc$61454$n10606
.sym 81837 $abc$61454$n8201
.sym 81838 $abc$61454$n10616
.sym 81839 $abc$61454$n8161_1
.sym 81840 $abc$61454$n10613
.sym 81841 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 81908 soc.cpu.pcpi_div.dividend[23]
.sym 81909 $false
.sym 81910 $false
.sym 81911 $false
.sym 81914 soc.cpu.reg_op1[28]
.sym 81915 soc.cpu.reg_op2[28]
.sym 81916 $abc$61454$n6331_1
.sym 81917 $false
.sym 81920 $abc$61454$n6710
.sym 81921 $abc$61454$n6712
.sym 81922 $abc$61454$n6711
.sym 81923 $false
.sym 81926 $abc$61454$n6330_1
.sym 81927 $abc$61454$n4054
.sym 81928 soc.cpu.reg_op2[28]
.sym 81929 soc.cpu.reg_op1[28]
.sym 81932 soc.cpu.pcpi_div.quotient[23]
.sym 81933 soc.cpu.pcpi_div.dividend[23]
.sym 81934 soc.cpu.pcpi_div.outsign
.sym 81935 $abc$61454$n8191_1
.sym 81938 soc.cpu.pcpi_div.quotient[20]
.sym 81939 soc.cpu.pcpi_div.dividend[20]
.sym 81940 soc.cpu.pcpi_div.outsign
.sym 81941 $abc$61454$n8185_1
.sym 81944 soc.cpu.pcpi_div.quotient[16]
.sym 81945 soc.cpu.pcpi_div.dividend[16]
.sym 81946 soc.cpu.pcpi_div.outsign
.sym 81947 $abc$61454$n8177_1
.sym 81950 soc.cpu.pcpi_div.quotient[10]
.sym 81951 soc.cpu.pcpi_div.dividend[10]
.sym 81952 soc.cpu.pcpi_div.outsign
.sym 81953 $abc$61454$n8165_1
.sym 81954 $true
.sym 81955 clk_16mhz$2$2
.sym 81956 $false
.sym 81957 $abc$61454$n10604
.sym 81958 $abc$61454$n10609
.sym 81959 $abc$61454$n10624
.sym 81960 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 81961 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 81962 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 81963 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 82031 $abc$61454$n4054
.sym 82032 soc.cpu.reg_op1[1]
.sym 82033 soc.cpu.reg_op2[1]
.sym 82034 $abc$61454$n6376
.sym 82037 $abc$61454$n4732_1
.sym 82038 $abc$61454$n4054
.sym 82039 $abc$61454$n6507
.sym 82040 $false
.sym 82043 $abc$61454$n6330_1
.sym 82044 $abc$61454$n6331_1
.sym 82045 soc.cpu.reg_op2[9]
.sym 82046 soc.cpu.reg_op1[9]
.sym 82049 $abc$61454$n6335
.sym 82050 $abc$61454$n6502_1
.sym 82051 $abc$61454$n6508_1
.sym 82052 $abc$61454$n6506_1
.sym 82055 $abc$61454$n6330_1
.sym 82056 $abc$61454$n6331_1
.sym 82057 soc.cpu.reg_op1[1]
.sym 82058 soc.cpu.reg_op2[1]
.sym 82061 $abc$61454$n4054
.sym 82062 soc.cpu.reg_op2[5]
.sym 82063 soc.cpu.reg_op1[5]
.sym 82064 $abc$61454$n6452
.sym 82067 $abc$61454$n6330_1
.sym 82068 $abc$61454$n6331_1
.sym 82069 soc.cpu.reg_op2[5]
.sym 82070 soc.cpu.reg_op1[5]
.sym 82073 $abc$61454$n8279
.sym 82074 $abc$61454$n5810
.sym 82075 soc.cpu.pcpi_div.start$2
.sym 82076 $false
.sym 82077 $abc$61454$n4758$2
.sym 82078 clk_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$61454$n6599
.sym 82081 $abc$61454$n6548_1
.sym 82082 $abc$61454$n6448
.sym 82083 $abc$61454$n6502_1
.sym 82084 $abc$61454$n6373
.sym 82085 $abc$61454$n6636
.sym 82086 $abc$61454$n6547_1
.sym 82087 $abc$61454$n6503_1
.sym 82154 soc.cpu.reg_op2[4]
.sym 82155 $abc$61454$n6444_1
.sym 82156 $abc$61454$n6588
.sym 82157 $false
.sym 82160 $abc$61454$n6448
.sym 82161 soc.cpu.reg_op2[3]
.sym 82162 $abc$61454$n6587_1
.sym 82163 $abc$61454$n6641
.sym 82166 $abc$61454$n6448
.sym 82167 soc.cpu.reg_op2[3]
.sym 82168 $abc$61454$n6335
.sym 82169 $abc$61454$n6451
.sym 82172 $abc$61454$n6587_1
.sym 82173 $abc$61454$n6502_1
.sym 82174 $abc$61454$n6677_1
.sym 82175 $abc$61454$n6681_1
.sym 82178 $abc$61454$n6440
.sym 82179 $abc$61454$n6444_1
.sym 82180 $abc$61454$n6453
.sym 82181 $abc$61454$n6447
.sym 82184 soc.cpu.reg_op2[3]
.sym 82185 $abc$61454$n6335
.sym 82186 $abc$61454$n6373
.sym 82187 $false
.sym 82190 $abc$61454$n6340_1
.sym 82191 $abc$61454$n6372
.sym 82192 $abc$61454$n6377
.sym 82193 $abc$61454$n6375
.sym 82196 $abc$61454$n6635
.sym 82197 $abc$61454$n6636
.sym 82198 $abc$61454$n6640
.sym 82199 $false
.sym 82200 $true
.sym 82201 clk_16mhz$2$2
.sym 82202 $false
.sym 82203 $abc$61454$n6374
.sym 82204 $abc$61454$n6484_1
.sym 82205 $abc$61454$n6420
.sym 82206 $abc$61454$n6449
.sym 82207 $abc$61454$n6504
.sym 82208 $abc$61454$n6485_1
.sym 82209 $abc$61454$n6419_1
.sym 82210 $abc$61454$n6450
.sym 82277 $abc$61454$n6427
.sym 82278 soc.cpu.reg_op2[3]
.sym 82279 $abc$61454$n6335
.sym 82280 $false
.sym 82283 $abc$61454$n4054
.sym 82284 soc.cpu.reg_op2[4]
.sym 82285 soc.cpu.reg_op1[4]
.sym 82286 $abc$61454$n6436
.sym 82289 $abc$61454$n6529_1
.sym 82290 $abc$61454$n6484_1
.sym 82291 soc.cpu.reg_op2[2]
.sym 82292 $false
.sym 82295 $abc$61454$n6419_1
.sym 82296 soc.cpu.reg_op2[2]
.sym 82297 $false
.sym 82298 $false
.sym 82301 $abc$61454$n6330_1
.sym 82302 $abc$61454$n6331_1
.sym 82303 soc.cpu.reg_op2[4]
.sym 82304 soc.cpu.reg_op1[4]
.sym 82307 $abc$61454$n6484_1
.sym 82308 $abc$61454$n6419_1
.sym 82309 soc.cpu.reg_op2[2]
.sym 82310 $false
.sym 82313 $abc$61454$n6434
.sym 82314 $abc$61454$n6430
.sym 82315 $abc$61454$n6426
.sym 82316 $abc$61454$n6435
.sym 82319 $abc$61454$n6440
.sym 82320 $abc$61454$n6437
.sym 82321 $abc$61454$n6441
.sym 82322 $abc$61454$n6425
.sym 82323 $true
.sym 82324 clk_16mhz$2$2
.sym 82325 $false
.sym 82326 $abc$61454$n8233_1
.sym 82327 $abc$61454$n6665_1
.sym 82328 $abc$61454$n6705
.sym 82329 $abc$61454$n6674_1
.sym 82330 $abc$61454$n6535_1
.sym 82331 $abc$61454$n6627
.sym 82332 $abc$61454$n6667_1
.sym 82333 soc.cpu.alu_out_q[24]
.sym 82400 $abc$61454$n6334_1
.sym 82401 $abc$61454$n6494_1
.sym 82402 soc.cpu.reg_op2[3]
.sym 82403 $false
.sym 82406 soc.cpu.reg_op2[3]
.sym 82407 $abc$61454$n6587_1
.sym 82408 $abc$61454$n6334_1
.sym 82409 $abc$61454$n6584_1
.sym 82412 $abc$61454$n6587_1
.sym 82413 $abc$61454$n6538_1
.sym 82414 $abc$61454$n6705
.sym 82415 $abc$61454$n6709
.sym 82418 $abc$61454$n6590_1
.sym 82419 $abc$61454$n6494_1
.sym 82420 soc.cpu.reg_op2[3]
.sym 82421 $abc$61454$n6335
.sym 82424 soc.cpu.reg_op2[4]
.sym 82425 $abc$61454$n6314
.sym 82426 $abc$61454$n6588
.sym 82427 $abc$61454$n6583_1
.sym 82430 soc.cpu.reg_op2[4]
.sym 82431 $abc$61454$n6536_1
.sym 82432 $abc$61454$n6588
.sym 82433 $abc$61454$n6704
.sym 82436 $abc$61454$n6509_1
.sym 82437 $abc$61454$n6501
.sym 82438 $false
.sym 82439 $false
.sym 82442 $abc$61454$n6335
.sym 82443 $abc$61454$n6493_1
.sym 82444 $abc$61454$n6490_1
.sym 82445 $abc$61454$n6497_1
.sym 82446 $true
.sym 82447 clk_16mhz$2$2
.sym 82448 $false
.sym 82449 $abc$61454$n6607
.sym 82450 $abc$61454$n6591
.sym 82451 $abc$61454$n6647
.sym 82452 $abc$61454$n6564
.sym 82453 $abc$61454$n6590_1
.sym 82454 $abc$61454$n6592_1
.sym 82455 $abc$61454$n6666_1
.sym 82456 $abc$61454$n8236_1
.sym 82523 $abc$61454$n6647
.sym 82524 $abc$61454$n6562_1
.sym 82525 soc.cpu.reg_op2[3]
.sym 82526 $abc$61454$n6335
.sym 82529 soc.cpu.reg_op1[12]
.sym 82530 soc.cpu.reg_op1[11]
.sym 82531 soc.cpu.reg_op2[0]
.sym 82532 $false
.sym 82535 $abc$61454$n6607
.sym 82536 $abc$61454$n6563_1
.sym 82537 soc.cpu.reg_op2[2]
.sym 82538 $false
.sym 82541 $abc$61454$n6563_1
.sym 82542 $abc$61454$n6518_1
.sym 82543 soc.cpu.reg_op2[2]
.sym 82544 $false
.sym 82547 $abc$61454$n6687_1
.sym 82548 $abc$61454$n6606
.sym 82549 soc.cpu.reg_op2[3]
.sym 82550 $false
.sym 82553 $abc$61454$n6541_1
.sym 82554 $abc$61454$n6519
.sym 82555 soc.cpu.reg_op2[1]
.sym 82556 $false
.sym 82559 $abc$61454$n6564
.sym 82560 $abc$61454$n6541_1
.sym 82561 soc.cpu.reg_op2[1]
.sym 82562 $false
.sym 82565 soc.cpu.reg_op2[4]
.sym 82566 $abc$61454$n6510
.sym 82567 $abc$61454$n6588
.sym 82568 $abc$61454$n6676_1
.sym 82569 $true
.sym 82570 clk_16mhz$2$2
.sym 82571 $false
.sym 82572 $abc$61454$n6559_1
.sym 82573 $abc$61454$n6384
.sym 82574 $abc$61454$n6357
.sym 82575 $abc$61454$n6371
.sym 82576 $abc$61454$n6558
.sym 82577 $abc$61454$n6645
.sym 82578 $abc$61454$n6460
.sym 82579 $abc$61454$n6462
.sym 82646 $abc$61454$n6357
.sym 82647 $abc$61454$n6341
.sym 82648 soc.cpu.reg_op2[4]
.sym 82649 $abc$61454$n6329_1
.sym 82652 $abc$61454$n6481_1
.sym 82653 $abc$61454$n6477
.sym 82654 soc.cpu.reg_op2[3]
.sym 82655 $abc$61454$n6434
.sym 82658 $abc$61454$n6355
.sym 82659 $abc$61454$n6349
.sym 82660 soc.cpu.reg_op2[3]
.sym 82661 $false
.sym 82664 soc.cpu.reg_op2[4]
.sym 82665 $abc$61454$n6329_1
.sym 82666 $false
.sym 82667 $false
.sym 82670 $abc$61454$n6511_1
.sym 82671 $abc$61454$n6510
.sym 82672 soc.cpu.reg_op2[4]
.sym 82673 $abc$61454$n6329_1
.sym 82676 $abc$61454$n6358
.sym 82677 $abc$61454$n6342_1
.sym 82678 soc.cpu.reg_op2[3]
.sym 82679 $false
.sym 82682 $abc$61454$n6349
.sym 82683 $abc$61454$n6342_1
.sym 82684 soc.cpu.reg_op2[3]
.sym 82685 $false
.sym 82688 $abc$61454$n6454
.sym 82689 $abc$61454$n6434
.sym 82690 $abc$61454$n6443
.sym 82691 $false
.sym 82692 $true
.sym 82693 clk_16mhz$2$2
.sym 82694 $false
.sym 82695 $abc$61454$n6380
.sym 82696 $abc$61454$n8221
.sym 82697 $abc$61454$n6459
.sym 82698 $abc$61454$n8223_1
.sym 82699 $abc$61454$n6412
.sym 82700 $abc$61454$n6515_1
.sym 82701 soc.cpu.mem_wdata[12]
.sym 82702 soc.cpu.mem_wdata[13]
.sym 82769 $abc$61454$n6446
.sym 82770 $abc$61454$n6445
.sym 82771 soc.cpu.reg_op2[3]
.sym 82772 $false
.sym 82775 $abc$61454$n6355
.sym 82776 $abc$61454$n6446
.sym 82777 soc.cpu.reg_op2[3]
.sym 82778 $false
.sym 82781 $abc$61454$n6481_1
.sym 82782 $abc$61454$n6480
.sym 82783 soc.cpu.reg_op2[3]
.sym 82784 $false
.sym 82787 $abc$61454$n6353
.sym 82788 $abc$61454$n6350
.sym 82789 soc.cpu.reg_op2[2]
.sym 82790 $false
.sym 82793 $abc$61454$n6455
.sym 82794 $abc$61454$n6445
.sym 82795 soc.cpu.reg_op2[3]
.sym 82796 $false
.sym 82799 $abc$61454$n6556_1
.sym 82800 $abc$61454$n6555
.sym 82801 soc.cpu.reg_op2[4]
.sym 82802 $abc$61454$n6329_1
.sym 82805 $abc$61454$n6355
.sym 82806 $abc$61454$n6353
.sym 82807 soc.cpu.reg_op2[2]
.sym 82808 $false
.sym 82811 $abc$61454$n6350
.sym 82812 $abc$61454$n6346
.sym 82813 soc.cpu.reg_op2[2]
.sym 82814 $false
.sym 82818 $abc$61454$n6358
.sym 82819 $abc$61454$n6457
.sym 82820 $abc$61454$n8222_1
.sym 82821 $abc$61454$n6455
.sym 82822 $abc$61454$n6454
.sym 82823 $abc$61454$n6413
.sym 82824 $abc$61454$n6456
.sym 82825 gpio[12]
.sym 82892 soc.cpu.reg_op1[21]
.sym 82893 soc.cpu.reg_op1[22]
.sym 82894 soc.cpu.reg_op2[0]
.sym 82895 $false
.sym 82898 $abc$61454$n6348
.sym 82899 $abc$61454$n6347
.sym 82900 soc.cpu.reg_op2[1]
.sym 82901 $false
.sym 82904 $abc$61454$n6413
.sym 82905 $abc$61454$n6415_1
.sym 82906 soc.cpu.reg_op2[2]
.sym 82907 $false
.sym 82910 $abc$61454$n6345
.sym 82911 $abc$61454$n6344_1
.sym 82912 soc.cpu.reg_op2[1]
.sym 82913 $false
.sym 82916 $abc$61454$n6346
.sym 82917 $abc$61454$n6343
.sym 82918 soc.cpu.reg_op2[2]
.sym 82919 $false
.sym 82922 $abc$61454$n6347
.sym 82923 $abc$61454$n6345
.sym 82924 soc.cpu.reg_op2[1]
.sym 82925 $false
.sym 82928 soc.cpu.reg_op1[19]
.sym 82929 soc.cpu.reg_op1[20]
.sym 82930 soc.cpu.reg_op2[0]
.sym 82931 $false
.sym 82934 $abc$61454$n6416
.sym 82935 $abc$61454$n6404
.sym 82936 soc.cpu.reg_op2[2]
.sym 82937 $false
.sym 82941 $abc$61454$n6363
.sym 82942 $abc$61454$n6360
.sym 82943 $abc$61454$n6415_1
.sym 82944 $abc$61454$n6361
.sym 82945 $abc$61454$n6362
.sym 82946 $abc$61454$n6359
.sym 82947 soc.spimemio.din_qspi
.sym 82948 soc.spimemio.din_ddr
.sym 83015 $abc$61454$n6416
.sym 83016 $abc$61454$n6415_1
.sym 83017 soc.cpu.reg_op2[2]
.sym 83018 $false
.sym 83027 soc.cpu.reg_op1[17]
.sym 83028 soc.cpu.reg_op1[18]
.sym 83029 soc.cpu.reg_op2[0]
.sym 83030 $false
.sym 83033 $abc$61454$n6364
.sym 83034 $abc$61454$n6344_1
.sym 83035 soc.cpu.reg_op2[1]
.sym 83036 $false
.sym 83039 soc.cpu.reg_op1[15]
.sym 83040 soc.cpu.reg_op1[16]
.sym 83041 soc.cpu.reg_op2[0]
.sym 83042 $false
.sym 83051 soc.cpu.reg_op2[7]
.sym 83052 soc.cpu.reg_op2[15]
.sym 83053 soc.cpu.mem_wordsize[2]
.sym 83054 soc.cpu.mem_wordsize[0]
.sym 83057 soc.cpu.reg_op2[0]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$61454$n4565
.sym 83062 clk_16mhz$2$2
.sym 83063 $false
.sym 83064 $abc$61454$n4318
.sym 83065 $abc$61454$n3985
.sym 83066 $abc$61454$n4533
.sym 83067 $abc$61454$n4319
.sym 83068 $abc$61454$n5312
.sym 83069 $abc$61454$n4672
.sym 83071 soc.simpleuart.cfg_divider[15]
.sym 83138 resetn$2
.sym 83139 soc.cpu.trap
.sym 83140 $false
.sym 83141 $false
.sym 83144 $abc$61454$n4682
.sym 83145 $abc$61454$n4672
.sym 83146 $abc$61454$n4027
.sym 83147 $abc$61454$n4685_1
.sym 83150 $abc$61454$n4027
.sym 83151 $abc$61454$n4672
.sym 83152 soc.cpu.mem_do_rinst
.sym 83153 soc.cpu.mem_state[1]
.sym 83156 soc.cpu.mem_state[0]
.sym 83157 soc.cpu.mem_state[1]
.sym 83158 $false
.sym 83159 $false
.sym 83162 soc.cpu.mem_do_rinst
.sym 83163 soc.cpu.mem_xfer
.sym 83164 soc.cpu.mem_state[0]
.sym 83165 soc.cpu.mem_state[1]
.sym 83168 soc.cpu.mem_state[1]
.sym 83169 soc.cpu.mem_state[0]
.sym 83170 $false
.sym 83171 $false
.sym 83174 soc.cpu.mem_do_wdata
.sym 83175 $abc$61454$n4678
.sym 83176 soc.cpu.mem_state[0]
.sym 83177 $abc$61454$n8088
.sym 83180 $abc$61454$n4026
.sym 83181 soc.cpu.mem_do_wdata
.sym 83182 $abc$61454$n4684
.sym 83183 $false
.sym 83184 $abc$61454$n4562
.sym 83185 clk_16mhz$2$2
.sym 83186 $abc$61454$n4533
.sym 83188 $abc$61454$n8139
.sym 83189 $abc$61454$n4265
.sym 83190 $abc$61454$n4692
.sym 83191 $abc$61454$n4688_1
.sym 83192 soc.cpu.mem_xfer
.sym 83193 soc.spimemio.rd_valid
.sym 83261 soc.spimemio.config_cont
.sym 83262 soc.spimemio.jump
.sym 83263 $false
.sym 83264 $false
.sym 83267 $abc$61454$n4028
.sym 83268 $abc$61454$n4692
.sym 83269 soc.cpu.trap
.sym 83270 resetn$2
.sym 83273 $abc$61454$n3947
.sym 83274 $abc$61454$n5798
.sym 83275 $false
.sym 83276 $false
.sym 83279 $abc$61454$n4693
.sym 83280 $abc$61454$n4690_1
.sym 83281 soc.cpu.mem_state[0]
.sym 83282 soc.cpu.mem_state[1]
.sym 83285 $abc$61454$n4692
.sym 83286 soc.cpu.mem_valid
.sym 83287 $false
.sym 83288 $false
.sym 83291 soc.cpu.mem_state[0]
.sym 83292 soc.cpu.mem_state[1]
.sym 83293 $false
.sym 83294 $false
.sym 83297 $abc$61454$n4690_1
.sym 83298 $abc$61454$n4688_1
.sym 83299 $abc$61454$n4682
.sym 83300 $abc$61454$n4689_1
.sym 83303 $abc$61454$n4677
.sym 83304 $abc$61454$n4687
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$61454$n4572
.sym 83308 clk_16mhz$2$2
.sym 83309 $abc$61454$n4533
.sym 83310 $abc$61454$n4816_1
.sym 83311 $abc$61454$n4715
.sym 83312 $abc$61454$n4607_1
.sym 83313 $abc$61454$n4299
.sym 83314 $abc$61454$n4720
.sym 83315 $abc$61454$n5301
.sym 83317 soc.spimemio.rd_inc
.sym 83384 soc.spimemio.state[12]
.sym 83385 soc.cpu.mem_addr[5]
.sym 83386 soc.spimemio.state[1]
.sym 83387 $abc$61454$n4295
.sym 83390 soc.cpu.mem_addr[21]
.sym 83391 $abc$61454$n4607_1
.sym 83392 $abc$61454$n4757
.sym 83393 $abc$61454$n4767
.sym 83396 soc.cpu.mem_addr[13]
.sym 83397 soc.spimemio.state[6]
.sym 83398 $abc$61454$n4756
.sym 83399 soc.spimemio.din_data[5]
.sym 83402 $abc$61454$n4295
.sym 83403 soc.spimemio.state[12]
.sym 83404 soc.cpu.mem_addr[6]
.sym 83405 $abc$61454$n4762
.sym 83408 soc.spimemio.state[12]
.sym 83409 soc.cpu.mem_addr[0]
.sym 83410 soc.spimemio.state[1]
.sym 83411 $abc$61454$n4295
.sym 83414 $abc$61454$n4766_1
.sym 83415 $abc$61454$n4768
.sym 83416 $false
.sym 83417 $false
.sym 83420 $abc$61454$n4795
.sym 83421 $abc$61454$n4792
.sym 83422 $false
.sym 83423 $false
.sym 83426 $abc$61454$n4295
.sym 83427 soc.spimemio.config_cont
.sym 83428 soc.spimemio.state[1]
.sym 83429 $abc$61454$n4761
.sym 83430 $abc$61454$n4744
.sym 83431 clk_16mhz$2$2
.sym 83432 $false
.sym 83433 $abc$61454$n4745
.sym 83434 $abc$61454$n4719
.sym 83438 $abc$61454$n4568
.sym 83440 soc.spimemio.rd_wait
.sym 83507 soc.spimemio.config_qspi
.sym 83508 soc.spimemio.config_ddr
.sym 83509 soc.spimemio.state[2]
.sym 83510 soc.spimemio.state[0]
.sym 83513 soc.spimemio.state[6]
.sym 83514 soc.cpu.mem_addr[14]
.sym 83515 soc.spimemio.state[2]
.sym 83516 soc.spimemio.config_qspi
.sym 83519 soc.spimemio.din_data[6]
.sym 83520 soc.cpu.mem_addr[22]
.sym 83521 $abc$61454$n4267
.sym 83522 soc.spimemio.state[9]
.sym 83525 $abc$61454$n4295
.sym 83526 soc.spimemio.config_cont
.sym 83527 soc.spimemio.state[1]
.sym 83528 $abc$61454$n4771
.sym 83531 soc.spimemio.din_data[4]
.sym 83532 soc.cpu.mem_addr[20]
.sym 83533 $abc$61454$n4267
.sym 83534 soc.spimemio.state[9]
.sym 83537 soc.cpu.mem_addr[12]
.sym 83538 soc.spimemio.state[6]
.sym 83539 $abc$61454$n4772_1
.sym 83540 $abc$61454$n4773
.sym 83543 soc.spimemio.state[0]
.sym 83544 $abc$61454$n4764_1
.sym 83545 $abc$61454$n4763_1
.sym 83546 $false
.sym 83549 $abc$61454$n4295
.sym 83550 soc.spimemio.state[12]
.sym 83551 soc.cpu.mem_addr[4]
.sym 83552 $abc$61454$n4770
.sym 83553 $abc$61454$n4744
.sym 83554 clk_16mhz$2$2
.sym 83555 $false
.sym 83556 $abc$61454$n3889
.sym 83557 $abc$61454$n3891
.sym 83558 $abc$61454$n4367
.sym 83559 $abc$61454$n1271
.sym 83560 $abc$61454$n3887
.sym 83561 $abc$61454$n3890
.sym 83562 $abc$61454$n4811
.sym 83563 soc.spimemio.softreset
.sym 83630 $abc$61454$n3893
.sym 83631 $abc$61454$n3894
.sym 83632 $abc$61454$n3896
.sym 83633 $abc$61454$n3909
.sym 83636 soc.cpu.mem_addr[13]
.sym 83637 $abc$61454$n3894
.sym 83638 $abc$61454$n3893
.sym 83639 soc.cpu.mem_valid
.sym 83642 soc.cpu.mem_addr[8]
.sym 83643 soc.cpu.mem_addr[9]
.sym 83644 soc.cpu.mem_addr[10]
.sym 83645 soc.cpu.mem_addr[11]
.sym 83648 $abc$61454$n3886
.sym 83649 $abc$61454$n3889
.sym 83650 $abc$61454$n3908
.sym 83651 soc.cpu.mem_addr[13]
.sym 83654 soc.cpu.mem_addr[12]
.sym 83655 soc.cpu.mem_addr[14]
.sym 83656 soc.cpu.mem_addr[15]
.sym 83657 $false
.sym 83666 $abc$61454$n3893
.sym 83667 $abc$61454$n3894
.sym 83668 $false
.sym 83669 $false
.sym 83672 soc.cpu.mem_wdata[14]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$61454$n4668
.sym 83677 clk_16mhz$2$2
.sym 83678 $abc$61454$n17$2
.sym 83679 $abc$61454$n4368
.sym 83680 $abc$61454$n3903
.sym 83681 $abc$61454$n3888
.sym 83682 $abc$61454$n4366
.sym 83683 $abc$61454$n3899
.sym 83684 $abc$61454$n3886
.sym 83685 $abc$61454$n3883
.sym 83686 $abc$61454$n3884
.sym 83753 $abc$61454$n3886
.sym 83754 $abc$61454$n3889
.sym 83755 $abc$61454$n3892
.sym 83756 $abc$61454$n3895
.sym 83765 $abc$61454$n3889
.sym 83766 $abc$61454$n3892
.sym 83767 $abc$61454$n3895
.sym 83768 $abc$61454$n3903
.sym 83771 soc.simpleuart.recv_buf_data[2]
.sym 83772 soc.simpleuart.recv_buf_valid
.sym 83773 $abc$61454$n3902
.sym 83774 $false
.sym 83777 soc.cpu.mem_addr[24]
.sym 83778 $abc$61454$n3897
.sym 83779 $abc$61454$n3896
.sym 83780 $false
.sym 83783 $abc$61454$n3889
.sym 83784 $abc$61454$n3899
.sym 83785 $abc$61454$n3892
.sym 83786 $abc$61454$n3895
.sym 83789 soc.cpu.mem_addr[24]
.sym 83790 soc.cpu.mem_addr[13]
.sym 83791 $abc$61454$n3896
.sym 83792 $abc$61454$n3897
.sym 83804 $abc$61454$n4709
.sym 83809 soc.spimemio.config_en
.sym 83876 soc.simpleuart.recv_buf_data[7]
.sym 83877 soc.simpleuart.recv_buf_valid
.sym 83878 $abc$61454$n3902
.sym 83879 $false
.sym 83888 $false
.sym 83889 soc.cpu.timer[6]
.sym 83890 $false
.sym 83891 $auto$alumacc.cc:474:replace_alu$7495.C[6]
.sym 83900 $false
.sym 83901 soc.cpu.timer[3]
.sym 83902 $false
.sym 83903 $auto$alumacc.cc:474:replace_alu$7495.C[3]
.sym 83906 $abc$61454$n5110
.sym 83907 $abc$61454$n3902
.sym 83908 soc.simpleuart.recv_buf_valid
.sym 83909 $false
.sym 83912 $abc$61454$n4681
.sym 83913 $abc$61454$n4850
.sym 83914 $abc$61454$n5692
.sym 83915 $false
.sym 83922 $true
.sym 83923 clk_16mhz$2$2
.sym 83924 $abc$61454$n17$2
.sym 83932 soc.ram_ready
.sym 83961 $true
.sym 83998 soc.cpu.timer[0]$2
.sym 83999 $false
.sym 84000 soc.cpu.timer[0]
.sym 84001 $false
.sym 84002 $false
.sym 84004 $auto$alumacc.cc:474:replace_alu$7495.C[2]$2
.sym 84006 soc.cpu.timer[1]
.sym 84007 $true$2
.sym 84010 $auto$alumacc.cc:474:replace_alu$7495.C[3]$2
.sym 84012 soc.cpu.timer[2]
.sym 84013 $true$2
.sym 84014 $auto$alumacc.cc:474:replace_alu$7495.C[2]$2
.sym 84016 $auto$alumacc.cc:474:replace_alu$7495.C[4]$2
.sym 84018 soc.cpu.timer[3]
.sym 84019 $true$2
.sym 84020 $auto$alumacc.cc:474:replace_alu$7495.C[3]$2
.sym 84022 $auto$alumacc.cc:474:replace_alu$7495.C[5]$2
.sym 84024 soc.cpu.timer[4]
.sym 84025 $true$2
.sym 84026 $auto$alumacc.cc:474:replace_alu$7495.C[4]$2
.sym 84028 $auto$alumacc.cc:474:replace_alu$7495.C[6]$2
.sym 84030 soc.cpu.timer[5]
.sym 84031 $true$2
.sym 84032 $auto$alumacc.cc:474:replace_alu$7495.C[5]$2
.sym 84034 $auto$alumacc.cc:474:replace_alu$7495.C[7]$2
.sym 84036 soc.cpu.timer[6]
.sym 84037 $true$2
.sym 84038 $auto$alumacc.cc:474:replace_alu$7495.C[6]$2
.sym 84040 $auto$alumacc.cc:474:replace_alu$7495.C[8]$2
.sym 84042 soc.cpu.timer[7]
.sym 84043 $true$2
.sym 84044 $auto$alumacc.cc:474:replace_alu$7495.C[7]$2
.sym 84084 $auto$alumacc.cc:474:replace_alu$7495.C[8]$2
.sym 84121 $auto$alumacc.cc:474:replace_alu$7495.C[9]$2
.sym 84123 soc.cpu.timer[8]
.sym 84124 $true$2
.sym 84125 $auto$alumacc.cc:474:replace_alu$7495.C[8]$2
.sym 84127 $auto$alumacc.cc:474:replace_alu$7495.C[10]$2
.sym 84129 soc.cpu.timer[9]
.sym 84130 $true$2
.sym 84131 $auto$alumacc.cc:474:replace_alu$7495.C[9]$2
.sym 84133 $auto$alumacc.cc:474:replace_alu$7495.C[11]$2
.sym 84135 soc.cpu.timer[10]
.sym 84136 $true$2
.sym 84137 $auto$alumacc.cc:474:replace_alu$7495.C[10]$2
.sym 84139 $auto$alumacc.cc:474:replace_alu$7495.C[12]$2
.sym 84141 soc.cpu.timer[11]
.sym 84142 $true$2
.sym 84143 $auto$alumacc.cc:474:replace_alu$7495.C[11]$2
.sym 84145 $auto$alumacc.cc:474:replace_alu$7495.C[13]$2
.sym 84147 soc.cpu.timer[12]
.sym 84148 $true$2
.sym 84149 $auto$alumacc.cc:474:replace_alu$7495.C[12]$2
.sym 84151 $auto$alumacc.cc:474:replace_alu$7495.C[14]$2
.sym 84153 soc.cpu.timer[13]
.sym 84154 $true$2
.sym 84155 $auto$alumacc.cc:474:replace_alu$7495.C[13]$2
.sym 84157 $auto$alumacc.cc:474:replace_alu$7495.C[15]$2
.sym 84159 soc.cpu.timer[14]
.sym 84160 $true$2
.sym 84161 $auto$alumacc.cc:474:replace_alu$7495.C[14]$2
.sym 84163 $auto$alumacc.cc:474:replace_alu$7495.C[16]$2
.sym 84165 soc.cpu.timer[15]
.sym 84166 $true$2
.sym 84167 $auto$alumacc.cc:474:replace_alu$7495.C[15]$2
.sym 84178 $abc$61454$n5046
.sym 84207 $auto$alumacc.cc:474:replace_alu$7495.C[16]$2
.sym 84244 $auto$alumacc.cc:474:replace_alu$7495.C[17]$2
.sym 84246 soc.cpu.timer[16]
.sym 84247 $true$2
.sym 84248 $auto$alumacc.cc:474:replace_alu$7495.C[16]$2
.sym 84250 $auto$alumacc.cc:474:replace_alu$7495.C[18]$2
.sym 84252 soc.cpu.timer[17]
.sym 84253 $true$2
.sym 84254 $auto$alumacc.cc:474:replace_alu$7495.C[17]$2
.sym 84256 $auto$alumacc.cc:474:replace_alu$7495.C[19]$2
.sym 84258 soc.cpu.timer[18]
.sym 84259 $true$2
.sym 84260 $auto$alumacc.cc:474:replace_alu$7495.C[18]$2
.sym 84262 $auto$alumacc.cc:474:replace_alu$7495.C[20]$2
.sym 84264 soc.cpu.timer[19]
.sym 84265 $true$2
.sym 84266 $auto$alumacc.cc:474:replace_alu$7495.C[19]$2
.sym 84268 $auto$alumacc.cc:474:replace_alu$7495.C[21]$2
.sym 84270 soc.cpu.timer[20]
.sym 84271 $true$2
.sym 84272 $auto$alumacc.cc:474:replace_alu$7495.C[20]$2
.sym 84274 $auto$alumacc.cc:474:replace_alu$7495.C[22]$2
.sym 84276 soc.cpu.timer[21]
.sym 84277 $true$2
.sym 84278 $auto$alumacc.cc:474:replace_alu$7495.C[21]$2
.sym 84280 $auto$alumacc.cc:474:replace_alu$7495.C[23]$2
.sym 84282 soc.cpu.timer[22]
.sym 84283 $true$2
.sym 84284 $auto$alumacc.cc:474:replace_alu$7495.C[22]$2
.sym 84286 $auto$alumacc.cc:474:replace_alu$7495.C[24]$2
.sym 84288 soc.cpu.timer[23]
.sym 84289 $true$2
.sym 84290 $auto$alumacc.cc:474:replace_alu$7495.C[23]$2
.sym 84330 $auto$alumacc.cc:474:replace_alu$7495.C[24]$2
.sym 84367 $auto$alumacc.cc:474:replace_alu$7495.C[25]$2
.sym 84369 soc.cpu.timer[24]
.sym 84370 $true$2
.sym 84371 $auto$alumacc.cc:474:replace_alu$7495.C[24]$2
.sym 84373 $auto$alumacc.cc:474:replace_alu$7495.C[26]$2
.sym 84375 soc.cpu.timer[25]
.sym 84376 $true$2
.sym 84377 $auto$alumacc.cc:474:replace_alu$7495.C[25]$2
.sym 84379 $auto$alumacc.cc:474:replace_alu$7495.C[27]$2
.sym 84381 soc.cpu.timer[26]
.sym 84382 $true$2
.sym 84383 $auto$alumacc.cc:474:replace_alu$7495.C[26]$2
.sym 84385 $auto$alumacc.cc:474:replace_alu$7495.C[28]$2
.sym 84387 soc.cpu.timer[27]
.sym 84388 $true$2
.sym 84389 $auto$alumacc.cc:474:replace_alu$7495.C[27]$2
.sym 84391 $auto$alumacc.cc:474:replace_alu$7495.C[29]$2
.sym 84393 soc.cpu.timer[28]
.sym 84394 $true$2
.sym 84395 $auto$alumacc.cc:474:replace_alu$7495.C[28]$2
.sym 84397 $auto$alumacc.cc:474:replace_alu$7495.C[30]$2
.sym 84399 soc.cpu.timer[29]
.sym 84400 $true$2
.sym 84401 $auto$alumacc.cc:474:replace_alu$7495.C[29]$2
.sym 84403 $auto$alumacc.cc:474:replace_alu$7495.C[31]
.sym 84405 soc.cpu.timer[30]
.sym 84406 $true$2
.sym 84407 $auto$alumacc.cc:474:replace_alu$7495.C[30]$2
.sym 84410 $false
.sym 84411 soc.cpu.timer[31]
.sym 84412 $false
.sym 84413 $auto$alumacc.cc:474:replace_alu$7495.C[31]
.sym 84417 $abc$61454$n4698
.sym 84418 $abc$61454$n4860
.sym 84423 $abc$61454$n4689
.sym 84424 soc.simpleuart.send_bitcnt[1]
.sym 84503 $abc$61454$n4850
.sym 84504 $abc$61454$n4853
.sym 84505 $false
.sym 84506 $false
.sym 84509 $abc$61454$n7771
.sym 84510 $abc$61454$n4853
.sym 84511 soc.simpleuart.recv_state[0]
.sym 84512 $abc$61454$n4850
.sym 84515 $abc$61454$n7771
.sym 84516 soc.simpleuart.recv_state[0]
.sym 84517 soc.simpleuart.recv_state[1]
.sym 84518 $abc$61454$n4853
.sym 84533 $abc$61454$n4681
.sym 84534 $abc$61454$n4852_1
.sym 84535 $abc$61454$n7452
.sym 84536 $false
.sym 84544 soc.simpleuart.send_pattern[9]
.sym 84884 $false
.sym 84885 soc.cpu.pcpi_mul.mul_counter[0]
.sym 84886 $false
.sym 84887 $false
.sym 84906 resetn$2
.sym 84907 clk_16mhz$2$2
.sym 84908 soc.cpu.pcpi_mul.mul_waiting$2
.sym 85137 $abc$61454$n10565
.sym 85138 $abc$61454$n10570
.sym 85139 $abc$61454$n6377
.sym 85140 $abc$61454$n6488_1
.sym 85141 $abc$61454$n10566
.sym 85142 $abc$61454$n10569
.sym 85143 $abc$61454$n6441
.sym 85144 soc.cpu.pcpi_div.quotient[8]
.sym 85247 soc.cpu.pcpi_div.dividend[2]
.sym 85248 $false
.sym 85249 $false
.sym 85250 $false
.sym 85253 $abc$61454$n7164
.sym 85254 $abc$61454$n7165
.sym 85255 soc.cpu.instr_sub
.sym 85256 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85259 soc.cpu.pcpi_div.dividend[4]
.sym 85260 $false
.sym 85261 $false
.sym 85262 $false
.sym 85265 $abc$61454$n7167
.sym 85266 $abc$61454$n7168
.sym 85267 soc.cpu.instr_sub
.sym 85268 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85271 $abc$61454$n7173
.sym 85272 $abc$61454$n7174
.sym 85273 soc.cpu.instr_sub
.sym 85274 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85277 $abc$61454$n7176
.sym 85278 $abc$61454$n7177
.sym 85279 soc.cpu.instr_sub
.sym 85280 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 85283 soc.cpu.pcpi_div.quotient[6]
.sym 85284 $false
.sym 85285 $false
.sym 85286 $false
.sym 85289 soc.cpu.pcpi_div.quotient_msk[22]
.sym 85290 $false
.sym 85291 $false
.sym 85292 $false
.sym 85293 $abc$61454$n4753$2
.sym 85294 clk_16mhz$2$2
.sym 85295 soc.cpu.pcpi_div.start$2
.sym 85298 $abc$61454$n8587
.sym 85299 $abc$61454$n8589
.sym 85300 $abc$61454$n8591
.sym 85301 $abc$61454$n8593
.sym 85302 $abc$61454$n8595
.sym 85303 $abc$61454$n8597
.sym 85370 $abc$61454$n8587
.sym 85371 $abc$61454$n8523
.sym 85372 soc.cpu.pcpi_div.outsign
.sym 85373 $abc$61454$n5126_1
.sym 85376 $abc$61454$n8595
.sym 85377 $abc$61454$n8531
.sym 85378 soc.cpu.pcpi_div.outsign
.sym 85379 $abc$61454$n5126_1
.sym 85382 $abc$61454$n8591
.sym 85383 $abc$61454$n8527
.sym 85384 soc.cpu.pcpi_div.outsign
.sym 85385 $abc$61454$n5126_1
.sym 85388 $abc$61454$n8597
.sym 85389 $abc$61454$n8533
.sym 85390 soc.cpu.pcpi_div.outsign
.sym 85391 $abc$61454$n5126_1
.sym 85394 $abc$61454$n8589
.sym 85395 $abc$61454$n8525
.sym 85396 soc.cpu.pcpi_div.outsign
.sym 85397 $abc$61454$n5126_1
.sym 85400 soc.cpu.pcpi_div.quotient[7]
.sym 85401 soc.cpu.pcpi_div.dividend[7]
.sym 85402 soc.cpu.pcpi_div.outsign
.sym 85403 $abc$61454$n8159_1
.sym 85406 soc.cpu.pcpi_div.quotient[4]
.sym 85407 soc.cpu.pcpi_div.dividend[4]
.sym 85408 soc.cpu.pcpi_div.outsign
.sym 85409 $abc$61454$n8153
.sym 85412 soc.cpu.pcpi_div.quotient[6]
.sym 85413 soc.cpu.pcpi_div.dividend[6]
.sym 85414 soc.cpu.pcpi_div.outsign
.sym 85415 $abc$61454$n8157_1
.sym 85416 $true
.sym 85417 clk_16mhz$2$2
.sym 85418 $false
.sym 85419 $abc$61454$n8599
.sym 85420 $abc$61454$n8601
.sym 85421 $abc$61454$n8603
.sym 85422 $abc$61454$n8605
.sym 85423 $abc$61454$n8607
.sym 85424 $abc$61454$n8609
.sym 85425 $abc$61454$n8611
.sym 85426 $abc$61454$n8613
.sym 85455 $true
.sym 85492 $abc$61454$n10597$2
.sym 85493 $false
.sym 85494 $abc$61454$n10597
.sym 85495 $false
.sym 85496 $false
.sym 85498 $auto$alumacc.cc:474:replace_alu$7513.C[2]
.sym 85500 $false
.sym 85501 $abc$61454$n10189
.sym 85504 $auto$alumacc.cc:474:replace_alu$7513.C[3]
.sym 85505 $false
.sym 85506 $false
.sym 85507 $abc$61454$n10598
.sym 85508 $auto$alumacc.cc:474:replace_alu$7513.C[2]
.sym 85510 $auto$alumacc.cc:474:replace_alu$7513.C[4]
.sym 85511 $false
.sym 85512 $false
.sym 85513 $abc$61454$n10599
.sym 85514 $auto$alumacc.cc:474:replace_alu$7513.C[3]
.sym 85516 $auto$alumacc.cc:474:replace_alu$7513.C[5]
.sym 85517 $false
.sym 85518 $false
.sym 85519 $abc$61454$n10600
.sym 85520 $auto$alumacc.cc:474:replace_alu$7513.C[4]
.sym 85522 $auto$alumacc.cc:474:replace_alu$7513.C[6]
.sym 85523 $false
.sym 85524 $false
.sym 85525 $abc$61454$n10601
.sym 85526 $auto$alumacc.cc:474:replace_alu$7513.C[5]
.sym 85528 $auto$alumacc.cc:474:replace_alu$7513.C[7]
.sym 85529 $false
.sym 85530 $false
.sym 85531 $abc$61454$n10602
.sym 85532 $auto$alumacc.cc:474:replace_alu$7513.C[6]
.sym 85534 $auto$alumacc.cc:474:replace_alu$7513.C[8]
.sym 85535 $false
.sym 85536 $false
.sym 85537 $abc$61454$n10603
.sym 85538 $auto$alumacc.cc:474:replace_alu$7513.C[7]
.sym 85542 $abc$61454$n8615
.sym 85543 $abc$61454$n8617
.sym 85544 $abc$61454$n8619
.sym 85545 $abc$61454$n8621
.sym 85546 $abc$61454$n8623
.sym 85547 $abc$61454$n8625
.sym 85548 $abc$61454$n8627
.sym 85549 $abc$61454$n8629
.sym 85578 $auto$alumacc.cc:474:replace_alu$7513.C[8]
.sym 85615 $auto$alumacc.cc:474:replace_alu$7513.C[9]
.sym 85616 $false
.sym 85617 $false
.sym 85618 $abc$61454$n10604
.sym 85619 $auto$alumacc.cc:474:replace_alu$7513.C[8]
.sym 85621 $auto$alumacc.cc:474:replace_alu$7513.C[10]
.sym 85622 $false
.sym 85623 $false
.sym 85624 $abc$61454$n10605
.sym 85625 $auto$alumacc.cc:474:replace_alu$7513.C[9]
.sym 85627 $auto$alumacc.cc:474:replace_alu$7513.C[11]
.sym 85628 $false
.sym 85629 $false
.sym 85630 $abc$61454$n10606
.sym 85631 $auto$alumacc.cc:474:replace_alu$7513.C[10]
.sym 85633 $auto$alumacc.cc:474:replace_alu$7513.C[12]
.sym 85634 $false
.sym 85635 $false
.sym 85636 $abc$61454$n10607
.sym 85637 $auto$alumacc.cc:474:replace_alu$7513.C[11]
.sym 85639 $auto$alumacc.cc:474:replace_alu$7513.C[13]
.sym 85640 $false
.sym 85641 $false
.sym 85642 $abc$61454$n10608
.sym 85643 $auto$alumacc.cc:474:replace_alu$7513.C[12]
.sym 85645 $auto$alumacc.cc:474:replace_alu$7513.C[14]
.sym 85646 $false
.sym 85647 $false
.sym 85648 $abc$61454$n10609
.sym 85649 $auto$alumacc.cc:474:replace_alu$7513.C[13]
.sym 85651 $auto$alumacc.cc:474:replace_alu$7513.C[15]
.sym 85652 $false
.sym 85653 $false
.sym 85654 $abc$61454$n10610
.sym 85655 $auto$alumacc.cc:474:replace_alu$7513.C[14]
.sym 85657 $auto$alumacc.cc:474:replace_alu$7513.C[16]
.sym 85658 $false
.sym 85659 $false
.sym 85660 $abc$61454$n10611
.sym 85661 $auto$alumacc.cc:474:replace_alu$7513.C[15]
.sym 85665 $abc$61454$n8631
.sym 85666 $abc$61454$n8633
.sym 85667 $abc$61454$n8635
.sym 85668 $abc$61454$n8637
.sym 85669 $abc$61454$n8639
.sym 85670 $abc$61454$n8641
.sym 85671 $abc$61454$n8643
.sym 85672 $abc$61454$n8645
.sym 85701 $auto$alumacc.cc:474:replace_alu$7513.C[16]
.sym 85738 $auto$alumacc.cc:474:replace_alu$7513.C[17]
.sym 85739 $false
.sym 85740 $false
.sym 85741 $abc$61454$n10612
.sym 85742 $auto$alumacc.cc:474:replace_alu$7513.C[16]
.sym 85744 $auto$alumacc.cc:474:replace_alu$7513.C[18]
.sym 85745 $false
.sym 85746 $false
.sym 85747 $abc$61454$n10613
.sym 85748 $auto$alumacc.cc:474:replace_alu$7513.C[17]
.sym 85750 $auto$alumacc.cc:474:replace_alu$7513.C[19]
.sym 85751 $false
.sym 85752 $false
.sym 85753 $abc$61454$n10614
.sym 85754 $auto$alumacc.cc:474:replace_alu$7513.C[18]
.sym 85756 $auto$alumacc.cc:474:replace_alu$7513.C[20]
.sym 85757 $false
.sym 85758 $false
.sym 85759 $abc$61454$n10615
.sym 85760 $auto$alumacc.cc:474:replace_alu$7513.C[19]
.sym 85762 $auto$alumacc.cc:474:replace_alu$7513.C[21]
.sym 85763 $false
.sym 85764 $false
.sym 85765 $abc$61454$n10616
.sym 85766 $auto$alumacc.cc:474:replace_alu$7513.C[20]
.sym 85768 $auto$alumacc.cc:474:replace_alu$7513.C[22]
.sym 85769 $false
.sym 85770 $false
.sym 85771 $abc$61454$n10617
.sym 85772 $auto$alumacc.cc:474:replace_alu$7513.C[21]
.sym 85774 $auto$alumacc.cc:474:replace_alu$7513.C[23]
.sym 85775 $false
.sym 85776 $false
.sym 85777 $abc$61454$n10618
.sym 85778 $auto$alumacc.cc:474:replace_alu$7513.C[22]
.sym 85780 $auto$alumacc.cc:474:replace_alu$7513.C[24]
.sym 85781 $false
.sym 85782 $false
.sym 85783 $abc$61454$n10619
.sym 85784 $auto$alumacc.cc:474:replace_alu$7513.C[23]
.sym 85788 $abc$61454$n8181_1
.sym 85789 $abc$61454$n8199_1
.sym 85790 $abc$61454$n8171_1
.sym 85791 $abc$61454$n8207_1
.sym 85792 $abc$61454$n10579
.sym 85793 $abc$61454$n10587
.sym 85794 $abc$61454$n8183_1
.sym 85795 $abc$61454$n8197_1
.sym 85824 $auto$alumacc.cc:474:replace_alu$7513.C[24]
.sym 85861 $auto$alumacc.cc:474:replace_alu$7513.C[25]
.sym 85862 $false
.sym 85863 $false
.sym 85864 $abc$61454$n10620
.sym 85865 $auto$alumacc.cc:474:replace_alu$7513.C[24]
.sym 85867 $auto$alumacc.cc:474:replace_alu$7513.C[26]
.sym 85868 $false
.sym 85869 $false
.sym 85870 $abc$61454$n10621
.sym 85871 $auto$alumacc.cc:474:replace_alu$7513.C[25]
.sym 85873 $auto$alumacc.cc:474:replace_alu$7513.C[27]
.sym 85874 $false
.sym 85875 $false
.sym 85876 $abc$61454$n10622
.sym 85877 $auto$alumacc.cc:474:replace_alu$7513.C[26]
.sym 85879 $auto$alumacc.cc:474:replace_alu$7513.C[28]
.sym 85880 $false
.sym 85881 $false
.sym 85882 $abc$61454$n10623
.sym 85883 $auto$alumacc.cc:474:replace_alu$7513.C[27]
.sym 85885 $auto$alumacc.cc:474:replace_alu$7513.C[29]
.sym 85886 $false
.sym 85887 $false
.sym 85888 $abc$61454$n10624
.sym 85889 $auto$alumacc.cc:474:replace_alu$7513.C[28]
.sym 85891 $auto$alumacc.cc:474:replace_alu$7513.C[30]
.sym 85892 $false
.sym 85893 $false
.sym 85894 $abc$61454$n10625
.sym 85895 $auto$alumacc.cc:474:replace_alu$7513.C[29]
.sym 85897 $auto$alumacc.cc:474:replace_alu$7513.C[31]
.sym 85898 $false
.sym 85899 $false
.sym 85900 $abc$61454$n10626
.sym 85901 $auto$alumacc.cc:474:replace_alu$7513.C[30]
.sym 85904 $false
.sym 85905 $false
.sym 85906 $abc$61454$n10627
.sym 85907 $auto$alumacc.cc:474:replace_alu$7513.C[31]
.sym 85911 $abc$61454$n10586
.sym 85912 $abc$61454$n8195_1
.sym 85913 $abc$61454$n8193_1
.sym 85914 $abc$61454$n10620
.sym 85915 $abc$61454$n10590
.sym 85916 $abc$61454$n8205_1
.sym 85917 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 85918 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 85985 soc.cpu.pcpi_div.dividend[16]
.sym 85986 $false
.sym 85987 $false
.sym 85988 $false
.sym 85991 $abc$61454$n8617
.sym 85992 $abc$61454$n8553
.sym 85993 soc.cpu.pcpi_div.outsign
.sym 85994 $abc$61454$n5126_1
.sym 85997 soc.cpu.pcpi_div.dividend[10]
.sym 85998 $false
.sym 85999 $false
.sym 86000 $false
.sym 86003 $abc$61454$n8639
.sym 86004 $abc$61454$n8575
.sym 86005 soc.cpu.pcpi_div.outsign
.sym 86006 $abc$61454$n5126_1
.sym 86009 soc.cpu.pcpi_div.dividend[20]
.sym 86010 $false
.sym 86011 $false
.sym 86012 $false
.sym 86015 $abc$61454$n8599
.sym 86016 $abc$61454$n8535
.sym 86017 soc.cpu.pcpi_div.outsign
.sym 86018 $abc$61454$n5126_1
.sym 86021 soc.cpu.pcpi_div.dividend[17]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 soc.cpu.pcpi_div.quotient[17]
.sym 86028 soc.cpu.pcpi_div.dividend[17]
.sym 86029 soc.cpu.pcpi_div.outsign
.sym 86030 $abc$61454$n8179_1
.sym 86031 $true
.sym 86032 clk_16mhz$2$2
.sym 86033 $false
.sym 86034 $abc$61454$n10564
.sym 86035 $abc$61454$n5794
.sym 86036 $abc$61454$n4728
.sym 86037 $abc$61454$n6610
.sym 86038 $abc$61454$n6611
.sym 86039 $abc$61454$n4732_1
.sym 86040 $abc$61454$n4730
.sym 86041 $abc$61454$n4729_1
.sym 86108 soc.cpu.pcpi_div.dividend[8]
.sym 86109 $false
.sym 86110 $false
.sym 86111 $false
.sym 86114 soc.cpu.pcpi_div.dividend[13]
.sym 86115 $false
.sym 86116 $false
.sym 86117 $false
.sym 86120 soc.cpu.pcpi_div.dividend[28]
.sym 86121 $false
.sym 86122 $false
.sym 86123 $false
.sym 86126 soc.cpu.pcpi_div.quotient[8]
.sym 86127 soc.cpu.pcpi_div.dividend[8]
.sym 86128 soc.cpu.pcpi_div.outsign
.sym 86129 $abc$61454$n8161_1
.sym 86132 soc.cpu.pcpi_div.quotient[2]
.sym 86133 soc.cpu.pcpi_div.dividend[2]
.sym 86134 soc.cpu.pcpi_div.outsign
.sym 86135 $abc$61454$n8149_1
.sym 86138 soc.cpu.pcpi_div.quotient[28]
.sym 86139 soc.cpu.pcpi_div.dividend[28]
.sym 86140 soc.cpu.pcpi_div.outsign
.sym 86141 $abc$61454$n8201
.sym 86144 soc.cpu.pcpi_div.quotient[13]
.sym 86145 soc.cpu.pcpi_div.dividend[13]
.sym 86146 soc.cpu.pcpi_div.outsign
.sym 86147 $abc$61454$n8171_1
.sym 86154 $true
.sym 86155 clk_16mhz$2$2
.sym 86156 $false
.sym 86157 $abc$61454$n6637
.sym 86158 $abc$61454$n6549
.sym 86159 $abc$61454$n6530_1
.sym 86160 $abc$61454$n6715
.sym 86161 $abc$61454$n6550_1
.sym 86162 $abc$61454$n6600
.sym 86163 $abc$61454$n6578_1
.sym 86164 $abc$61454$n6677_1
.sym 86231 $abc$61454$n6600
.sym 86232 $abc$61454$n6503_1
.sym 86233 soc.cpu.reg_op2[3]
.sym 86234 $abc$61454$n6335
.sym 86237 $abc$61454$n6549
.sym 86238 $abc$61454$n6504
.sym 86239 soc.cpu.reg_op2[2]
.sym 86240 $false
.sym 86243 $abc$61454$n6374
.sym 86244 soc.cpu.reg_op2[1]
.sym 86245 $abc$61454$n6449
.sym 86246 soc.cpu.reg_op2[2]
.sym 86249 $abc$61454$n6373
.sym 86250 $abc$61454$n6503_1
.sym 86251 soc.cpu.reg_op2[3]
.sym 86252 $false
.sym 86255 $abc$61454$n6374
.sym 86256 $abc$61454$n5115_1
.sym 86257 $false
.sym 86258 $false
.sym 86261 $abc$61454$n6637
.sym 86262 $abc$61454$n6548_1
.sym 86263 soc.cpu.reg_op2[3]
.sym 86264 $abc$61454$n6335
.sym 86267 $abc$61454$n6548_1
.sym 86268 $abc$61454$n6448
.sym 86269 soc.cpu.reg_op2[3]
.sym 86270 $false
.sym 86273 $abc$61454$n6504
.sym 86274 $abc$61454$n6449
.sym 86275 soc.cpu.reg_op2[2]
.sym 86276 $false
.sym 86280 $abc$61454$n6616
.sym 86281 $abc$61454$n6733_1
.sym 86282 $abc$61454$n6505_1
.sym 86283 $abc$61454$n6660_1
.sym 86284 $abc$61454$n6696
.sym 86285 $abc$61454$n6577_1
.sym 86286 $abc$61454$n6529_1
.sym 86287 $abc$61454$n6661_1
.sym 86354 soc.cpu.reg_op1[0]
.sym 86355 soc.cpu.reg_op1[1]
.sym 86356 soc.cpu.reg_op2[0]
.sym 86357 $false
.sym 86360 $abc$61454$n6485_1
.sym 86361 $abc$61454$n6450
.sym 86362 soc.cpu.reg_op2[1]
.sym 86363 $false
.sym 86366 soc.cpu.reg_op1[3]
.sym 86367 soc.cpu.reg_op1[2]
.sym 86368 soc.cpu.reg_op2[0]
.sym 86369 $false
.sym 86372 $abc$61454$n6450
.sym 86373 $abc$61454$n6420
.sym 86374 soc.cpu.reg_op2[1]
.sym 86375 $false
.sym 86378 $abc$61454$n6505_1
.sym 86379 $abc$61454$n6485_1
.sym 86380 soc.cpu.reg_op2[1]
.sym 86381 $false
.sym 86384 soc.cpu.reg_op1[7]
.sym 86385 soc.cpu.reg_op1[6]
.sym 86386 soc.cpu.reg_op2[0]
.sym 86387 $false
.sym 86390 $abc$61454$n6420
.sym 86391 $abc$61454$n6374
.sym 86392 soc.cpu.reg_op2[1]
.sym 86393 $false
.sym 86396 soc.cpu.reg_op1[5]
.sym 86397 soc.cpu.reg_op1[4]
.sym 86398 soc.cpu.reg_op2[0]
.sym 86399 $false
.sym 86403 $abc$61454$n6333_1
.sym 86404 $abc$61454$n6334_1
.sym 86405 $abc$61454$n6338_1
.sym 86406 $abc$61454$n8218_1
.sym 86407 $abc$61454$n6336_1
.sym 86408 $abc$61454$n6296_1
.sym 86409 $abc$61454$n6536_1
.sym 86410 $abc$61454$n6668_1
.sym 86477 $abc$61454$n6330_1
.sym 86478 $abc$61454$n4054
.sym 86479 soc.cpu.reg_op2[24]
.sym 86480 soc.cpu.reg_op1[24]
.sym 86483 $abc$61454$n6587_1
.sym 86484 $abc$61454$n6493_1
.sym 86485 $abc$61454$n6667_1
.sym 86486 $abc$61454$n6666_1
.sym 86489 $abc$61454$n6706
.sym 86490 $abc$61454$n6627
.sym 86491 soc.cpu.reg_op2[3]
.sym 86492 $abc$61454$n6335
.sym 86495 soc.cpu.reg_op1[24]
.sym 86496 soc.cpu.reg_op2[24]
.sym 86497 $abc$61454$n6331_1
.sym 86498 $false
.sym 86501 $abc$61454$n6537
.sym 86502 $abc$61454$n6536_1
.sym 86503 soc.cpu.reg_op2[4]
.sym 86504 $abc$61454$n6329_1
.sym 86507 $abc$61454$n6628
.sym 86508 $abc$61454$n6591
.sym 86509 soc.cpu.reg_op2[2]
.sym 86510 $false
.sym 86513 $abc$61454$n6668_1
.sym 86514 $abc$61454$n6590_1
.sym 86515 soc.cpu.reg_op2[3]
.sym 86516 $abc$61454$n6335
.sym 86519 $abc$61454$n6673_1
.sym 86520 $abc$61454$n6674_1
.sym 86521 $abc$61454$n8233_1
.sym 86522 $abc$61454$n6665_1
.sym 86523 $true
.sym 86524 clk_16mhz$2$2
.sym 86525 $false
.sym 86526 $abc$61454$n6628
.sym 86527 $abc$61454$n6491_1
.sym 86528 $abc$61454$n6439
.sym 86529 $abc$61454$n6437
.sym 86530 $abc$61454$n6608
.sym 86531 $abc$61454$n6314
.sym 86532 $abc$61454$n6369
.sym 86533 $abc$61454$n6490_1
.sym 86600 $abc$61454$n6608
.sym 86601 $abc$61454$n6592_1
.sym 86602 soc.cpu.reg_op2[1]
.sym 86603 $false
.sym 86606 $abc$61454$n6592_1
.sym 86607 $abc$61454$n6564
.sym 86608 soc.cpu.reg_op2[1]
.sym 86609 $false
.sym 86612 $abc$61454$n6648
.sym 86613 $abc$61454$n6607
.sym 86614 soc.cpu.reg_op2[2]
.sym 86615 $false
.sym 86618 soc.cpu.reg_op1[14]
.sym 86619 soc.cpu.reg_op1[13]
.sym 86620 soc.cpu.reg_op2[0]
.sym 86621 $false
.sym 86624 $abc$61454$n6591
.sym 86625 $abc$61454$n6540
.sym 86626 soc.cpu.reg_op2[2]
.sym 86627 $false
.sym 86630 soc.cpu.reg_op1[16]
.sym 86631 soc.cpu.reg_op1[15]
.sym 86632 soc.cpu.reg_op2[0]
.sym 86633 $false
.sym 86636 soc.cpu.reg_op2[4]
.sym 86637 $abc$61454$n6491_1
.sym 86638 $abc$61454$n6588
.sym 86639 $false
.sym 86642 $abc$61454$n8235
.sym 86643 $abc$61454$n6647
.sym 86644 soc.cpu.reg_op2[3]
.sym 86645 $abc$61454$n6335
.sym 86649 $abc$61454$n6328_1
.sym 86650 $abc$61454$n6326
.sym 86651 $abc$61454$n6365
.sym 86652 $abc$61454$n6537
.sym 86653 $abc$61454$n6386_1
.sym 86654 $abc$61454$n6492_1
.sym 86655 $abc$61454$n8217_1
.sym 86656 $abc$61454$n6322
.sym 86723 $abc$61454$n6355
.sym 86724 $abc$61454$n6462
.sym 86725 soc.cpu.reg_op2[3]
.sym 86726 $false
.sym 86729 $abc$61454$n6386_1
.sym 86730 $abc$61454$n6385
.sym 86731 soc.cpu.reg_op2[2]
.sym 86732 $false
.sym 86735 $abc$61454$n6371
.sym 86736 $abc$61454$n6365
.sym 86737 $abc$61454$n6358
.sym 86738 soc.cpu.reg_op2[3]
.sym 86741 soc.cpu.reg_op1[2]
.sym 86742 soc.cpu.reg_op1[1]
.sym 86743 soc.cpu.reg_op2[0]
.sym 86744 $abc$61454$n5115_1
.sym 86747 $abc$61454$n6560_1
.sym 86748 $abc$61454$n6559_1
.sym 86749 soc.cpu.reg_op2[4]
.sym 86750 $abc$61454$n6329_1
.sym 86753 soc.cpu.reg_op2[4]
.sym 86754 $abc$61454$n6460
.sym 86755 $abc$61454$n6588
.sym 86756 $false
.sym 86759 $abc$61454$n6462
.sym 86760 $abc$61454$n6461
.sym 86761 soc.cpu.reg_op2[3]
.sym 86762 $false
.sym 86765 $abc$61454$n6355
.sym 86766 $abc$61454$n6386_1
.sym 86767 soc.cpu.reg_op2[2]
.sym 86768 $false
.sym 86772 $abc$61454$n8215_1
.sym 86773 $abc$61454$n8220_1
.sym 86774 $abc$61454$n6433
.sym 86775 $abc$61454$n8219_1
.sym 86776 $abc$61454$n6301_1
.sym 86777 $abc$61454$n6430
.sym 86778 $abc$61454$n8214_1
.sym 86779 $abc$61454$n8216
.sym 86846 $abc$61454$n6384
.sym 86847 $abc$61454$n6381
.sym 86848 soc.cpu.reg_op2[3]
.sym 86849 $false
.sym 86852 $abc$61454$n8220_1
.sym 86853 $abc$61454$n6380
.sym 86854 soc.cpu.reg_op2[4]
.sym 86855 $abc$61454$n6329_1
.sym 86858 $abc$61454$n6463
.sym 86859 $abc$61454$n6460
.sym 86860 soc.cpu.reg_op2[4]
.sym 86861 $abc$61454$n6329_1
.sym 86864 $abc$61454$n6412
.sym 86865 $abc$61454$n8222_1
.sym 86866 $abc$61454$n6414
.sym 86867 soc.cpu.reg_op2[3]
.sym 86870 soc.cpu.reg_op1[3]
.sym 86871 soc.cpu.reg_op1[4]
.sym 86872 soc.cpu.reg_op2[0]
.sym 86873 $abc$61454$n5115_1
.sym 86876 $abc$61454$n6388_1
.sym 86877 $abc$61454$n6381
.sym 86878 soc.cpu.reg_op2[4]
.sym 86879 soc.cpu.reg_op2[3]
.sym 86882 soc.cpu.reg_op2[4]
.sym 86883 soc.cpu.reg_op2[12]
.sym 86884 soc.cpu.mem_wordsize[2]
.sym 86885 soc.cpu.mem_wordsize[0]
.sym 86888 soc.cpu.reg_op2[5]
.sym 86889 soc.cpu.reg_op2[13]
.sym 86890 soc.cpu.mem_wordsize[2]
.sym 86891 soc.cpu.mem_wordsize[0]
.sym 86892 $abc$61454$n4565
.sym 86893 clk_16mhz$2$2
.sym 86894 $false
.sym 86895 $abc$61454$n6432
.sym 86896 $abc$61454$n6302
.sym 86897 $abc$61454$n6366
.sym 86898 $abc$61454$n6304
.sym 86899 $abc$61454$n6368
.sym 86900 $abc$61454$n6367
.sym 86901 iomem_rdata[12]
.sym 86969 $abc$61454$n6362
.sym 86970 $abc$61454$n6359
.sym 86971 soc.cpu.reg_op2[2]
.sym 86972 $false
.sym 86975 $abc$61454$n6368
.sym 86976 $abc$61454$n6367
.sym 86977 soc.cpu.reg_op2[2]
.sym 86978 soc.cpu.reg_op2[1]
.sym 86981 $abc$61454$n6367
.sym 86982 soc.cpu.reg_op2[1]
.sym 86983 $abc$61454$n6413
.sym 86984 soc.cpu.reg_op2[2]
.sym 86987 $abc$61454$n6362
.sym 86988 $abc$61454$n6343
.sym 86989 soc.cpu.reg_op2[2]
.sym 86990 $false
.sym 86993 $abc$61454$n6456
.sym 86994 $abc$61454$n6457
.sym 86995 $abc$61454$n6455
.sym 86996 soc.cpu.reg_op2[3]
.sym 86999 $abc$61454$n6368
.sym 87000 $abc$61454$n6360
.sym 87001 soc.cpu.reg_op2[1]
.sym 87002 $false
.sym 87005 $abc$61454$n6359
.sym 87006 soc.cpu.reg_op2[2]
.sym 87007 $false
.sym 87008 $false
.sym 87011 soc.cpu.mem_wdata[12]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$61454$n4820
.sym 87016 clk_16mhz$2$2
.sym 87017 $abc$61454$n17$2
.sym 87019 $abc$61454$n4119
.sym 87021 soc.spimemio.xfer.xfer_qspi
.sym 87022 soc.spimemio.xfer.xfer_dspi
.sym 87025 soc.spimemio.xfer.xfer_ddr
.sym 87092 soc.cpu.reg_op1[13]
.sym 87093 soc.cpu.reg_op1[14]
.sym 87094 soc.cpu.reg_op2[0]
.sym 87095 $false
.sym 87098 soc.cpu.reg_op1[9]
.sym 87099 soc.cpu.reg_op1[10]
.sym 87100 soc.cpu.reg_op2[0]
.sym 87101 $false
.sym 87104 $abc$61454$n6363
.sym 87105 $abc$61454$n6361
.sym 87106 soc.cpu.reg_op2[1]
.sym 87107 $false
.sym 87110 soc.cpu.reg_op1[11]
.sym 87111 soc.cpu.reg_op1[12]
.sym 87112 soc.cpu.reg_op2[0]
.sym 87113 $false
.sym 87116 $abc$61454$n6364
.sym 87117 $abc$61454$n6363
.sym 87118 soc.cpu.reg_op2[1]
.sym 87119 $false
.sym 87122 $abc$61454$n6361
.sym 87123 $abc$61454$n6360
.sym 87124 soc.cpu.reg_op2[1]
.sym 87125 $false
.sym 87128 soc.spimemio.din_qspi
.sym 87129 soc.spimemio.config_qspi
.sym 87130 $abc$61454$n4304
.sym 87131 $abc$61454$n4607_1
.sym 87134 soc.spimemio.din_ddr
.sym 87135 soc.spimemio.config_ddr
.sym 87136 $abc$61454$n4304
.sym 87137 $abc$61454$n4607_1
.sym 87138 $true
.sym 87139 clk_16mhz$2$2
.sym 87140 $abc$61454$n1271
.sym 87141 $abc$61454$n4115
.sym 87143 $abc$61454$n4295
.sym 87146 $abc$61454$n4301
.sym 87148 soc.spimemio.rdata[15]
.sym 87215 $abc$61454$n3898
.sym 87216 soc.simpleuart.cfg_divider[15]
.sym 87217 $abc$61454$n3987
.sym 87218 $abc$61454$n4319
.sym 87221 soc.spimemio.valid
.sym 87222 $abc$61454$n3959
.sym 87223 $false
.sym 87224 $false
.sym 87227 $abc$61454$n4532
.sym 87228 $false
.sym 87229 $false
.sym 87230 $false
.sym 87233 soc.memory.rdata[15]
.sym 87234 soc.ram_ready
.sym 87235 $false
.sym 87236 $false
.sym 87239 soc.cpu.reg_op1[1]
.sym 87240 soc.cpu.mem_wordsize[2]
.sym 87241 $false
.sym 87242 $false
.sym 87245 soc.cpu.mem_la_read
.sym 87246 soc.cpu.mem_xfer
.sym 87247 $false
.sym 87248 $false
.sym 87257 soc.cpu.mem_wdata[15]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$61454$n4668
.sym 87262 clk_16mhz$2$2
.sym 87263 $abc$61454$n17$2
.sym 87265 $abc$61454$n4668
.sym 87267 $abc$61454$n5306_1
.sym 87269 $abc$61454$n5305_1
.sym 87270 $abc$61454$n3905
.sym 87344 soc.spimemio.jump
.sym 87345 $false
.sym 87346 $false
.sym 87347 $false
.sym 87350 soc.spimemio.jump
.sym 87351 $abc$61454$n1271
.sym 87352 $false
.sym 87353 $false
.sym 87356 $abc$61454$n3905
.sym 87357 $abc$61454$n3883
.sym 87358 $false
.sym 87359 $false
.sym 87362 soc.cpu.mem_la_read
.sym 87363 soc.cpu.mem_xfer
.sym 87364 $false
.sym 87365 $false
.sym 87368 $abc$61454$n3905
.sym 87369 $abc$61454$n3883
.sym 87370 soc.cpu.mem_valid
.sym 87371 $abc$61454$n3947
.sym 87374 $abc$61454$n8139
.sym 87375 $false
.sym 87376 $false
.sym 87377 $false
.sym 87384 $abc$61454$n4720
.sym 87385 clk_16mhz$2$2
.sym 87386 $abc$61454$n1271
.sym 87387 $abc$61454$n5313
.sym 87388 $abc$61454$n5309_1
.sym 87389 $abc$61454$n5311
.sym 87393 $abc$61454$n5308_1
.sym 87394 soc.spimemio.rdata[19]
.sym 87461 soc.cpu.mem_la_read
.sym 87462 $abc$61454$n4814_1
.sym 87463 $false
.sym 87464 $false
.sym 87467 soc.spimemio.state[2]
.sym 87468 $abc$61454$n4720
.sym 87469 $abc$61454$n1271
.sym 87470 $false
.sym 87473 $abc$61454$n4267
.sym 87474 soc.spimemio.state[9]
.sym 87475 $false
.sym 87476 $false
.sym 87479 soc.spimemio.valid
.sym 87480 soc.spimemio.rd_wait
.sym 87481 $false
.sym 87482 $false
.sym 87485 $abc$61454$n4909
.sym 87486 $abc$61454$n4265
.sym 87487 $false
.sym 87488 $false
.sym 87491 $abc$61454$n5302_1
.sym 87492 $abc$61454$n4814_1
.sym 87493 $false
.sym 87494 $false
.sym 87503 soc.spimemio.state[2]
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 $abc$61454$n4715
.sym 87508 clk_16mhz$2$2
.sym 87509 soc.spimemio.jump
.sym 87511 soc.cpu.mem_wstrb[2]
.sym 87513 soc.cpu.mem_wstrb[1]
.sym 87514 soc.cpu.mem_wstrb[0]
.sym 87517 soc.cpu.mem_wstrb[3]
.sym 87584 $abc$61454$n1271
.sym 87585 $abc$61454$n4909
.sym 87586 $false
.sym 87587 $false
.sym 87590 soc.spimemio.valid
.sym 87591 $abc$61454$n4909
.sym 87592 $abc$61454$n1271
.sym 87593 $false
.sym 87614 $abc$61454$n4816_1
.sym 87615 $abc$61454$n4532
.sym 87616 $false
.sym 87617 $false
.sym 87626 soc.spimemio.rd_inc
.sym 87627 $false
.sym 87628 $false
.sym 87629 $false
.sym 87630 $abc$61454$n4719
.sym 87631 clk_16mhz$2$2
.sym 87632 soc.spimemio.valid
.sym 87633 $abc$61454$n4820
.sym 87635 $abc$61454$n4816
.sym 87636 $abc$61454$n5110
.sym 87639 $abc$61454$n4828
.sym 87640 soc.cpu.mem_wdata[4]
.sym 87707 $abc$61454$n3890
.sym 87708 $abc$61454$n3891
.sym 87709 $false
.sym 87710 $false
.sym 87713 soc.cpu.mem_addr[16]
.sym 87714 soc.cpu.mem_addr[17]
.sym 87715 soc.cpu.mem_addr[18]
.sym 87716 soc.cpu.mem_addr[19]
.sym 87719 $abc$61454$n3890
.sym 87720 $abc$61454$n3891
.sym 87721 soc.cpu.mem_valid
.sym 87722 $false
.sym 87725 soc.spimemio.softreset
.sym 87726 resetn$2
.sym 87727 $false
.sym 87728 $false
.sym 87731 soc.cpu.mem_addr[0]
.sym 87732 soc.cpu.mem_addr[1]
.sym 87733 $false
.sym 87734 $false
.sym 87737 soc.cpu.mem_addr[20]
.sym 87738 soc.cpu.mem_addr[21]
.sym 87739 soc.cpu.mem_addr[22]
.sym 87740 soc.cpu.mem_addr[23]
.sym 87743 $abc$61454$n4813
.sym 87744 $abc$61454$n4814
.sym 87745 resetn$2
.sym 87746 $false
.sym 87749 $abc$61454$n5110
.sym 87750 $abc$61454$n3885
.sym 87751 soc.spimemio.config_en
.sym 87752 $false
.sym 87753 $true
.sym 87754 clk_16mhz$2$2
.sym 87755 $abc$61454$n17$2
.sym 87756 $abc$61454$n4213
.sym 87757 $abc$61454$n4222
.sym 87759 $abc$61454$n4002
.sym 87761 $abc$61454$n4857
.sym 87762 gpio[26]
.sym 87763 gpio[31]
.sym 87830 $abc$61454$n3911
.sym 87831 $abc$61454$n3912
.sym 87832 $abc$61454$n4367
.sym 87833 $abc$61454$n3899
.sym 87836 soc.cpu.mem_addr[2]
.sym 87837 $abc$61454$n3888
.sym 87838 $abc$61454$n3887
.sym 87839 soc.cpu.mem_addr[3]
.sym 87842 soc.cpu.mem_addr[4]
.sym 87843 soc.cpu.mem_addr[5]
.sym 87844 soc.cpu.mem_addr[6]
.sym 87845 soc.cpu.mem_addr[7]
.sym 87848 $abc$61454$n3886
.sym 87849 $abc$61454$n3911
.sym 87850 $abc$61454$n3912
.sym 87851 $abc$61454$n4367
.sym 87854 soc.cpu.mem_addr[3]
.sym 87855 $abc$61454$n3888
.sym 87856 soc.cpu.mem_addr[2]
.sym 87857 $abc$61454$n3887
.sym 87860 soc.cpu.mem_addr[2]
.sym 87861 soc.cpu.mem_addr[3]
.sym 87862 $abc$61454$n3887
.sym 87863 $abc$61454$n3888
.sym 87866 $abc$61454$n3901
.sym 87867 $abc$61454$n3884
.sym 87868 $false
.sym 87869 $false
.sym 87872 $abc$61454$n3885
.sym 87873 $abc$61454$n3898
.sym 87874 $abc$61454$n3900
.sym 87875 soc.ram_ready
.sym 87884 iomem_rdata[7]
.sym 87965 $abc$61454$n3885
.sym 87966 soc.cpu.mem_wstrb[3]
.sym 87967 resetn$2
.sym 87968 $false
.sym 87995 soc.cpu.mem_wdata[31]
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$61454$n4709
.sym 88000 clk_16mhz$2$2
.sym 88001 $abc$61454$n17$2
.sym 88003 $abc$61454$n4214
.sym 88004 $abc$61454$n3987
.sym 88008 gpio[7]
.sym 88118 $abc$61454$n5800
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $true
.sym 88123 clk_16mhz$2$2
.sym 88124 $false
.sym 88126 $abc$61454$n4688
.sym 88127 $abc$61454$n4899_1
.sym 88129 $abc$61454$n3901
.sym 88130 $abc$61454$n7927
.sym 88132 soc.simpleuart.send_dummy
.sym 88248 pin_1$2
.sym 88249 soc.simpleuart.send_pattern[3]
.sym 88250 soc.simpleuart.send_pattern[2]
.sym 88251 soc.simpleuart.send_pattern[4]
.sym 88252 soc.simpleuart.send_pattern[1]
.sym 88364 $false
.sym 88365 soc.cpu.timer[19]
.sym 88366 $false
.sym 88367 $auto$alumacc.cc:474:replace_alu$7495.C[19]
.sym 88375 $abc$61454$n7925
.sym 88378 soc.simpleuart.send_bitcnt[2]
.sym 88496 $auto$alumacc.cc:474:replace_alu$7534.C[2]
.sym 88497 $abc$61454$n7926
.sym 88498 $abc$61454$n4898_1
.sym 88499 $abc$61454$n8098
.sym 88500 $abc$61454$n3904
.sym 88501 soc.simpleuart.send_bitcnt[3]
.sym 88568 $abc$61454$n4898_1
.sym 88569 soc.simpleuart.send_bitcnt[0]
.sym 88570 $abc$61454$n8098
.sym 88571 resetn$2
.sym 88574 $abc$61454$n8098
.sym 88575 $abc$61454$n4898_1
.sym 88576 $false
.sym 88577 $false
.sym 88604 $abc$61454$n4860
.sym 88605 resetn$2
.sym 88606 $false
.sym 88607 $false
.sym 88610 soc.simpleuart.send_bitcnt[1]
.sym 88611 $false
.sym 88612 $false
.sym 88613 $false
.sym 88614 $abc$61454$n4698
.sym 88615 clk_16mhz$2$2
.sym 88616 $abc$61454$n17$2
.sym 88618 $abc$61454$n7923
.sym 88619 soc.simpleuart.send_pattern[6]
.sym 88620 soc.simpleuart.send_pattern[7]
.sym 88621 soc.simpleuart.send_bitcnt[0]
.sym 88622 soc.simpleuart.send_pattern[8]
.sym 88624 soc.simpleuart.send_pattern[5]
.sym 88715 $true$2
.sym 88716 $false
.sym 88717 $false
.sym 88718 $false
.sym 88737 $abc$61454$n4689
.sym 88738 clk_16mhz$2$2
.sym 88739 $false
.sym 89090 soc.cpu.pcpi_div.quotient[25]
.sym 89215 $abc$61454$n7161
.sym 89216 $abc$61454$n7164
.sym 89217 $abc$61454$n7167
.sym 89218 $abc$61454$n7170
.sym 89219 $abc$61454$n7173
.sym 89220 $abc$61454$n7176
.sym 89221 $abc$61454$n7179
.sym 89324 soc.cpu.pcpi_div.quotient[3]
.sym 89325 $false
.sym 89326 $false
.sym 89327 $false
.sym 89330 soc.cpu.pcpi_div.quotient[8]
.sym 89331 $false
.sym 89332 $false
.sym 89333 $false
.sym 89336 $abc$61454$n7161
.sym 89337 $abc$61454$n7162
.sym 89338 soc.cpu.instr_sub
.sym 89339 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 89342 $abc$61454$n7179
.sym 89343 $abc$61454$n7180
.sym 89344 soc.cpu.instr_sub
.sym 89345 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 89348 soc.cpu.pcpi_div.quotient[4]
.sym 89349 $false
.sym 89350 $false
.sym 89351 $false
.sym 89354 soc.cpu.pcpi_div.quotient[7]
.sym 89355 $false
.sym 89356 $false
.sym 89357 $false
.sym 89360 $abc$61454$n7170
.sym 89361 $abc$61454$n7171
.sym 89362 soc.cpu.instr_sub
.sym 89363 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 89366 soc.cpu.pcpi_div.quotient_msk[8]
.sym 89367 soc.cpu.pcpi_div.quotient[8]
.sym 89368 $false
.sym 89369 $false
.sym 89370 $abc$61454$n4758$2
.sym 89371 clk_16mhz$2$2
.sym 89372 soc.cpu.pcpi_div.start$2
.sym 89373 $abc$61454$n7182
.sym 89374 $abc$61454$n7185
.sym 89375 $abc$61454$n7188
.sym 89376 $abc$61454$n7191
.sym 89377 $abc$61454$n7194
.sym 89378 $abc$61454$n7197
.sym 89379 $abc$61454$n7200
.sym 89380 $abc$61454$n7203
.sym 89409 $true
.sym 89446 $abc$61454$n10563$2
.sym 89447 $false
.sym 89448 $abc$61454$n10563
.sym 89449 $false
.sym 89450 $false
.sym 89452 $auto$alumacc.cc:474:replace_alu$7510.C[2]
.sym 89454 $false
.sym 89455 $abc$61454$n10188
.sym 89458 $auto$alumacc.cc:474:replace_alu$7510.C[3]
.sym 89459 $false
.sym 89460 $false
.sym 89461 $abc$61454$n10564
.sym 89462 $auto$alumacc.cc:474:replace_alu$7510.C[2]
.sym 89464 $auto$alumacc.cc:474:replace_alu$7510.C[4]
.sym 89465 $false
.sym 89466 $false
.sym 89467 $abc$61454$n10565
.sym 89468 $auto$alumacc.cc:474:replace_alu$7510.C[3]
.sym 89470 $auto$alumacc.cc:474:replace_alu$7510.C[5]
.sym 89471 $false
.sym 89472 $false
.sym 89473 $abc$61454$n10566
.sym 89474 $auto$alumacc.cc:474:replace_alu$7510.C[4]
.sym 89476 $auto$alumacc.cc:474:replace_alu$7510.C[6]
.sym 89477 $false
.sym 89478 $false
.sym 89479 $abc$61454$n10567
.sym 89480 $auto$alumacc.cc:474:replace_alu$7510.C[5]
.sym 89482 $auto$alumacc.cc:474:replace_alu$7510.C[7]
.sym 89483 $false
.sym 89484 $false
.sym 89485 $abc$61454$n10568
.sym 89486 $auto$alumacc.cc:474:replace_alu$7510.C[6]
.sym 89488 $auto$alumacc.cc:474:replace_alu$7510.C[8]
.sym 89489 $false
.sym 89490 $false
.sym 89491 $abc$61454$n10569
.sym 89492 $auto$alumacc.cc:474:replace_alu$7510.C[7]
.sym 89496 $abc$61454$n7206
.sym 89497 $abc$61454$n7209
.sym 89498 $abc$61454$n7212
.sym 89499 $abc$61454$n7215
.sym 89500 $abc$61454$n7218
.sym 89501 $abc$61454$n7221
.sym 89502 $abc$61454$n7224
.sym 89503 $abc$61454$n7227
.sym 89532 $auto$alumacc.cc:474:replace_alu$7510.C[8]
.sym 89569 $auto$alumacc.cc:474:replace_alu$7510.C[9]
.sym 89570 $false
.sym 89571 $false
.sym 89572 $abc$61454$n10570
.sym 89573 $auto$alumacc.cc:474:replace_alu$7510.C[8]
.sym 89575 $auto$alumacc.cc:474:replace_alu$7510.C[10]
.sym 89576 $false
.sym 89577 $false
.sym 89578 $abc$61454$n10571
.sym 89579 $auto$alumacc.cc:474:replace_alu$7510.C[9]
.sym 89581 $auto$alumacc.cc:474:replace_alu$7510.C[11]
.sym 89582 $false
.sym 89583 $false
.sym 89584 $abc$61454$n10572
.sym 89585 $auto$alumacc.cc:474:replace_alu$7510.C[10]
.sym 89587 $auto$alumacc.cc:474:replace_alu$7510.C[12]
.sym 89588 $false
.sym 89589 $false
.sym 89590 $abc$61454$n10573
.sym 89591 $auto$alumacc.cc:474:replace_alu$7510.C[11]
.sym 89593 $auto$alumacc.cc:474:replace_alu$7510.C[13]
.sym 89594 $false
.sym 89595 $false
.sym 89596 $abc$61454$n10574
.sym 89597 $auto$alumacc.cc:474:replace_alu$7510.C[12]
.sym 89599 $auto$alumacc.cc:474:replace_alu$7510.C[14]
.sym 89600 $false
.sym 89601 $false
.sym 89602 $abc$61454$n10575
.sym 89603 $auto$alumacc.cc:474:replace_alu$7510.C[13]
.sym 89605 $auto$alumacc.cc:474:replace_alu$7510.C[15]
.sym 89606 $false
.sym 89607 $false
.sym 89608 $abc$61454$n10576
.sym 89609 $auto$alumacc.cc:474:replace_alu$7510.C[14]
.sym 89611 $auto$alumacc.cc:474:replace_alu$7510.C[16]
.sym 89612 $false
.sym 89613 $false
.sym 89614 $abc$61454$n10577
.sym 89615 $auto$alumacc.cc:474:replace_alu$7510.C[15]
.sym 89619 $abc$61454$n7230
.sym 89620 $abc$61454$n7233
.sym 89621 $abc$61454$n7236
.sym 89622 $abc$61454$n7239
.sym 89623 $abc$61454$n7242
.sym 89624 $abc$61454$n7245
.sym 89625 $abc$61454$n7248
.sym 89626 $abc$61454$n7251
.sym 89655 $auto$alumacc.cc:474:replace_alu$7510.C[16]
.sym 89692 $auto$alumacc.cc:474:replace_alu$7510.C[17]
.sym 89693 $false
.sym 89694 $false
.sym 89695 $abc$61454$n10578
.sym 89696 $auto$alumacc.cc:474:replace_alu$7510.C[16]
.sym 89698 $auto$alumacc.cc:474:replace_alu$7510.C[18]
.sym 89699 $false
.sym 89700 $false
.sym 89701 $abc$61454$n10579
.sym 89702 $auto$alumacc.cc:474:replace_alu$7510.C[17]
.sym 89704 $auto$alumacc.cc:474:replace_alu$7510.C[19]
.sym 89705 $false
.sym 89706 $false
.sym 89707 $abc$61454$n10580
.sym 89708 $auto$alumacc.cc:474:replace_alu$7510.C[18]
.sym 89710 $auto$alumacc.cc:474:replace_alu$7510.C[20]
.sym 89711 $false
.sym 89712 $false
.sym 89713 $abc$61454$n10581
.sym 89714 $auto$alumacc.cc:474:replace_alu$7510.C[19]
.sym 89716 $auto$alumacc.cc:474:replace_alu$7510.C[21]
.sym 89717 $false
.sym 89718 $false
.sym 89719 $abc$61454$n10582
.sym 89720 $auto$alumacc.cc:474:replace_alu$7510.C[20]
.sym 89722 $auto$alumacc.cc:474:replace_alu$7510.C[22]
.sym 89723 $false
.sym 89724 $false
.sym 89725 $abc$61454$n10583
.sym 89726 $auto$alumacc.cc:474:replace_alu$7510.C[21]
.sym 89728 $auto$alumacc.cc:474:replace_alu$7510.C[23]
.sym 89729 $false
.sym 89730 $false
.sym 89731 $abc$61454$n10584
.sym 89732 $auto$alumacc.cc:474:replace_alu$7510.C[22]
.sym 89734 $auto$alumacc.cc:474:replace_alu$7510.C[24]
.sym 89735 $false
.sym 89736 $false
.sym 89737 $abc$61454$n10585
.sym 89738 $auto$alumacc.cc:474:replace_alu$7510.C[23]
.sym 89742 $abc$61454$n8173_1
.sym 89743 $abc$61454$n6741_1
.sym 89744 $abc$61454$n6712
.sym 89745 $abc$61454$n6612
.sym 89746 $abc$61454$n6702
.sym 89747 $abc$61454$n6653
.sym 89748 $abc$61454$n6683_1
.sym 89749 $abc$61454$n6693
.sym 89778 $auto$alumacc.cc:474:replace_alu$7510.C[24]
.sym 89815 $auto$alumacc.cc:474:replace_alu$7510.C[25]
.sym 89816 $false
.sym 89817 $false
.sym 89818 $abc$61454$n10586
.sym 89819 $auto$alumacc.cc:474:replace_alu$7510.C[24]
.sym 89821 $auto$alumacc.cc:474:replace_alu$7510.C[26]
.sym 89822 $false
.sym 89823 $false
.sym 89824 $abc$61454$n10587
.sym 89825 $auto$alumacc.cc:474:replace_alu$7510.C[25]
.sym 89827 $auto$alumacc.cc:474:replace_alu$7510.C[27]
.sym 89828 $false
.sym 89829 $false
.sym 89830 $abc$61454$n10588
.sym 89831 $auto$alumacc.cc:474:replace_alu$7510.C[26]
.sym 89833 $auto$alumacc.cc:474:replace_alu$7510.C[28]
.sym 89834 $false
.sym 89835 $false
.sym 89836 $abc$61454$n10589
.sym 89837 $auto$alumacc.cc:474:replace_alu$7510.C[27]
.sym 89839 $auto$alumacc.cc:474:replace_alu$7510.C[29]
.sym 89840 $false
.sym 89841 $false
.sym 89842 $abc$61454$n10590
.sym 89843 $auto$alumacc.cc:474:replace_alu$7510.C[28]
.sym 89845 $auto$alumacc.cc:474:replace_alu$7510.C[30]
.sym 89846 $false
.sym 89847 $false
.sym 89848 $abc$61454$n10591
.sym 89849 $auto$alumacc.cc:474:replace_alu$7510.C[29]
.sym 89851 $auto$alumacc.cc:474:replace_alu$7510.C[31]
.sym 89852 $false
.sym 89853 $false
.sym 89854 $abc$61454$n10592
.sym 89855 $auto$alumacc.cc:474:replace_alu$7510.C[30]
.sym 89858 $false
.sym 89859 $false
.sym 89860 $abc$61454$n10593
.sym 89861 $auto$alumacc.cc:474:replace_alu$7510.C[31]
.sym 89865 $abc$61454$n6673_1
.sym 89866 $abc$61454$n10188
.sym 89867 $abc$61454$n6622
.sym 89868 $abc$61454$n10581
.sym 89869 $abc$61454$n6598
.sym 89870 $abc$61454$n6731_1
.sym 89871 $abc$61454$n6721
.sym 89872 $abc$61454$n8203
.sym 89939 $abc$61454$n8619
.sym 89940 $abc$61454$n8555
.sym 89941 soc.cpu.pcpi_div.outsign
.sym 89942 $abc$61454$n5126_1
.sym 89945 $abc$61454$n8637
.sym 89946 $abc$61454$n8573
.sym 89947 soc.cpu.pcpi_div.outsign
.sym 89948 $abc$61454$n5126_1
.sym 89951 $abc$61454$n8609
.sym 89952 $abc$61454$n8545
.sym 89953 soc.cpu.pcpi_div.outsign
.sym 89954 $abc$61454$n5126_1
.sym 89957 $abc$61454$n8645
.sym 89958 $abc$61454$n8581
.sym 89959 soc.cpu.pcpi_div.outsign
.sym 89960 $abc$61454$n5126_1
.sym 89963 soc.cpu.pcpi_div.quotient[17]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89969 soc.cpu.pcpi_div.quotient[25]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 $abc$61454$n8621
.sym 89976 $abc$61454$n8557
.sym 89977 soc.cpu.pcpi_div.outsign
.sym 89978 $abc$61454$n5126_1
.sym 89981 $abc$61454$n8635
.sym 89982 $abc$61454$n8571
.sym 89983 soc.cpu.pcpi_div.outsign
.sym 89984 $abc$61454$n5126_1
.sym 89988 $abc$61454$n8147
.sym 89989 $abc$61454$n10626
.sym 89990 $abc$61454$n10578
.sym 89991 $abc$61454$n10625
.sym 89992 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 89993 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 89994 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 89995 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 90062 soc.cpu.pcpi_div.quotient[24]
.sym 90063 $false
.sym 90064 $false
.sym 90065 $false
.sym 90068 $abc$61454$n8633
.sym 90069 $abc$61454$n8569
.sym 90070 soc.cpu.pcpi_div.outsign
.sym 90071 $abc$61454$n5126_1
.sym 90074 $abc$61454$n8631
.sym 90075 $abc$61454$n8567
.sym 90076 soc.cpu.pcpi_div.outsign
.sym 90077 $abc$61454$n5126_1
.sym 90080 soc.cpu.pcpi_div.dividend[24]
.sym 90081 $false
.sym 90082 $false
.sym 90083 $false
.sym 90086 soc.cpu.pcpi_div.quotient[28]
.sym 90087 $false
.sym 90088 $false
.sym 90089 $false
.sym 90092 $abc$61454$n8643
.sym 90093 $abc$61454$n8579
.sym 90094 soc.cpu.pcpi_div.outsign
.sym 90095 $abc$61454$n5126_1
.sym 90098 soc.cpu.pcpi_div.quotient[25]
.sym 90099 soc.cpu.pcpi_div.dividend[25]
.sym 90100 soc.cpu.pcpi_div.outsign
.sym 90101 $abc$61454$n8195_1
.sym 90104 soc.cpu.pcpi_div.quotient[24]
.sym 90105 soc.cpu.pcpi_div.dividend[24]
.sym 90106 soc.cpu.pcpi_div.outsign
.sym 90107 $abc$61454$n8193_1
.sym 90108 $true
.sym 90109 clk_16mhz$2$2
.sym 90110 $false
.sym 90112 $abc$61454$n6618
.sym 90114 $abc$61454$n6337
.sym 90117 $abc$61454$n7159
.sym 90118 $abc$61454$n5836_1
.sym 90185 soc.cpu.pcpi_div.quotient[2]
.sym 90186 $false
.sym 90187 $false
.sym 90188 $false
.sym 90191 soc.cpu.reg_op1[8]
.sym 90192 $abc$61454$n8687
.sym 90193 $abc$61454$n5778
.sym 90194 $false
.sym 90197 $abc$61454$n4729_1
.sym 90198 $abc$61454$n4730
.sym 90199 $abc$61454$n4731
.sym 90200 $abc$61454$n4732_1
.sym 90203 $abc$61454$n4730
.sym 90204 $abc$61454$n4054
.sym 90205 $abc$61454$n6612
.sym 90206 $abc$61454$n6611
.sym 90209 $abc$61454$n6330_1
.sym 90210 $abc$61454$n6331_1
.sym 90211 soc.cpu.reg_op2[18]
.sym 90212 soc.cpu.reg_op1[18]
.sym 90215 soc.cpu.reg_op2[9]
.sym 90216 soc.cpu.reg_op1[9]
.sym 90217 $false
.sym 90218 $false
.sym 90221 soc.cpu.reg_op2[18]
.sym 90222 soc.cpu.reg_op1[18]
.sym 90223 $false
.sym 90224 $false
.sym 90227 soc.cpu.reg_op2[24]
.sym 90228 soc.cpu.reg_op1[24]
.sym 90229 $false
.sym 90230 $false
.sym 90234 $abc$61454$n6601
.sym 90235 $abc$61454$n6579
.sym 90236 $abc$61454$n6716
.sym 90237 $abc$61454$n6638
.sym 90238 $abc$61454$n6617
.sym 90239 $abc$61454$n6639
.sym 90240 $abc$61454$n6678_1
.sym 90241 $abc$61454$n6602
.sym 90308 $abc$61454$n6638
.sym 90309 $abc$61454$n6601
.sym 90310 soc.cpu.reg_op2[2]
.sym 90311 $false
.sym 90314 $abc$61454$n6550_1
.sym 90315 $abc$61454$n6530_1
.sym 90316 soc.cpu.reg_op2[1]
.sym 90317 $false
.sym 90320 soc.cpu.reg_op1[11]
.sym 90321 soc.cpu.reg_op1[10]
.sym 90322 soc.cpu.reg_op2[0]
.sym 90323 $false
.sym 90326 $abc$61454$n6716
.sym 90327 $abc$61454$n6637
.sym 90328 soc.cpu.reg_op2[3]
.sym 90329 $abc$61454$n6335
.sym 90332 soc.cpu.reg_op1[13]
.sym 90333 soc.cpu.reg_op1[12]
.sym 90334 soc.cpu.reg_op2[0]
.sym 90335 $false
.sym 90338 $abc$61454$n6601
.sym 90339 $abc$61454$n6549
.sym 90340 soc.cpu.reg_op2[2]
.sym 90341 $false
.sym 90344 $abc$61454$n6579
.sym 90345 $abc$61454$n6550_1
.sym 90346 soc.cpu.reg_op2[1]
.sym 90347 $false
.sym 90350 $abc$61454$n6678_1
.sym 90351 $abc$61454$n6600
.sym 90352 soc.cpu.reg_op2[3]
.sym 90353 $abc$61454$n6335
.sym 90357 $abc$61454$n6734_1
.sym 90358 $abc$61454$n6697
.sym 90359 $abc$61454$n6717
.sym 90360 $abc$61454$n6679_1
.sym 90361 $abc$61454$n6663_1
.sym 90362 $abc$61454$n6680_1
.sym 90363 $abc$61454$n6662_1
.sym 90364 $abc$61454$n6698
.sym 90431 $abc$61454$n6617
.sym 90432 $abc$61454$n6578_1
.sym 90433 soc.cpu.reg_op2[2]
.sym 90434 $false
.sym 90437 $abc$61454$n6661_1
.sym 90438 $abc$61454$n6734_1
.sym 90439 soc.cpu.reg_op2[3]
.sym 90440 $abc$61454$n6335
.sym 90443 soc.cpu.reg_op1[9]
.sym 90444 soc.cpu.reg_op1[8]
.sym 90445 soc.cpu.reg_op2[0]
.sym 90446 $false
.sym 90449 $abc$61454$n6661_1
.sym 90450 $abc$61454$n6577_1
.sym 90451 soc.cpu.reg_op2[3]
.sym 90452 $abc$61454$n6335
.sym 90455 $abc$61454$n6697
.sym 90456 $abc$61454$n6616
.sym 90457 soc.cpu.reg_op2[3]
.sym 90458 $abc$61454$n6335
.sym 90461 $abc$61454$n6578_1
.sym 90462 $abc$61454$n6529_1
.sym 90463 soc.cpu.reg_op2[2]
.sym 90464 $false
.sym 90467 $abc$61454$n6530_1
.sym 90468 $abc$61454$n6505_1
.sym 90469 soc.cpu.reg_op2[1]
.sym 90470 $false
.sym 90473 $abc$61454$n6662_1
.sym 90474 $abc$61454$n6617
.sym 90475 soc.cpu.reg_op2[2]
.sym 90476 $false
.sym 90480 $abc$61454$n6706
.sym 90481 $abc$61454$n6689_1
.sym 90482 $abc$61454$n6707
.sym 90483 $abc$61454$n6708
.sym 90484 $abc$61454$n6736_1
.sym 90485 $abc$61454$n6718
.sym 90486 $abc$61454$n6370
.sym 90487 $abc$61454$n6735_1
.sym 90554 soc.cpu.reg_op2[3]
.sym 90555 $abc$61454$n6335
.sym 90556 $abc$61454$n6334_1
.sym 90557 $false
.sym 90560 $abc$61454$n5115_1
.sym 90561 $abc$61454$n6305
.sym 90562 $false
.sym 90563 $false
.sym 90566 $abc$61454$n4054
.sym 90567 $abc$61454$n6331_1
.sym 90568 soc.cpu.reg_op1[0]
.sym 90569 soc.cpu.reg_op2[0]
.sym 90572 $abc$61454$n6314
.sym 90573 $abc$61454$n8217_1
.sym 90574 soc.cpu.reg_op2[4]
.sym 90575 $abc$61454$n6329_1
.sym 90578 $abc$61454$n6330_1
.sym 90579 soc.cpu.reg_op1[0]
.sym 90580 soc.cpu.reg_op2[0]
.sym 90581 $abc$61454$n6337
.sym 90584 $abc$61454$n8218_1
.sym 90585 $abc$61454$n6333_1
.sym 90586 $abc$61454$n6336_1
.sym 90587 $abc$61454$n6338_1
.sym 90590 $abc$61454$n6355
.sym 90591 $abc$61454$n6439
.sym 90592 soc.cpu.reg_op2[3]
.sym 90593 $false
.sym 90596 $abc$61454$n6669_1
.sym 90597 $abc$61454$n6628
.sym 90598 soc.cpu.reg_op2[2]
.sym 90599 $false
.sym 90603 $abc$61454$n6669_1
.sym 90604 $abc$61454$n6687_1
.sym 90605 $abc$61454$n6649
.sym 90606 $abc$61454$n6728_1
.sym 90607 $abc$61454$n8235
.sym 90608 $abc$61454$n6727_1
.sym 90609 $abc$61454$n6688_1
.sym 90610 $abc$61454$n6648
.sym 90677 $abc$61454$n6629
.sym 90678 $abc$61454$n6608
.sym 90679 soc.cpu.reg_op2[1]
.sym 90680 $false
.sym 90683 $abc$61454$n6355
.sym 90684 $abc$61454$n6322
.sym 90685 soc.cpu.reg_op2[3]
.sym 90686 $false
.sym 90689 $abc$61454$n6355
.sym 90690 $abc$61454$n6326
.sym 90691 soc.cpu.reg_op2[2]
.sym 90692 $false
.sym 90695 $abc$61454$n6439
.sym 90696 $abc$61454$n6438
.sym 90697 soc.cpu.reg_op2[3]
.sym 90698 $false
.sym 90701 soc.cpu.reg_op1[18]
.sym 90702 soc.cpu.reg_op1[17]
.sym 90703 soc.cpu.reg_op2[0]
.sym 90704 $false
.sym 90707 $abc$61454$n6322
.sym 90708 $abc$61454$n6315
.sym 90709 soc.cpu.reg_op2[3]
.sym 90710 $false
.sym 90713 soc.cpu.reg_op1[3]
.sym 90714 soc.cpu.reg_op1[4]
.sym 90715 soc.cpu.reg_op2[0]
.sym 90716 $abc$61454$n6370
.sym 90719 $abc$61454$n6492_1
.sym 90720 $abc$61454$n6491_1
.sym 90721 soc.cpu.reg_op2[4]
.sym 90722 $abc$61454$n6329_1
.sym 90726 $abc$61454$n6560_1
.sym 90727 $abc$61454$n6385
.sym 90728 $abc$61454$n6461
.sym 90729 $abc$61454$n6327
.sym 90730 $abc$61454$n6325
.sym 90731 $abc$61454$n6438
.sym 90732 $abc$61454$n6315
.sym 90733 $abc$61454$n6323
.sym 90800 soc.cpu.reg_op1[30]
.sym 90801 soc.cpu.reg_op1[31]
.sym 90802 soc.cpu.reg_op2[0]
.sym 90803 $false
.sym 90806 $abc$61454$n6328_1
.sym 90807 $abc$61454$n6327
.sym 90808 soc.cpu.reg_op2[1]
.sym 90809 $false
.sym 90812 $abc$61454$n6366
.sym 90813 $abc$61454$n6369
.sym 90814 $false
.sym 90815 $false
.sym 90818 $abc$61454$n6438
.sym 90819 $abc$61454$n6431
.sym 90820 soc.cpu.reg_op2[3]
.sym 90821 $false
.sym 90824 $abc$61454$n6355
.sym 90825 $abc$61454$n6328_1
.sym 90826 soc.cpu.reg_op2[1]
.sym 90827 $false
.sym 90830 $abc$61454$n6315
.sym 90831 $abc$61454$n6307
.sym 90832 soc.cpu.reg_op2[3]
.sym 90833 $false
.sym 90836 $abc$61454$n6307
.sym 90837 $abc$61454$n8216
.sym 90838 soc.cpu.reg_op2[3]
.sym 90839 $false
.sym 90842 $abc$61454$n6326
.sym 90843 $abc$61454$n6323
.sym 90844 soc.cpu.reg_op2[2]
.sym 90845 $false
.sym 90849 $abc$61454$n6463
.sym 90850 $abc$61454$n6388_1
.sym 90851 $abc$61454$n6311
.sym 90852 $abc$61454$n6465
.sym 90853 $abc$61454$n4240
.sym 90854 $abc$61454$n6431
.sym 90855 $abc$61454$n6307
.sym 90856 soc.spimemio.xfer.xfer_ddr_q
.sym 90923 $abc$61454$n6301_1
.sym 90924 $abc$61454$n6302
.sym 90925 soc.cpu.reg_op2[2]
.sym 90926 soc.cpu.reg_op2[1]
.sym 90929 $abc$61454$n6392
.sym 90930 $abc$61454$n8219_1
.sym 90931 $abc$61454$n6388_1
.sym 90932 soc.cpu.reg_op2[3]
.sym 90935 $abc$61454$n6302
.sym 90936 $abc$61454$n6301_1
.sym 90937 soc.cpu.reg_op2[2]
.sym 90938 soc.cpu.reg_op2[1]
.sym 90941 $abc$61454$n6304
.sym 90942 $abc$61454$n6301_1
.sym 90943 soc.cpu.reg_op2[2]
.sym 90944 soc.cpu.reg_op2[1]
.sym 90947 soc.cpu.reg_op1[4]
.sym 90948 soc.cpu.reg_op1[5]
.sym 90949 soc.cpu.reg_op2[0]
.sym 90950 $false
.sym 90953 $abc$61454$n6432
.sym 90954 $abc$61454$n6433
.sym 90955 $abc$61454$n6431
.sym 90956 soc.cpu.reg_op2[3]
.sym 90959 soc.cpu.reg_op2[0]
.sym 90960 soc.cpu.reg_op1[1]
.sym 90961 $abc$61454$n6305
.sym 90962 $false
.sym 90965 $abc$61454$n6304
.sym 90966 $abc$61454$n8214_1
.sym 90967 soc.cpu.reg_op2[2]
.sym 90968 $abc$61454$n8215_1
.sym 90972 $abc$61454$n6392
.sym 90973 $abc$61454$n6389
.sym 90974 $abc$61454$n6466
.sym 90976 $abc$61454$n6312
.sym 90977 $abc$61454$n6310
.sym 90978 $abc$61454$n6309
.sym 90979 $abc$61454$n6308
.sym 91046 $abc$61454$n6308
.sym 91047 soc.cpu.reg_op2[2]
.sym 91048 $false
.sym 91049 $false
.sym 91052 soc.cpu.reg_op1[6]
.sym 91053 soc.cpu.reg_op1[7]
.sym 91054 soc.cpu.reg_op2[0]
.sym 91055 $false
.sym 91058 $abc$61454$n6368
.sym 91059 $abc$61454$n6367
.sym 91060 soc.cpu.reg_op2[1]
.sym 91061 soc.cpu.reg_op2[2]
.sym 91064 soc.cpu.reg_op1[2]
.sym 91065 soc.cpu.reg_op1[3]
.sym 91066 soc.cpu.reg_op2[0]
.sym 91067 $false
.sym 91070 soc.cpu.reg_op1[7]
.sym 91071 soc.cpu.reg_op1[8]
.sym 91072 soc.cpu.reg_op2[0]
.sym 91073 $false
.sym 91076 soc.cpu.reg_op1[5]
.sym 91077 soc.cpu.reg_op1[6]
.sym 91078 soc.cpu.reg_op2[0]
.sym 91079 $false
.sym 91082 gpio[12]
.sym 91083 $false
.sym 91084 $false
.sym 91085 $false
.sym 91092 $abc$61454$n4811
.sym 91093 clk_16mhz$2$2
.sym 91094 $abc$61454$n4813
.sym 91095 $abc$61454$n4764
.sym 91096 $abc$61454$n4239
.sym 91097 $abc$61454$n4117
.sym 91100 soc.cpu.mem_wdata[1]
.sym 91101 soc.cpu.mem_wdata[8]
.sym 91175 $abc$61454$n3900
.sym 91176 iomem_rdata[12]
.sym 91177 $false
.sym 91178 $false
.sym 91187 soc.spimemio.din_qspi
.sym 91188 $false
.sym 91189 $false
.sym 91190 $false
.sym 91193 soc.spimemio.din_qspi
.sym 91194 soc.spimemio.din_ddr
.sym 91195 $false
.sym 91196 $false
.sym 91211 soc.spimemio.din_qspi
.sym 91212 soc.spimemio.din_ddr
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$61454$n4764
.sym 91216 clk_16mhz$2$2
.sym 91217 $abc$61454$n15
.sym 91219 $abc$61454$n4116
.sym 91221 $abc$61454$n4340
.sym 91222 $abc$61454$n4337
.sym 91224 $abc$61454$n4336
.sym 91225 gpio[24]
.sym 91292 $abc$61454$n4116
.sym 91293 $abc$61454$n3985
.sym 91294 $abc$61454$n4118
.sym 91295 $abc$61454$n4119
.sym 91304 soc.spimemio.xfer.next_fetch
.sym 91305 soc.spimemio.xfer_resetn
.sym 91306 soc.spimemio.din_valid
.sym 91307 $false
.sym 91322 soc.spimemio.xfer.next_fetch
.sym 91323 soc.spimemio.xfer_resetn
.sym 91324 soc.spimemio.din_valid
.sym 91325 $false
.sym 91334 soc.spimemio.buffer[15]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$61454$n4745
.sym 91339 clk_16mhz$2$2
.sym 91340 $false
.sym 91341 $abc$61454$n4446
.sym 91343 soc.spimemio.jump
.sym 91344 soc.memory.wen[1]
.sym 91345 $abc$61454$n4370
.sym 91346 $abc$61454$n4705
.sym 91347 soc.simpleuart.cfg_divider[13]
.sym 91348 soc.simpleuart.cfg_divider[8]
.sym 91421 $abc$61454$n3898
.sym 91422 soc.cpu.mem_wstrb[1]
.sym 91423 resetn$2
.sym 91424 $false
.sym 91433 soc.cpu.reg_op1[1]
.sym 91434 soc.cpu.reg_op1[0]
.sym 91435 $false
.sym 91436 $false
.sym 91445 $abc$61454$n5306_1
.sym 91446 $abc$61454$n5303_1
.sym 91447 $abc$61454$n4814_1
.sym 91448 $false
.sym 91451 soc.spimemio.valid
.sym 91452 $abc$61454$n3914
.sym 91453 $false
.sym 91454 $false
.sym 91464 $abc$61454$n4729
.sym 91465 $abc$61454$n4732
.sym 91466 $abc$61454$n4379
.sym 91467 $abc$61454$n4735
.sym 91469 soc.spimemio.buffer[17]
.sym 91470 soc.spimemio.buffer[19]
.sym 91538 soc.cpu.reg_op1[1]
.sym 91539 soc.cpu.reg_op1[0]
.sym 91540 $false
.sym 91541 $false
.sym 91544 soc.cpu.mem_wordsize[2]
.sym 91545 soc.cpu.reg_op1[0]
.sym 91546 soc.cpu.reg_op1[1]
.sym 91547 soc.cpu.mem_wordsize[0]
.sym 91550 soc.cpu.mem_wordsize[0]
.sym 91551 $abc$61454$n5312
.sym 91552 $abc$61454$n5313
.sym 91553 $abc$61454$n4814_1
.sym 91574 $abc$61454$n5309_1
.sym 91575 $abc$61454$n4814_1
.sym 91576 $false
.sym 91577 $false
.sym 91580 soc.spimemio.buffer[19]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$61454$n4745
.sym 91585 clk_16mhz$2$2
.sym 91586 $false
.sym 91587 $abc$61454$n4267
.sym 91588 soc.cpu.mem_rdata[27]
.sym 91589 soc.cpu.mem_rdata[31]
.sym 91591 soc.spimemio.rdata[27]
.sym 91593 soc.spimemio.rdata[17]
.sym 91667 $abc$61454$n4816_1
.sym 91668 soc.cpu.mem_wstrb[2]
.sym 91669 $abc$61454$n5308_1
.sym 91670 $abc$61454$n4678
.sym 91679 $abc$61454$n4816_1
.sym 91680 soc.cpu.mem_wstrb[1]
.sym 91681 $abc$61454$n5305_1
.sym 91682 $abc$61454$n4678
.sym 91685 $abc$61454$n4816_1
.sym 91686 soc.cpu.mem_wstrb[0]
.sym 91687 $abc$61454$n5301
.sym 91688 $abc$61454$n4678
.sym 91703 $abc$61454$n4816_1
.sym 91704 soc.cpu.mem_wstrb[3]
.sym 91705 $abc$61454$n5311
.sym 91706 $abc$61454$n4678
.sym 91707 $abc$61454$n4532
.sym 91708 clk_16mhz$2$2
.sym 91709 $false
.sym 91711 $abc$61454$n8052_1
.sym 91713 $abc$61454$n8003
.sym 91714 $abc$61454$n8004
.sym 91715 $abc$61454$n8046_1
.sym 91716 soc.simpleuart.cfg_divider[12]
.sym 91784 $abc$61454$n4814
.sym 91785 soc.cpu.mem_wstrb[1]
.sym 91786 resetn$2
.sym 91787 $false
.sym 91796 $abc$61454$n4814
.sym 91797 soc.cpu.mem_wstrb[0]
.sym 91798 resetn$2
.sym 91799 $false
.sym 91802 soc.cpu.mem_wstrb[0]
.sym 91803 soc.cpu.mem_wstrb[1]
.sym 91804 soc.cpu.mem_wstrb[2]
.sym 91805 soc.cpu.mem_wstrb[3]
.sym 91820 $abc$61454$n4814
.sym 91821 soc.cpu.mem_wstrb[3]
.sym 91822 resetn$2
.sym 91823 $false
.sym 91826 soc.cpu.reg_op2[4]
.sym 91827 $false
.sym 91828 $false
.sym 91829 $false
.sym 91830 $abc$61454$n4565
.sym 91831 clk_16mhz$2$2
.sym 91832 $false
.sym 91833 $abc$61454$n4221
.sym 91835 iomem_rdata[26]
.sym 91837 iomem_rdata[31]
.sym 91839 iomem_rdata[0]
.sym 91840 iomem_rdata[27]
.sym 91907 $abc$61454$n4214
.sym 91908 $abc$61454$n3985
.sym 91909 $abc$61454$n4221
.sym 91910 $abc$61454$n4222
.sym 91913 $abc$61454$n3900
.sym 91914 iomem_rdata[7]
.sym 91915 $false
.sym 91916 $false
.sym 91925 soc.simpleuart.recv_buf_data[1]
.sym 91926 soc.simpleuart.recv_buf_valid
.sym 91927 $abc$61454$n3902
.sym 91928 $false
.sym 91937 soc.cpu.mem_wstrb[3]
.sym 91938 soc.cpu.mem_wstrb[1]
.sym 91939 soc.cpu.mem_wstrb[2]
.sym 91940 $abc$61454$n3898
.sym 91943 soc.cpu.mem_wdata[26]
.sym 91944 $false
.sym 91945 $false
.sym 91946 $false
.sym 91949 soc.cpu.mem_wdata[31]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 $abc$61454$n4828
.sym 91954 clk_16mhz$2$2
.sym 91955 $abc$61454$n17$2
.sym 91956 $abc$61454$n6280
.sym 91957 $abc$61454$n6292_1
.sym 91962 soc.cpu.mem_wdata[30]
.sym 91963 soc.cpu.mem_wdata[24]
.sym 92060 gpio[7]
.sym 92061 $false
.sym 92062 $false
.sym 92063 $false
.sym 92076 $abc$61454$n4811
.sym 92077 clk_16mhz$2$2
.sym 92078 $abc$61454$n4813
.sym 92080 $abc$61454$n4177
.sym 92081 $abc$61454$n8002
.sym 92082 $abc$61454$n4198
.sym 92084 $abc$61454$n3980
.sym 92085 $abc$61454$n4161
.sym 92159 $abc$61454$n4219
.sym 92160 $abc$61454$n4215
.sym 92161 soc.memory.rdata[7]
.sym 92162 soc.ram_ready
.sym 92165 soc.simpleuart.recv_buf_valid
.sym 92166 $abc$61454$n3902
.sym 92167 soc.ram_ready
.sym 92168 $false
.sym 92189 soc.cpu.mem_wdata[7]
.sym 92190 $false
.sym 92191 $false
.sym 92192 $false
.sym 92199 $abc$61454$n4816
.sym 92200 clk_16mhz$2$2
.sym 92201 $abc$61454$n17$2
.sym 92203 $abc$61454$n4667
.sym 92205 $abc$61454$n4215
.sym 92209 soc.cpu.mem_wdata[6]
.sym 92282 $abc$61454$n4667
.sym 92283 $abc$61454$n4857
.sym 92284 $abc$61454$n7927
.sym 92285 $false
.sym 92288 $abc$61454$n3904
.sym 92289 soc.cpu.mem_wstrb[0]
.sym 92290 $abc$61454$n3902
.sym 92291 $false
.sym 92300 soc.simpleuart.send_dummy
.sym 92301 $abc$61454$n3904
.sym 92302 soc.cpu.mem_wstrb[0]
.sym 92303 $abc$61454$n3902
.sym 92306 $abc$61454$n3904
.sym 92307 soc.simpleuart.send_dummy
.sym 92308 $false
.sym 92309 $false
.sym 92318 $abc$61454$n7927
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$61454$n4688
.sym 92323 clk_16mhz$2$2
.sym 92324 $abc$61454$n17$2
.sym 92327 $abc$61454$n10443
.sym 92331 $abc$61454$n10438
.sym 92399 $abc$61454$n4899_1
.sym 92400 soc.simpleuart.send_pattern[1]
.sym 92401 $abc$61454$n7927
.sym 92402 $false
.sym 92405 soc.simpleuart.send_pattern[4]
.sym 92406 soc.cpu.mem_wdata[2]
.sym 92407 $abc$61454$n4899_1
.sym 92408 $abc$61454$n7927
.sym 92411 soc.simpleuart.send_pattern[3]
.sym 92412 soc.cpu.mem_wdata[1]
.sym 92413 $abc$61454$n4899_1
.sym 92414 $abc$61454$n7927
.sym 92417 soc.simpleuart.send_pattern[5]
.sym 92418 soc.cpu.mem_wdata[3]
.sym 92419 $abc$61454$n4899_1
.sym 92420 $abc$61454$n7927
.sym 92423 soc.simpleuart.send_pattern[2]
.sym 92424 soc.cpu.mem_wdata[0]
.sym 92425 $abc$61454$n4899_1
.sym 92426 $abc$61454$n7927
.sym 92445 $abc$61454$n4689
.sym 92446 clk_16mhz$2$2
.sym 92447 $abc$61454$n17$2
.sym 92448 $abc$61454$n10444
.sym 92449 $abc$61454$n10448
.sym 92450 $abc$61454$n10446
.sym 92451 $abc$61454$n10450
.sym 92452 $abc$61454$n4895_1
.sym 92453 $abc$61454$n4691
.sym 92454 $abc$61454$n10451
.sym 92455 soc.simpleuart.send_divcnt[1]
.sym 92546 $false
.sym 92547 soc.simpleuart.send_bitcnt[2]
.sym 92548 $false
.sym 92549 $auto$alumacc.cc:474:replace_alu$7534.C[2]
.sym 92564 $abc$61454$n4899_1
.sym 92565 $abc$61454$n7925
.sym 92566 $abc$61454$n7927
.sym 92567 $false
.sym 92568 $abc$61454$n4689
.sym 92569 clk_16mhz$2$2
.sym 92570 $abc$61454$n17$2
.sym 92571 $abc$61454$n10453
.sym 92572 $abc$61454$n10458
.sym 92573 $abc$61454$n10452
.sym 92574 $abc$61454$n10455
.sym 92575 $abc$61454$n4892_1
.sym 92576 $abc$61454$n4897
.sym 92577 $abc$61454$n10454
.sym 92578 $abc$61454$n10456
.sym 92607 $true
.sym 92644 soc.simpleuart.send_bitcnt[0]$2
.sym 92645 $false
.sym 92646 soc.simpleuart.send_bitcnt[0]
.sym 92647 $false
.sym 92648 $false
.sym 92650 $auto$alumacc.cc:474:replace_alu$7534.C[2]$2
.sym 92652 soc.simpleuart.send_bitcnt[1]
.sym 92653 $true$2
.sym 92656 $auto$alumacc.cc:474:replace_alu$7534.C[3]
.sym 92658 soc.simpleuart.send_bitcnt[2]
.sym 92659 $true$2
.sym 92660 $auto$alumacc.cc:474:replace_alu$7534.C[2]$2
.sym 92663 $false
.sym 92664 soc.simpleuart.send_bitcnt[3]
.sym 92665 $false
.sym 92666 $auto$alumacc.cc:474:replace_alu$7534.C[3]
.sym 92669 $abc$61454$n4899_1
.sym 92670 $abc$61454$n7927
.sym 92671 $false
.sym 92672 $false
.sym 92675 $abc$61454$n3904
.sym 92676 $abc$61454$n10275
.sym 92677 $abc$61454$n8272_1
.sym 92678 $false
.sym 92681 soc.simpleuart.send_bitcnt[0]
.sym 92682 soc.simpleuart.send_bitcnt[1]
.sym 92683 soc.simpleuart.send_bitcnt[2]
.sym 92684 soc.simpleuart.send_bitcnt[3]
.sym 92687 $abc$61454$n7926
.sym 92688 $abc$61454$n4898_1
.sym 92689 $false
.sym 92690 $false
.sym 92691 $abc$61454$n4689
.sym 92692 clk_16mhz$2$2
.sym 92693 $abc$61454$n17$2
.sym 92695 $abc$61454$n4894
.sym 92696 $abc$61454$n10459
.sym 92697 $abc$61454$n4893_1
.sym 92698 soc.simpleuart.send_divcnt[10]
.sym 92699 soc.simpleuart.send_divcnt[11]
.sym 92701 soc.simpleuart.send_divcnt[8]
.sym 92774 $false
.sym 92775 soc.simpleuart.send_bitcnt[0]
.sym 92776 $false
.sym 92777 $false
.sym 92780 soc.simpleuart.send_pattern[7]
.sym 92781 soc.cpu.mem_wdata[5]
.sym 92782 $abc$61454$n4899_1
.sym 92783 $abc$61454$n7927
.sym 92786 soc.simpleuart.send_pattern[8]
.sym 92787 soc.cpu.mem_wdata[6]
.sym 92788 $abc$61454$n4899_1
.sym 92789 $abc$61454$n7927
.sym 92792 $abc$61454$n4899_1
.sym 92793 $abc$61454$n7923
.sym 92794 $abc$61454$n7927
.sym 92795 $false
.sym 92798 soc.simpleuart.send_pattern[9]
.sym 92799 soc.cpu.mem_wdata[7]
.sym 92800 $abc$61454$n4899_1
.sym 92801 $abc$61454$n7927
.sym 92810 soc.simpleuart.send_pattern[6]
.sym 92811 soc.cpu.mem_wdata[4]
.sym 92812 $abc$61454$n4899_1
.sym 92813 $abc$61454$n7927
.sym 92814 $abc$61454$n4689
.sym 92815 clk_16mhz$2$2
.sym 92816 $abc$61454$n17$2
.sym 92817 $abc$61454$n8024
.sym 92823 soc.simpleuart.send_divcnt[0]
.sym 93163 $abc$61454$n10540
.sym 93165 $abc$61454$n10536
.sym 93167 $abc$61454$n10554
.sym 93168 $abc$61454$n10539
.sym 93169 $abc$61454$n10547
.sym 93170 $abc$61454$n10545
.sym 93262 soc.cpu.pcpi_div.quotient_msk[25]
.sym 93263 soc.cpu.pcpi_div.quotient[25]
.sym 93264 $false
.sym 93265 $false
.sym 93284 $abc$61454$n4758$2
.sym 93285 clk_16mhz$2$2
.sym 93286 soc.cpu.pcpi_div.start$2
.sym 93292 $abc$61454$n7162
.sym 93293 $abc$61454$n7165
.sym 93294 $abc$61454$n7168
.sym 93295 $abc$61454$n7171
.sym 93296 $abc$61454$n7174
.sym 93297 $abc$61454$n7177
.sym 93298 $abc$61454$n7180
.sym 93363 $false
.sym 93400 $auto$alumacc.cc:474:replace_alu$7453.C[1]
.sym 93402 soc.cpu.reg_op2[0]
.sym 93403 soc.cpu.reg_op1[0]
.sym 93406 $auto$alumacc.cc:474:replace_alu$7453.C[2]
.sym 93407 $false
.sym 93408 soc.cpu.reg_op2[1]
.sym 93409 soc.cpu.reg_op1[1]
.sym 93410 $auto$alumacc.cc:474:replace_alu$7453.C[1]
.sym 93412 $auto$alumacc.cc:474:replace_alu$7453.C[3]
.sym 93413 $false
.sym 93414 soc.cpu.reg_op2[2]
.sym 93415 soc.cpu.reg_op1[2]
.sym 93416 $auto$alumacc.cc:474:replace_alu$7453.C[2]
.sym 93418 $auto$alumacc.cc:474:replace_alu$7453.C[4]
.sym 93419 $false
.sym 93420 soc.cpu.reg_op2[3]
.sym 93421 soc.cpu.reg_op1[3]
.sym 93422 $auto$alumacc.cc:474:replace_alu$7453.C[3]
.sym 93424 $auto$alumacc.cc:474:replace_alu$7453.C[5]
.sym 93425 $false
.sym 93426 soc.cpu.reg_op2[4]
.sym 93427 soc.cpu.reg_op1[4]
.sym 93428 $auto$alumacc.cc:474:replace_alu$7453.C[4]
.sym 93430 $auto$alumacc.cc:474:replace_alu$7453.C[6]
.sym 93431 $false
.sym 93432 soc.cpu.reg_op2[5]
.sym 93433 soc.cpu.reg_op1[5]
.sym 93434 $auto$alumacc.cc:474:replace_alu$7453.C[5]
.sym 93436 $auto$alumacc.cc:474:replace_alu$7453.C[7]
.sym 93437 $false
.sym 93438 soc.cpu.reg_op2[6]
.sym 93439 soc.cpu.reg_op1[6]
.sym 93440 $auto$alumacc.cc:474:replace_alu$7453.C[6]
.sym 93442 $auto$alumacc.cc:474:replace_alu$7453.C[8]
.sym 93443 $false
.sym 93444 soc.cpu.reg_op2[7]
.sym 93445 soc.cpu.reg_op1[7]
.sym 93446 $auto$alumacc.cc:474:replace_alu$7453.C[7]
.sym 93450 $abc$61454$n7183
.sym 93451 $abc$61454$n7186
.sym 93452 $abc$61454$n7189
.sym 93453 $abc$61454$n7192
.sym 93454 $abc$61454$n7195
.sym 93455 $abc$61454$n7198
.sym 93456 $abc$61454$n7201
.sym 93457 $abc$61454$n7204
.sym 93486 $auto$alumacc.cc:474:replace_alu$7453.C[8]
.sym 93523 $auto$alumacc.cc:474:replace_alu$7453.C[9]
.sym 93524 $false
.sym 93525 soc.cpu.reg_op2[8]
.sym 93526 soc.cpu.reg_op1[8]
.sym 93527 $auto$alumacc.cc:474:replace_alu$7453.C[8]
.sym 93529 $auto$alumacc.cc:474:replace_alu$7453.C[10]
.sym 93530 $false
.sym 93531 soc.cpu.reg_op2[9]
.sym 93532 soc.cpu.reg_op1[9]
.sym 93533 $auto$alumacc.cc:474:replace_alu$7453.C[9]
.sym 93535 $auto$alumacc.cc:474:replace_alu$7453.C[11]
.sym 93536 $false
.sym 93537 soc.cpu.reg_op2[10]
.sym 93538 soc.cpu.reg_op1[10]
.sym 93539 $auto$alumacc.cc:474:replace_alu$7453.C[10]
.sym 93541 $auto$alumacc.cc:474:replace_alu$7453.C[12]
.sym 93542 $false
.sym 93543 soc.cpu.reg_op2[11]
.sym 93544 soc.cpu.reg_op1[11]
.sym 93545 $auto$alumacc.cc:474:replace_alu$7453.C[11]
.sym 93547 $auto$alumacc.cc:474:replace_alu$7453.C[13]
.sym 93548 $false
.sym 93549 soc.cpu.reg_op2[12]
.sym 93550 soc.cpu.reg_op1[12]
.sym 93551 $auto$alumacc.cc:474:replace_alu$7453.C[12]
.sym 93553 $auto$alumacc.cc:474:replace_alu$7453.C[14]
.sym 93554 $false
.sym 93555 soc.cpu.reg_op2[13]
.sym 93556 soc.cpu.reg_op1[13]
.sym 93557 $auto$alumacc.cc:474:replace_alu$7453.C[13]
.sym 93559 $auto$alumacc.cc:474:replace_alu$7453.C[15]
.sym 93560 $false
.sym 93561 soc.cpu.reg_op2[14]
.sym 93562 soc.cpu.reg_op1[14]
.sym 93563 $auto$alumacc.cc:474:replace_alu$7453.C[14]
.sym 93565 $auto$alumacc.cc:474:replace_alu$7453.C[16]
.sym 93566 $false
.sym 93567 soc.cpu.reg_op2[15]
.sym 93568 soc.cpu.reg_op1[15]
.sym 93569 $auto$alumacc.cc:474:replace_alu$7453.C[15]
.sym 93573 $abc$61454$n7207
.sym 93574 $abc$61454$n7210
.sym 93575 $abc$61454$n7213
.sym 93576 $abc$61454$n7216
.sym 93577 $abc$61454$n7219
.sym 93578 $abc$61454$n7222
.sym 93579 $abc$61454$n7225
.sym 93580 $abc$61454$n7228
.sym 93609 $auto$alumacc.cc:474:replace_alu$7453.C[16]
.sym 93646 $auto$alumacc.cc:474:replace_alu$7453.C[17]
.sym 93647 $false
.sym 93648 soc.cpu.reg_op2[16]
.sym 93649 soc.cpu.reg_op1[16]
.sym 93650 $auto$alumacc.cc:474:replace_alu$7453.C[16]
.sym 93652 $auto$alumacc.cc:474:replace_alu$7453.C[18]
.sym 93653 $false
.sym 93654 soc.cpu.reg_op2[17]
.sym 93655 soc.cpu.reg_op1[17]
.sym 93656 $auto$alumacc.cc:474:replace_alu$7453.C[17]
.sym 93658 $auto$alumacc.cc:474:replace_alu$7453.C[19]
.sym 93659 $false
.sym 93660 soc.cpu.reg_op2[18]
.sym 93661 soc.cpu.reg_op1[18]
.sym 93662 $auto$alumacc.cc:474:replace_alu$7453.C[18]
.sym 93664 $auto$alumacc.cc:474:replace_alu$7453.C[20]
.sym 93665 $false
.sym 93666 soc.cpu.reg_op2[19]
.sym 93667 soc.cpu.reg_op1[19]
.sym 93668 $auto$alumacc.cc:474:replace_alu$7453.C[19]
.sym 93670 $auto$alumacc.cc:474:replace_alu$7453.C[21]
.sym 93671 $false
.sym 93672 soc.cpu.reg_op2[20]
.sym 93673 soc.cpu.reg_op1[20]
.sym 93674 $auto$alumacc.cc:474:replace_alu$7453.C[20]
.sym 93676 $auto$alumacc.cc:474:replace_alu$7453.C[22]
.sym 93677 $false
.sym 93678 soc.cpu.reg_op2[21]
.sym 93679 soc.cpu.reg_op1[21]
.sym 93680 $auto$alumacc.cc:474:replace_alu$7453.C[21]
.sym 93682 $auto$alumacc.cc:474:replace_alu$7453.C[23]
.sym 93683 $false
.sym 93684 soc.cpu.reg_op2[22]
.sym 93685 soc.cpu.reg_op1[22]
.sym 93686 $auto$alumacc.cc:474:replace_alu$7453.C[22]
.sym 93688 $auto$alumacc.cc:474:replace_alu$7453.C[24]
.sym 93689 $false
.sym 93690 soc.cpu.reg_op2[23]
.sym 93691 soc.cpu.reg_op1[23]
.sym 93692 $auto$alumacc.cc:474:replace_alu$7453.C[23]
.sym 93696 $abc$61454$n7231
.sym 93697 $abc$61454$n7234
.sym 93698 $abc$61454$n7237
.sym 93699 $abc$61454$n7240
.sym 93700 $abc$61454$n7243
.sym 93701 $abc$61454$n7246
.sym 93702 $abc$61454$n7249
.sym 93703 $abc$61454$n7252
.sym 93732 $auto$alumacc.cc:474:replace_alu$7453.C[24]
.sym 93769 $auto$alumacc.cc:474:replace_alu$7453.C[25]
.sym 93770 $false
.sym 93771 soc.cpu.reg_op2[24]
.sym 93772 soc.cpu.reg_op1[24]
.sym 93773 $auto$alumacc.cc:474:replace_alu$7453.C[24]
.sym 93775 $auto$alumacc.cc:474:replace_alu$7453.C[26]
.sym 93776 $false
.sym 93777 soc.cpu.reg_op2[25]
.sym 93778 soc.cpu.reg_op1[25]
.sym 93779 $auto$alumacc.cc:474:replace_alu$7453.C[25]
.sym 93781 $auto$alumacc.cc:474:replace_alu$7453.C[27]
.sym 93782 $false
.sym 93783 soc.cpu.reg_op2[26]
.sym 93784 soc.cpu.reg_op1[26]
.sym 93785 $auto$alumacc.cc:474:replace_alu$7453.C[26]
.sym 93787 $auto$alumacc.cc:474:replace_alu$7453.C[28]
.sym 93788 $false
.sym 93789 soc.cpu.reg_op2[27]
.sym 93790 soc.cpu.reg_op1[27]
.sym 93791 $auto$alumacc.cc:474:replace_alu$7453.C[27]
.sym 93793 $auto$alumacc.cc:474:replace_alu$7453.C[29]
.sym 93794 $false
.sym 93795 soc.cpu.reg_op2[28]
.sym 93796 soc.cpu.reg_op1[28]
.sym 93797 $auto$alumacc.cc:474:replace_alu$7453.C[28]
.sym 93799 $auto$alumacc.cc:474:replace_alu$7453.C[30]
.sym 93800 $false
.sym 93801 soc.cpu.reg_op2[29]
.sym 93802 soc.cpu.reg_op1[29]
.sym 93803 $auto$alumacc.cc:474:replace_alu$7453.C[29]
.sym 93805 $auto$alumacc.cc:474:replace_alu$7453.C[31]
.sym 93806 $false
.sym 93807 soc.cpu.reg_op2[30]
.sym 93808 soc.cpu.reg_op1[30]
.sym 93809 $auto$alumacc.cc:474:replace_alu$7453.C[30]
.sym 93812 $false
.sym 93813 soc.cpu.reg_op2[31]
.sym 93814 soc.cpu.reg_op1[31]
.sym 93815 $auto$alumacc.cc:474:replace_alu$7453.C[31]
.sym 93819 $abc$61454$n10558
.sym 93820 $abc$61454$n10559
.sym 93821 $abc$61454$n10580
.sym 93822 $abc$61454$n10553
.sym 93823 $abc$61454$n10549
.sym 93824 $abc$61454$n10596
.sym 93825 $abc$61454$n10588
.sym 93826 soc.cpu.pcpi_div.quotient[4]
.sym 93893 $abc$61454$n8611
.sym 93894 $abc$61454$n8547
.sym 93895 soc.cpu.pcpi_div.outsign
.sym 93896 $abc$61454$n5126_1
.sym 93899 $abc$61454$n7251
.sym 93900 $abc$61454$n7252
.sym 93901 soc.cpu.instr_sub
.sym 93902 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93905 $abc$61454$n7242
.sym 93906 $abc$61454$n7243
.sym 93907 soc.cpu.instr_sub
.sym 93908 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93911 $abc$61454$n7212
.sym 93912 $abc$61454$n7213
.sym 93913 soc.cpu.instr_sub
.sym 93914 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93917 $abc$61454$n7239
.sym 93918 $abc$61454$n7240
.sym 93919 soc.cpu.instr_sub
.sym 93920 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93923 $abc$61454$n7224
.sym 93924 $abc$61454$n7225
.sym 93925 soc.cpu.instr_sub
.sym 93926 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93929 $abc$61454$n7233
.sym 93930 $abc$61454$n7234
.sym 93931 soc.cpu.instr_sub
.sym 93932 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93935 $abc$61454$n7236
.sym 93936 $abc$61454$n7237
.sym 93937 soc.cpu.instr_sub
.sym 93938 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 93942 $abc$61454$n10615
.sym 93943 $abc$61454$n10560
.sym 93944 $abc$61454$n10592
.sym 93945 $abc$61454$n10614
.sym 93946 $abc$61454$n10593
.sym 93947 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 93948 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 93949 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 94016 $abc$61454$n7230
.sym 94017 $abc$61454$n7231
.sym 94018 soc.cpu.instr_sub
.sym 94019 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94022 soc.cpu.pcpi_div.quotient[1]
.sym 94023 $false
.sym 94024 $false
.sym 94025 $false
.sym 94028 $abc$61454$n7215
.sym 94029 $abc$61454$n7216
.sym 94030 soc.cpu.instr_sub
.sym 94031 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94034 soc.cpu.pcpi_div.quotient[19]
.sym 94035 $false
.sym 94036 $false
.sym 94037 $false
.sym 94040 $abc$61454$n7209
.sym 94041 $abc$61454$n7210
.sym 94042 soc.cpu.instr_sub
.sym 94043 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94046 $abc$61454$n7248
.sym 94047 $abc$61454$n7249
.sym 94048 soc.cpu.instr_sub
.sym 94049 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94052 $abc$61454$n7245
.sym 94053 $abc$61454$n7246
.sym 94054 soc.cpu.instr_sub
.sym 94055 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94058 $abc$61454$n8641
.sym 94059 $abc$61454$n8577
.sym 94060 soc.cpu.pcpi_div.outsign
.sym 94061 $abc$61454$n5126_1
.sym 94066 $abc$61454$n5814
.sym 94069 soc.cpu.pcpi_div.quotient[24]
.sym 94070 soc.cpu.pcpi_div.quotient[16]
.sym 94139 soc.cpu.pcpi_div.dividend[0]
.sym 94140 soc.cpu.pcpi_div.outsign
.sym 94141 $abc$61454$n5126_1
.sym 94142 soc.cpu.pcpi_div.dividend[1]
.sym 94145 soc.cpu.pcpi_div.dividend[30]
.sym 94146 $false
.sym 94147 $false
.sym 94148 $false
.sym 94151 soc.cpu.pcpi_div.quotient[16]
.sym 94152 $false
.sym 94153 $false
.sym 94154 $false
.sym 94157 soc.cpu.pcpi_div.dividend[29]
.sym 94158 $false
.sym 94159 $false
.sym 94160 $false
.sym 94163 soc.cpu.pcpi_div.quotient[0]
.sym 94164 $abc$61454$n8147
.sym 94165 $abc$61454$n5126_1
.sym 94166 soc.cpu.pcpi_div.quotient[1]
.sym 94169 soc.cpu.pcpi_div.quotient[30]
.sym 94170 soc.cpu.pcpi_div.dividend[30]
.sym 94171 soc.cpu.pcpi_div.outsign
.sym 94172 $abc$61454$n8205_1
.sym 94175 soc.cpu.pcpi_div.quotient[29]
.sym 94176 soc.cpu.pcpi_div.dividend[29]
.sym 94177 soc.cpu.pcpi_div.outsign
.sym 94178 $abc$61454$n8203
.sym 94181 soc.cpu.pcpi_div.quotient[19]
.sym 94182 soc.cpu.pcpi_div.dividend[19]
.sym 94183 soc.cpu.pcpi_div.outsign
.sym 94184 $abc$61454$n8183_1
.sym 94185 $true
.sym 94186 clk_16mhz$2$2
.sym 94187 $false
.sym 94188 $abc$61454$n5830_1
.sym 94189 soc.cpu.pcpi_div.dividend[19]
.sym 94192 soc.cpu.pcpi_div.dividend[21]
.sym 94268 soc.cpu.reg_op1[19]
.sym 94269 soc.cpu.reg_op1[18]
.sym 94270 soc.cpu.reg_op2[0]
.sym 94271 $false
.sym 94280 $abc$61454$n7158
.sym 94281 $abc$61454$n7159
.sym 94282 soc.cpu.instr_sub
.sym 94283 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 94298 $false
.sym 94299 soc.cpu.reg_op1[0]
.sym 94300 $abc$61454$n10594
.sym 94301 $false
.sym 94304 soc.cpu.reg_op1[29]
.sym 94305 $abc$61454$n8708
.sym 94306 $abc$61454$n5778
.sym 94307 $false
.sym 94312 $abc$61454$n5778
.sym 94313 $abc$61454$n4747
.sym 94315 $abc$61454$n5119
.sym 94316 $abc$61454$n5112_1
.sym 94317 $abc$61454$n5122
.sym 94318 soc.cpu.pcpi_div.outsign
.sym 94385 $abc$61454$n6602
.sym 94386 $abc$61454$n6579
.sym 94387 soc.cpu.reg_op2[1]
.sym 94388 $false
.sym 94391 soc.cpu.reg_op1[15]
.sym 94392 soc.cpu.reg_op1[14]
.sym 94393 soc.cpu.reg_op2[0]
.sym 94394 $false
.sym 94397 soc.cpu.reg_op2[2]
.sym 94398 $abc$61454$n6679_1
.sym 94399 $abc$61454$n6717
.sym 94400 $false
.sym 94403 $abc$61454$n6639
.sym 94404 $abc$61454$n6618
.sym 94405 soc.cpu.reg_op2[1]
.sym 94406 $false
.sym 94409 $abc$61454$n6618
.sym 94410 $abc$61454$n6602
.sym 94411 soc.cpu.reg_op2[1]
.sym 94412 $false
.sym 94415 soc.cpu.reg_op1[21]
.sym 94416 soc.cpu.reg_op1[20]
.sym 94417 soc.cpu.reg_op2[0]
.sym 94418 $false
.sym 94421 $abc$61454$n6679_1
.sym 94422 $abc$61454$n6638
.sym 94423 soc.cpu.reg_op2[2]
.sym 94424 $false
.sym 94427 soc.cpu.reg_op1[17]
.sym 94428 soc.cpu.reg_op1[16]
.sym 94429 soc.cpu.reg_op2[0]
.sym 94430 $false
.sym 94436 $abc$61454$n5117_1
.sym 94437 $abc$61454$n5116
.sym 94438 $abc$61454$n6699
.sym 94439 $abc$61454$n5114_1
.sym 94441 $abc$61454$n5113
.sym 94508 soc.cpu.reg_op2[2]
.sym 94509 $abc$61454$n6698
.sym 94510 $abc$61454$n6735_1
.sym 94511 $false
.sym 94514 $abc$61454$n6698
.sym 94515 $abc$61454$n6662_1
.sym 94516 soc.cpu.reg_op2[2]
.sym 94517 $false
.sym 94520 $abc$61454$n6718
.sym 94521 $abc$61454$n6699
.sym 94522 soc.cpu.reg_op2[2]
.sym 94523 soc.cpu.reg_op2[1]
.sym 94526 $abc$61454$n6680_1
.sym 94527 $abc$61454$n6663_1
.sym 94528 soc.cpu.reg_op2[1]
.sym 94529 $false
.sym 94532 soc.cpu.reg_op1[23]
.sym 94533 soc.cpu.reg_op1[22]
.sym 94534 soc.cpu.reg_op2[0]
.sym 94535 $false
.sym 94538 soc.cpu.reg_op1[25]
.sym 94539 soc.cpu.reg_op1[24]
.sym 94540 soc.cpu.reg_op2[0]
.sym 94541 $false
.sym 94544 $abc$61454$n6663_1
.sym 94545 $abc$61454$n6639
.sym 94546 soc.cpu.reg_op2[1]
.sym 94547 $false
.sym 94550 $abc$61454$n6699
.sym 94551 $abc$61454$n6680_1
.sym 94552 soc.cpu.reg_op2[1]
.sym 94553 $false
.sym 94560 $abc$61454$n5840
.sym 94562 soc.cpu.pcpi_div.divisor[25]
.sym 94631 soc.cpu.reg_op2[2]
.sym 94632 $abc$61454$n6669_1
.sym 94633 $abc$61454$n6708
.sym 94634 $abc$61454$n6707
.sym 94637 soc.cpu.reg_op1[26]
.sym 94638 soc.cpu.reg_op1[25]
.sym 94639 soc.cpu.reg_op2[0]
.sym 94640 $false
.sym 94643 soc.cpu.reg_op1[28]
.sym 94644 soc.cpu.reg_op1[27]
.sym 94645 soc.cpu.reg_op2[0]
.sym 94646 $abc$61454$n5115_1
.sym 94649 $abc$61454$n6689_1
.sym 94650 $abc$61454$n6370
.sym 94651 $false
.sym 94652 $false
.sym 94655 soc.cpu.reg_op1[31]
.sym 94656 soc.cpu.reg_op1[30]
.sym 94657 soc.cpu.reg_op2[0]
.sym 94658 $abc$61454$n5115_1
.sym 94661 soc.cpu.reg_op1[29]
.sym 94662 soc.cpu.reg_op1[28]
.sym 94663 soc.cpu.reg_op2[0]
.sym 94664 $false
.sym 94667 soc.cpu.reg_op2[2]
.sym 94668 soc.cpu.reg_op2[1]
.sym 94669 $false
.sym 94670 $false
.sym 94673 $abc$61454$n6718
.sym 94674 $abc$61454$n6370
.sym 94675 $abc$61454$n6736_1
.sym 94676 $false
.sym 94683 $abc$61454$n6670_1
.sym 94687 $abc$61454$n5115_1
.sym 94754 $abc$61454$n6670_1
.sym 94755 $abc$61454$n6649
.sym 94756 soc.cpu.reg_op2[1]
.sym 94757 $false
.sym 94760 $abc$61454$n6688_1
.sym 94761 $abc$61454$n6648
.sym 94762 soc.cpu.reg_op2[2]
.sym 94763 $false
.sym 94766 soc.cpu.reg_op1[22]
.sym 94767 soc.cpu.reg_op1[21]
.sym 94768 soc.cpu.reg_op2[0]
.sym 94769 $false
.sym 94772 soc.cpu.reg_op1[28]
.sym 94773 soc.cpu.reg_op1[27]
.sym 94774 soc.cpu.reg_op2[0]
.sym 94775 $abc$61454$n6370
.sym 94778 $abc$61454$n6688_1
.sym 94779 soc.cpu.reg_op2[2]
.sym 94780 $abc$61454$n6727_1
.sym 94781 $abc$61454$n6728_1
.sym 94784 soc.cpu.reg_op1[30]
.sym 94785 soc.cpu.reg_op1[29]
.sym 94786 soc.cpu.reg_op2[0]
.sym 94787 $abc$61454$n5115_1
.sym 94790 $abc$61454$n6689_1
.sym 94791 $abc$61454$n6670_1
.sym 94792 soc.cpu.reg_op2[1]
.sym 94793 $false
.sym 94796 $abc$61454$n6649
.sym 94797 $abc$61454$n6629
.sym 94798 soc.cpu.reg_op2[1]
.sym 94799 $false
.sym 94803 $abc$61454$n6324
.sym 94804 $abc$61454$n6381
.sym 94805 $abc$61454$n6320
.sym 94806 $abc$61454$n6321
.sym 94807 $abc$61454$n6382
.sym 94808 $abc$61454$n6318
.sym 94809 $abc$61454$n6319
.sym 94810 $abc$61454$n6383
.sym 94877 $abc$61454$n6461
.sym 94878 $abc$61454$n6464
.sym 94879 soc.cpu.reg_op2[3]
.sym 94880 $false
.sym 94883 $abc$61454$n6327
.sym 94884 $abc$61454$n6325
.sym 94885 soc.cpu.reg_op2[1]
.sym 94886 $false
.sym 94889 $abc$61454$n6385
.sym 94890 $abc$61454$n6383
.sym 94891 soc.cpu.reg_op2[2]
.sym 94892 $false
.sym 94895 soc.cpu.reg_op1[28]
.sym 94896 soc.cpu.reg_op1[29]
.sym 94897 soc.cpu.reg_op2[0]
.sym 94898 $false
.sym 94901 soc.cpu.reg_op1[26]
.sym 94902 soc.cpu.reg_op1[27]
.sym 94903 soc.cpu.reg_op2[0]
.sym 94904 $false
.sym 94907 $abc$61454$n6323
.sym 94908 $abc$61454$n6319
.sym 94909 soc.cpu.reg_op2[2]
.sym 94910 $false
.sym 94913 $abc$61454$n6319
.sym 94914 $abc$61454$n6316
.sym 94915 soc.cpu.reg_op2[2]
.sym 94916 $false
.sym 94919 $abc$61454$n6325
.sym 94920 $abc$61454$n6324
.sym 94921 soc.cpu.reg_op2[1]
.sym 94922 $false
.sym 94926 $abc$61454$n6316
.sym 94927 $abc$61454$n6227
.sym 94928 $abc$61454$n6317
.sym 94929 $abc$61454$n6313
.sym 94930 $abc$61454$n6390
.sym 94931 soc.spimemio.xfer.fetch
.sym 94932 soc.spimemio.xfer.last_fetch
.sym 95000 $abc$61454$n6465
.sym 95001 $abc$61454$n6466
.sym 95002 $abc$61454$n6464
.sym 95003 soc.cpu.reg_op2[3]
.sym 95006 $abc$61454$n6390
.sym 95007 $abc$61454$n6389
.sym 95008 soc.cpu.reg_op2[2]
.sym 95009 $false
.sym 95012 $abc$61454$n6313
.sym 95013 $abc$61454$n6312
.sym 95014 soc.cpu.reg_op2[1]
.sym 95015 $false
.sym 95018 $abc$61454$n6389
.sym 95019 soc.cpu.reg_op2[2]
.sym 95020 $false
.sym 95021 $false
.sym 95024 soc.spimemio.xfer.last_fetch
.sym 95025 soc.spimemio.xfer.next_fetch
.sym 95026 soc.spimemio.xfer.fetch
.sym 95027 soc.spimemio.xfer.xfer_ddr_q
.sym 95030 $abc$61454$n6316
.sym 95031 $abc$61454$n6311
.sym 95032 soc.cpu.reg_op2[2]
.sym 95033 $false
.sym 95036 $abc$61454$n6311
.sym 95037 $abc$61454$n6308
.sym 95038 soc.cpu.reg_op2[2]
.sym 95039 $false
.sym 95042 soc.spimemio.xfer.xfer_ddr
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $true
.sym 95047 clk_16mhz$2$2
.sym 95048 $false
.sym 95051 gpio[11]
.sym 95123 $abc$61454$n6309
.sym 95124 $abc$61454$n6302
.sym 95125 soc.cpu.reg_op2[1]
.sym 95126 soc.cpu.reg_op2[2]
.sym 95129 $abc$61454$n6312
.sym 95130 $abc$61454$n6310
.sym 95131 soc.cpu.reg_op2[1]
.sym 95132 $false
.sym 95135 $abc$61454$n6309
.sym 95136 $abc$61454$n6302
.sym 95137 soc.cpu.reg_op2[2]
.sym 95138 soc.cpu.reg_op2[1]
.sym 95147 soc.cpu.reg_op1[12]
.sym 95148 soc.cpu.reg_op1[13]
.sym 95149 soc.cpu.reg_op2[0]
.sym 95150 $false
.sym 95153 soc.cpu.reg_op1[10]
.sym 95154 soc.cpu.reg_op1[11]
.sym 95155 soc.cpu.reg_op2[0]
.sym 95156 $false
.sym 95159 soc.cpu.reg_op1[8]
.sym 95160 soc.cpu.reg_op1[9]
.sym 95161 soc.cpu.reg_op2[0]
.sym 95162 $false
.sym 95165 $abc$61454$n6310
.sym 95166 $abc$61454$n6309
.sym 95167 soc.cpu.reg_op2[1]
.sym 95168 $false
.sym 95173 $abc$61454$n4364
.sym 95174 $abc$61454$n4338
.sym 95176 $abc$61454$n4382
.sym 95178 $abc$61454$n4363
.sym 95179 soc.spimemio.xfer.obuffer[1]
.sym 95246 $abc$61454$n4295
.sym 95247 soc.spimemio.xfer_resetn
.sym 95248 $false
.sym 95249 $false
.sym 95252 $abc$61454$n4240
.sym 95253 soc.spimemio.xfer_resetn
.sym 95254 $false
.sym 95255 $false
.sym 95258 soc.memory.rdata[12]
.sym 95259 soc.ram_ready
.sym 95260 $false
.sym 95261 $false
.sym 95276 soc.cpu.reg_op2[1]
.sym 95277 $false
.sym 95278 $false
.sym 95279 $false
.sym 95282 soc.cpu.reg_op2[0]
.sym 95283 soc.cpu.reg_op2[8]
.sym 95284 soc.cpu.mem_wordsize[2]
.sym 95285 soc.cpu.mem_wordsize[0]
.sym 95292 $abc$61454$n4565
.sym 95293 clk_16mhz$2$2
.sym 95294 $false
.sym 95295 $abc$61454$n8078_1
.sym 95296 $abc$61454$n4516
.sym 95297 $abc$61454$n4383
.sym 95299 soc.spimemio.xfer.obuffer[6]
.sym 95300 soc.spimemio.xfer.obuffer[4]
.sym 95301 soc.spimemio.xfer.obuffer[5]
.sym 95375 $abc$61454$n3898
.sym 95376 soc.simpleuart.cfg_divider[12]
.sym 95377 $abc$61454$n3987
.sym 95378 $abc$61454$n4117
.sym 95387 $abc$61454$n3900
.sym 95388 iomem_rdata[13]
.sym 95389 $false
.sym 95390 $false
.sym 95393 $abc$61454$n3898
.sym 95394 soc.simpleuart.cfg_divider[13]
.sym 95395 $abc$61454$n3987
.sym 95396 $abc$61454$n4338
.sym 95405 $abc$61454$n4337
.sym 95406 $abc$61454$n3985
.sym 95407 $abc$61454$n4339
.sym 95408 $abc$61454$n4340
.sym 95411 soc.cpu.mem_wdata[24]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$61454$n4828
.sym 95416 clk_16mhz$2$2
.sym 95417 $abc$61454$n17$2
.sym 95418 flash_io2_oe
.sym 95419 flash_io1_oe
.sym 95420 flash_io3_oe
.sym 95421 $abc$61454$n4445
.sym 95422 soc.spimemio.config_oe[0]
.sym 95423 soc.spimemio.config_oe[2]
.sym 95424 soc.spimemio.config_oe[1]
.sym 95425 $abc$61454$n8215
.sym 95492 soc.spimemio.xfer.xfer_qspi
.sym 95493 soc.spimemio.xfer.xfer_dspi
.sym 95494 soc.spimemio.xfer.xfer_rd
.sym 95495 $false
.sym 95504 $abc$61454$n8043_1
.sym 95505 $abc$61454$n8039_1
.sym 95506 $abc$61454$n4267
.sym 95507 soc.spimemio.rd_valid
.sym 95510 $abc$61454$n5800
.sym 95511 soc.cpu.mem_wstrb[1]
.sym 95512 $false
.sym 95513 $false
.sym 95516 $abc$61454$n4765
.sym 95517 soc.spimemio.xfer.xfer_rd
.sym 95518 soc.spimemio.config_en
.sym 95519 soc.spimemio.xfer.xfer_qspi
.sym 95522 $abc$61454$n3885
.sym 95523 soc.cpu.mem_wstrb[1]
.sym 95524 resetn$2
.sym 95525 $false
.sym 95528 soc.cpu.mem_wdata[13]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 soc.cpu.mem_wdata[8]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$61454$n4668
.sym 95539 clk_16mhz$2$2
.sym 95540 $abc$61454$n17$2
.sym 95541 soc.cpu.mem_rdata[26]
.sym 95542 $abc$61454$n4377_1
.sym 95543 $abc$61454$n4511
.sym 95544 $abc$61454$n4376
.sym 95546 $abc$61454$n4378
.sym 95547 gpio[8]
.sym 95615 soc.spimemio.xfer.xfer_tag_q[1]
.sym 95616 $abc$61454$n4915_1
.sym 95617 soc.spimemio.xfer.xfer_tag_q[0]
.sym 95618 $abc$61454$n4239
.sym 95621 soc.spimemio.xfer.xfer_tag_q[0]
.sym 95622 $abc$61454$n4915_1
.sym 95623 $abc$61454$n4239
.sym 95624 soc.spimemio.xfer.xfer_tag_q[1]
.sym 95627 $abc$61454$n3900
.sym 95628 iomem_rdata[26]
.sym 95629 $false
.sym 95630 $false
.sym 95633 $abc$61454$n4239
.sym 95634 $abc$61454$n4915_1
.sym 95635 soc.spimemio.xfer.xfer_tag_q[0]
.sym 95636 soc.spimemio.xfer.xfer_tag_q[1]
.sym 95645 soc.spimemio.xfer.ibuffer[1]
.sym 95646 $false
.sym 95647 $false
.sym 95648 $false
.sym 95651 soc.spimemio.xfer.ibuffer[3]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95661 $abc$61454$n4735
.sym 95662 clk_16mhz$2$2
.sym 95663 $false
.sym 95665 $abc$61454$n4358
.sym 95666 $abc$61454$n6286
.sym 95668 $abc$61454$n4359
.sym 95669 soc.cpu.mem_wdata[9]
.sym 95670 soc.cpu.mem_wdata[27]
.sym 95671 soc.cpu.mem_wdata[11]
.sym 95738 $abc$61454$n3959
.sym 95739 soc.spimemio.valid
.sym 95740 $false
.sym 95741 $false
.sym 95744 $abc$61454$n4358
.sym 95745 soc.spimemio.rdata[27]
.sym 95746 $abc$61454$n3900
.sym 95747 $abc$61454$n8052_1
.sym 95750 $abc$61454$n4324
.sym 95751 soc.spimemio.rdata[31]
.sym 95752 $abc$61454$n3900
.sym 95753 $abc$61454$n8046_1
.sym 95762 soc.spimemio.xfer.ibuffer[3]
.sym 95763 $false
.sym 95764 $false
.sym 95765 $false
.sym 95774 soc.spimemio.buffer[17]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95784 $abc$61454$n4745
.sym 95785 clk_16mhz$2$2
.sym 95786 $false
.sym 95788 $abc$61454$n4703
.sym 95789 $abc$61454$n4510
.sym 95790 $abc$61454$n4122
.sym 95791 soc.cpu.mem_rdata[25]
.sym 95792 $abc$61454$n4332
.sym 95793 $abc$61454$n4512
.sym 95794 soc.spimemio.rdata[0]
.sym 95867 soc.spimemio.valid
.sym 95868 $abc$61454$n3959
.sym 95869 iomem_rdata[27]
.sym 95870 $abc$61454$n3900
.sym 95879 soc.spimemio.valid
.sym 95880 $abc$61454$n3959
.sym 95881 iomem_rdata[0]
.sym 95882 $abc$61454$n3900
.sym 95885 $abc$61454$n8002
.sym 95886 soc.spimemio.rdata[0]
.sym 95887 $abc$61454$n3900
.sym 95888 $abc$61454$n8003
.sym 95891 soc.spimemio.valid
.sym 95892 $abc$61454$n3959
.sym 95893 iomem_rdata[31]
.sym 95894 $abc$61454$n3900
.sym 95897 soc.cpu.mem_wdata[12]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95907 $abc$61454$n4668
.sym 95908 clk_16mhz$2$2
.sym 95909 $abc$61454$n17$2
.sym 95910 $abc$61454$n4517
.sym 95911 $abc$61454$n4365_1
.sym 95912 $abc$61454$n8011
.sym 95913 $abc$61454$n8025
.sym 95914 $abc$61454$n4513
.sym 95915 $abc$61454$n8010
.sym 95916 $abc$61454$n8009
.sym 95917 $abc$61454$n8024_1
.sym 95984 soc.spimemio.rdata[7]
.sym 95985 soc.spimemio.valid
.sym 95986 $abc$61454$n3914
.sym 95987 $abc$61454$n3900
.sym 95996 gpio[26]
.sym 95997 $false
.sym 95998 $false
.sym 95999 $false
.sym 96008 gpio[31]
.sym 96009 $false
.sym 96010 $false
.sym 96011 $false
.sym 96020 user_led$2
.sym 96021 $false
.sym 96022 $false
.sym 96023 $false
.sym 96026 gpio[27]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$61454$n4811
.sym 96031 clk_16mhz$2$2
.sym 96032 $abc$61454$n4813
.sym 96033 $abc$61454$n4325
.sym 96034 $abc$61454$n4144
.sym 96035 $abc$61454$n4324
.sym 96036 $abc$61454$n8018
.sym 96037 soc.memory.wen[3]
.sym 96038 iomem_rdata[1]
.sym 96039 iomem_rdata[4]
.sym 96040 iomem_rdata[6]
.sym 96107 soc.cpu.mem_wordsize[2]
.sym 96108 soc.cpu.reg_op2[0]
.sym 96109 soc.cpu.reg_op2[24]
.sym 96110 soc.cpu.mem_wordsize[0]
.sym 96113 soc.cpu.mem_wordsize[0]
.sym 96114 soc.cpu.reg_op2[6]
.sym 96115 soc.cpu.reg_op2[14]
.sym 96116 soc.cpu.mem_wordsize[2]
.sym 96143 soc.cpu.reg_op2[30]
.sym 96144 soc.cpu.mem_wordsize[0]
.sym 96145 $abc$61454$n6292_1
.sym 96146 $false
.sym 96149 soc.cpu.reg_op2[8]
.sym 96150 soc.cpu.mem_wordsize[2]
.sym 96151 $abc$61454$n6280
.sym 96152 $false
.sym 96153 $abc$61454$n4565
.sym 96154 clk_16mhz$2$2
.sym 96155 $false
.sym 96156 $abc$61454$n8035_1
.sym 96157 $abc$61454$n4197
.sym 96159 soc.memory.wen[0]
.sym 96162 $abc$61454$n8023
.sym 96163 gpio[1]
.sym 96236 soc.simpleuart.recv_buf_data[5]
.sym 96237 soc.simpleuart.recv_buf_valid
.sym 96238 $abc$61454$n3902
.sym 96239 $false
.sym 96242 $abc$61454$n3980
.sym 96243 $abc$61454$n3979
.sym 96244 soc.memory.rdata[0]
.sym 96245 soc.ram_ready
.sym 96248 soc.simpleuart.recv_buf_data[3]
.sym 96249 soc.simpleuart.recv_buf_valid
.sym 96250 $abc$61454$n3902
.sym 96251 $false
.sym 96260 soc.simpleuart.recv_buf_data[0]
.sym 96261 soc.simpleuart.recv_buf_valid
.sym 96262 $abc$61454$n3902
.sym 96263 $false
.sym 96266 soc.simpleuart.recv_buf_data[4]
.sym 96267 soc.simpleuart.recv_buf_valid
.sym 96268 $abc$61454$n3902
.sym 96269 $false
.sym 96279 $abc$61454$n10447
.sym 96280 $abc$61454$n10445
.sym 96281 $abc$61454$n10440
.sym 96282 $abc$61454$n10437
.sym 96283 soc.simpleuart.cfg_divider[1]
.sym 96284 soc.simpleuart.cfg_divider[3]
.sym 96285 soc.simpleuart.cfg_divider[7]
.sym 96286 soc.simpleuart.cfg_divider[6]
.sym 96359 $abc$61454$n3898
.sym 96360 soc.cpu.mem_wstrb[0]
.sym 96361 resetn$2
.sym 96362 $false
.sym 96371 soc.simpleuart.cfg_divider[7]
.sym 96372 $abc$61454$n3898
.sym 96373 $false
.sym 96374 $false
.sym 96395 soc.cpu.reg_op2[6]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$61454$n4565
.sym 96400 clk_16mhz$2$2
.sym 96401 $false
.sym 96488 soc.simpleuart.cfg_divider[7]
.sym 96489 $false
.sym 96490 $false
.sym 96491 $false
.sym 96512 soc.simpleuart.cfg_divider[2]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96599 soc.simpleuart.cfg_divider[8]
.sym 96600 $false
.sym 96601 $false
.sym 96602 $false
.sym 96605 soc.simpleuart.cfg_divider[12]
.sym 96606 $false
.sym 96607 $false
.sym 96608 $false
.sym 96611 soc.simpleuart.cfg_divider[10]
.sym 96612 $false
.sym 96613 $false
.sym 96614 $false
.sym 96617 soc.simpleuart.cfg_divider[14]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 soc.simpleuart.cfg_divider[2]
.sym 96624 soc.simpleuart.send_divcnt[2]
.sym 96625 soc.simpleuart.cfg_divider[8]
.sym 96626 soc.simpleuart.send_divcnt[8]
.sym 96629 $abc$61454$n4689
.sym 96630 soc.simpleuart.send_divcnt[0]
.sym 96631 $false
.sym 96632 $false
.sym 96635 soc.simpleuart.cfg_divider[15]
.sym 96636 $false
.sym 96637 $false
.sym 96638 $false
.sym 96641 soc.simpleuart.send_divcnt[1]
.sym 96642 $abc$61454$n4860
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$61454$n4691
.sym 96646 clk_16mhz$2$2
.sym 96647 $abc$61454$n17$2
.sym 96722 soc.simpleuart.cfg_divider[17]
.sym 96723 $false
.sym 96724 $false
.sym 96725 $false
.sym 96728 soc.simpleuart.cfg_divider[22]
.sym 96729 $false
.sym 96730 $false
.sym 96731 $false
.sym 96734 soc.simpleuart.cfg_divider[16]
.sym 96735 $false
.sym 96736 $false
.sym 96737 $false
.sym 96740 soc.simpleuart.cfg_divider[19]
.sym 96741 $false
.sym 96742 $false
.sym 96743 $false
.sym 96746 soc.simpleuart.send_divcnt[14]
.sym 96747 soc.simpleuart.cfg_divider[14]
.sym 96748 $abc$61454$n4893_1
.sym 96749 $abc$61454$n4897
.sym 96752 soc.simpleuart.send_divcnt[15]
.sym 96753 soc.simpleuart.cfg_divider[15]
.sym 96754 soc.simpleuart.cfg_divider[13]
.sym 96755 soc.simpleuart.send_divcnt[13]
.sym 96758 soc.simpleuart.cfg_divider[18]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96764 soc.simpleuart.cfg_divider[20]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96851 soc.simpleuart.cfg_divider[17]
.sym 96852 soc.simpleuart.send_divcnt[17]
.sym 96853 $abc$61454$n4895_1
.sym 96854 $false
.sym 96857 soc.simpleuart.cfg_divider[23]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96863 soc.simpleuart.send_divcnt[26]
.sym 96864 soc.simpleuart.cfg_divider[26]
.sym 96865 $abc$61454$n4894
.sym 96866 $abc$61454$n4896_1
.sym 96869 $abc$61454$n4860
.sym 96870 $abc$61454$n8034
.sym 96871 $false
.sym 96872 $false
.sym 96875 $abc$61454$n4860
.sym 96876 $abc$61454$n8035
.sym 96877 $false
.sym 96878 $false
.sym 96887 $abc$61454$n4860
.sym 96888 $abc$61454$n8032
.sym 96889 $false
.sym 96890 $false
.sym 96891 $true
.sym 96892 clk_16mhz$2$2
.sym 96893 $abc$61454$n17$2
.sym 96894 $abc$61454$n10275
.sym 96895 $abc$61454$n10462
.sym 96896 $abc$61454$n10461
.sym 96897 $abc$61454$n10464
.sym 96898 $abc$61454$n10467
.sym 96900 $abc$61454$n8095_1
.sym 96901 soc.simpleuart.send_divcnt[19]
.sym 96968 $false
.sym 96969 $false
.sym 96970 soc.simpleuart.send_divcnt[0]
.sym 96971 $false
.sym 97004 $abc$61454$n4860
.sym 97005 $abc$61454$n8024
.sym 97006 $false
.sym 97007 $false
.sym 97014 $true
.sym 97015 clk_16mhz$2$2
.sym 97016 $abc$61454$n17$2
.sym 97018 soc.simpleuart.send_divcnt[30]
.sym 97019 soc.simpleuart.send_divcnt[27]
.sym 97021 soc.simpleuart.send_divcnt[29]
.sym 97022 soc.simpleuart.send_divcnt[26]
.sym 97024 soc.simpleuart.send_divcnt[25]
.sym 97315 soc.cpu.reg_op2[8]
.sym 97316 $false
.sym 97317 $false
.sym 97318 $false
.sym 97327 soc.cpu.reg_op2[4]
.sym 97328 $false
.sym 97329 $false
.sym 97330 $false
.sym 97339 soc.cpu.reg_op2[22]
.sym 97340 $false
.sym 97341 $false
.sym 97342 $false
.sym 97345 soc.cpu.reg_op2[7]
.sym 97346 $false
.sym 97347 $false
.sym 97348 $false
.sym 97351 soc.cpu.reg_op2[15]
.sym 97352 $false
.sym 97353 $false
.sym 97354 $false
.sym 97357 soc.cpu.reg_op2[13]
.sym 97358 $false
.sym 97359 $false
.sym 97360 $false
.sym 97440 $true
.sym 97477 $auto$alumacc.cc:474:replace_alu$7489.C[1]
.sym 97479 soc.cpu.reg_op1[0]
.sym 97480 $abc$61454$n10594
.sym 97483 $auto$alumacc.cc:474:replace_alu$7489.C[2]
.sym 97484 $false
.sym 97485 soc.cpu.reg_op1[1]
.sym 97486 $abc$61454$n10187
.sym 97487 $auto$alumacc.cc:474:replace_alu$7489.C[1]
.sym 97489 $auto$alumacc.cc:474:replace_alu$7489.C[3]
.sym 97490 $false
.sym 97491 soc.cpu.reg_op1[2]
.sym 97492 $abc$61454$n10595
.sym 97493 $auto$alumacc.cc:474:replace_alu$7489.C[2]
.sym 97495 $auto$alumacc.cc:474:replace_alu$7489.C[4]
.sym 97496 $false
.sym 97497 soc.cpu.reg_op1[3]
.sym 97498 $abc$61454$n10535
.sym 97499 $auto$alumacc.cc:474:replace_alu$7489.C[3]
.sym 97501 $auto$alumacc.cc:474:replace_alu$7489.C[5]
.sym 97502 $false
.sym 97503 soc.cpu.reg_op1[4]
.sym 97504 $abc$61454$n10536
.sym 97505 $auto$alumacc.cc:474:replace_alu$7489.C[4]
.sym 97507 $auto$alumacc.cc:474:replace_alu$7489.C[6]
.sym 97508 $false
.sym 97509 soc.cpu.reg_op1[5]
.sym 97510 $abc$61454$n10537
.sym 97511 $auto$alumacc.cc:474:replace_alu$7489.C[5]
.sym 97513 $auto$alumacc.cc:474:replace_alu$7489.C[7]
.sym 97514 $false
.sym 97515 soc.cpu.reg_op1[6]
.sym 97516 $abc$61454$n10538
.sym 97517 $auto$alumacc.cc:474:replace_alu$7489.C[6]
.sym 97519 $auto$alumacc.cc:474:replace_alu$7489.C[8]
.sym 97520 $false
.sym 97521 soc.cpu.reg_op1[7]
.sym 97522 $abc$61454$n10539
.sym 97523 $auto$alumacc.cc:474:replace_alu$7489.C[7]
.sym 97563 $auto$alumacc.cc:474:replace_alu$7489.C[8]
.sym 97600 $auto$alumacc.cc:474:replace_alu$7489.C[9]
.sym 97601 $false
.sym 97602 soc.cpu.reg_op1[8]
.sym 97603 $abc$61454$n10540
.sym 97604 $auto$alumacc.cc:474:replace_alu$7489.C[8]
.sym 97606 $auto$alumacc.cc:474:replace_alu$7489.C[10]
.sym 97607 $false
.sym 97608 soc.cpu.reg_op1[9]
.sym 97609 $abc$61454$n10541
.sym 97610 $auto$alumacc.cc:474:replace_alu$7489.C[9]
.sym 97612 $auto$alumacc.cc:474:replace_alu$7489.C[11]
.sym 97613 $false
.sym 97614 soc.cpu.reg_op1[10]
.sym 97615 $abc$61454$n10542
.sym 97616 $auto$alumacc.cc:474:replace_alu$7489.C[10]
.sym 97618 $auto$alumacc.cc:474:replace_alu$7489.C[12]
.sym 97619 $false
.sym 97620 soc.cpu.reg_op1[11]
.sym 97621 $abc$61454$n10543
.sym 97622 $auto$alumacc.cc:474:replace_alu$7489.C[11]
.sym 97624 $auto$alumacc.cc:474:replace_alu$7489.C[13]
.sym 97625 $false
.sym 97626 soc.cpu.reg_op1[12]
.sym 97627 $abc$61454$n10544
.sym 97628 $auto$alumacc.cc:474:replace_alu$7489.C[12]
.sym 97630 $auto$alumacc.cc:474:replace_alu$7489.C[14]
.sym 97631 $false
.sym 97632 soc.cpu.reg_op1[13]
.sym 97633 $abc$61454$n10545
.sym 97634 $auto$alumacc.cc:474:replace_alu$7489.C[13]
.sym 97636 $auto$alumacc.cc:474:replace_alu$7489.C[15]
.sym 97637 $false
.sym 97638 soc.cpu.reg_op1[14]
.sym 97639 $abc$61454$n10546
.sym 97640 $auto$alumacc.cc:474:replace_alu$7489.C[14]
.sym 97642 $auto$alumacc.cc:474:replace_alu$7489.C[16]
.sym 97643 $false
.sym 97644 soc.cpu.reg_op1[15]
.sym 97645 $abc$61454$n10547
.sym 97646 $auto$alumacc.cc:474:replace_alu$7489.C[15]
.sym 97686 $auto$alumacc.cc:474:replace_alu$7489.C[16]
.sym 97723 $auto$alumacc.cc:474:replace_alu$7489.C[17]
.sym 97724 $false
.sym 97725 soc.cpu.reg_op1[16]
.sym 97726 $abc$61454$n10548
.sym 97727 $auto$alumacc.cc:474:replace_alu$7489.C[16]
.sym 97729 $auto$alumacc.cc:474:replace_alu$7489.C[18]
.sym 97730 $false
.sym 97731 soc.cpu.reg_op1[17]
.sym 97732 $abc$61454$n10549
.sym 97733 $auto$alumacc.cc:474:replace_alu$7489.C[17]
.sym 97735 $auto$alumacc.cc:474:replace_alu$7489.C[19]
.sym 97736 $false
.sym 97737 soc.cpu.reg_op1[18]
.sym 97738 $abc$61454$n10550
.sym 97739 $auto$alumacc.cc:474:replace_alu$7489.C[18]
.sym 97741 $auto$alumacc.cc:474:replace_alu$7489.C[20]
.sym 97742 $false
.sym 97743 soc.cpu.reg_op1[19]
.sym 97744 $abc$61454$n10551
.sym 97745 $auto$alumacc.cc:474:replace_alu$7489.C[19]
.sym 97747 $auto$alumacc.cc:474:replace_alu$7489.C[21]
.sym 97748 $false
.sym 97749 soc.cpu.reg_op1[20]
.sym 97750 $abc$61454$n10552
.sym 97751 $auto$alumacc.cc:474:replace_alu$7489.C[20]
.sym 97753 $auto$alumacc.cc:474:replace_alu$7489.C[22]
.sym 97754 $false
.sym 97755 soc.cpu.reg_op1[21]
.sym 97756 $abc$61454$n10553
.sym 97757 $auto$alumacc.cc:474:replace_alu$7489.C[21]
.sym 97759 $auto$alumacc.cc:474:replace_alu$7489.C[23]
.sym 97760 $false
.sym 97761 soc.cpu.reg_op1[22]
.sym 97762 $abc$61454$n10554
.sym 97763 $auto$alumacc.cc:474:replace_alu$7489.C[22]
.sym 97765 $auto$alumacc.cc:474:replace_alu$7489.C[24]
.sym 97766 $false
.sym 97767 soc.cpu.reg_op1[23]
.sym 97768 $abc$61454$n10555
.sym 97769 $auto$alumacc.cc:474:replace_alu$7489.C[23]
.sym 97809 $auto$alumacc.cc:474:replace_alu$7489.C[24]
.sym 97846 $auto$alumacc.cc:474:replace_alu$7489.C[25]
.sym 97847 $false
.sym 97848 soc.cpu.reg_op1[24]
.sym 97849 $abc$61454$n10556
.sym 97850 $auto$alumacc.cc:474:replace_alu$7489.C[24]
.sym 97852 $auto$alumacc.cc:474:replace_alu$7489.C[26]
.sym 97853 $false
.sym 97854 soc.cpu.reg_op1[25]
.sym 97855 $abc$61454$n10557
.sym 97856 $auto$alumacc.cc:474:replace_alu$7489.C[25]
.sym 97858 $auto$alumacc.cc:474:replace_alu$7489.C[27]
.sym 97859 $false
.sym 97860 soc.cpu.reg_op1[26]
.sym 97861 $abc$61454$n10558
.sym 97862 $auto$alumacc.cc:474:replace_alu$7489.C[26]
.sym 97864 $auto$alumacc.cc:474:replace_alu$7489.C[28]
.sym 97865 $false
.sym 97866 soc.cpu.reg_op1[27]
.sym 97867 $abc$61454$n10559
.sym 97868 $auto$alumacc.cc:474:replace_alu$7489.C[27]
.sym 97870 $auto$alumacc.cc:474:replace_alu$7489.C[29]
.sym 97871 $false
.sym 97872 soc.cpu.reg_op1[28]
.sym 97873 $abc$61454$n10560
.sym 97874 $auto$alumacc.cc:474:replace_alu$7489.C[28]
.sym 97876 $auto$alumacc.cc:474:replace_alu$7489.C[30]
.sym 97877 $false
.sym 97878 soc.cpu.reg_op1[29]
.sym 97879 $abc$61454$n10561
.sym 97880 $auto$alumacc.cc:474:replace_alu$7489.C[29]
.sym 97882 $auto$alumacc.cc:474:replace_alu$7489.C[31]
.sym 97883 $false
.sym 97884 soc.cpu.reg_op1[30]
.sym 97885 $abc$61454$n10562
.sym 97886 $auto$alumacc.cc:474:replace_alu$7489.C[30]
.sym 97889 $false
.sym 97890 soc.cpu.reg_op1[31]
.sym 97891 $abc$61454$n10596
.sym 97892 $auto$alumacc.cc:474:replace_alu$7489.C[31]
.sym 97970 soc.cpu.reg_op2[26]
.sym 97971 $false
.sym 97972 $false
.sym 97973 $false
.sym 97976 soc.cpu.reg_op2[27]
.sym 97977 $false
.sym 97978 $false
.sym 97979 $false
.sym 97982 soc.cpu.pcpi_div.quotient[18]
.sym 97983 $false
.sym 97984 $false
.sym 97985 $false
.sym 97988 soc.cpu.reg_op2[21]
.sym 97989 $false
.sym 97990 $false
.sym 97991 $false
.sym 97994 soc.cpu.reg_op2[17]
.sym 97995 $false
.sym 97996 $false
.sym 97997 $false
.sym 98000 soc.cpu.reg_op2[31]
.sym 98001 $false
.sym 98002 $false
.sym 98003 $false
.sym 98006 soc.cpu.pcpi_div.quotient[26]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98012 soc.cpu.pcpi_div.quotient_msk[4]
.sym 98013 soc.cpu.pcpi_div.quotient[4]
.sym 98014 $false
.sym 98015 $false
.sym 98016 $abc$61454$n4758$2
.sym 98017 clk_16mhz$2$2
.sym 98018 soc.cpu.pcpi_div.start$2
.sym 98093 soc.cpu.pcpi_div.dividend[19]
.sym 98094 $false
.sym 98095 $false
.sym 98096 $false
.sym 98099 soc.cpu.reg_op2[28]
.sym 98100 $false
.sym 98101 $false
.sym 98102 $false
.sym 98105 soc.cpu.pcpi_div.quotient[30]
.sym 98106 $false
.sym 98107 $false
.sym 98108 $false
.sym 98111 soc.cpu.pcpi_div.dividend[18]
.sym 98112 $false
.sym 98113 $false
.sym 98114 $false
.sym 98117 soc.cpu.pcpi_div.quotient[31]
.sym 98118 $false
.sym 98119 $false
.sym 98120 $false
.sym 98123 soc.cpu.pcpi_div.quotient[26]
.sym 98124 soc.cpu.pcpi_div.dividend[26]
.sym 98125 soc.cpu.pcpi_div.outsign
.sym 98126 $abc$61454$n8197_1
.sym 98129 soc.cpu.pcpi_div.quotient[31]
.sym 98130 soc.cpu.pcpi_div.dividend[31]
.sym 98131 soc.cpu.pcpi_div.outsign
.sym 98132 $abc$61454$n8207_1
.sym 98135 soc.cpu.pcpi_div.quotient[18]
.sym 98136 soc.cpu.pcpi_div.dividend[18]
.sym 98137 soc.cpu.pcpi_div.outsign
.sym 98138 $abc$61454$n8181_1
.sym 98139 $true
.sym 98140 clk_16mhz$2$2
.sym 98141 $false
.sym 98222 soc.cpu.reg_op1[18]
.sym 98223 $abc$61454$n8697
.sym 98224 $abc$61454$n5778
.sym 98225 $false
.sym 98240 soc.cpu.pcpi_div.quotient_msk[24]
.sym 98241 soc.cpu.pcpi_div.quotient[24]
.sym 98242 $false
.sym 98243 $false
.sym 98246 soc.cpu.pcpi_div.quotient_msk[16]
.sym 98247 soc.cpu.pcpi_div.quotient[16]
.sym 98248 $false
.sym 98249 $false
.sym 98262 $abc$61454$n4758$2
.sym 98263 clk_16mhz$2$2
.sym 98264 soc.cpu.pcpi_div.start$2
.sym 98339 soc.cpu.reg_op1[26]
.sym 98340 $abc$61454$n8705
.sym 98341 $abc$61454$n5778
.sym 98342 $false
.sym 98345 $abc$61454$n8288
.sym 98346 $abc$61454$n5816_1
.sym 98347 soc.cpu.pcpi_div.start$2
.sym 98348 $false
.sym 98363 $abc$61454$n8294
.sym 98364 $abc$61454$n5820_1
.sym 98365 soc.cpu.pcpi_div.start$2
.sym 98366 $false
.sym 98385 $abc$61454$n4758$2
.sym 98386 clk_16mhz$2$2
.sym 98387 $false
.sym 98468 soc.cpu.pcpi_div.instr_rem
.sym 98469 soc.cpu.pcpi_div.instr_div
.sym 98470 soc.cpu.reg_op1[31]
.sym 98471 $false
.sym 98474 resetn$2
.sym 98475 soc.cpu.pcpi_div.start$2
.sym 98476 $false
.sym 98477 $false
.sym 98486 $abc$61454$n5120_1
.sym 98487 $abc$61454$n5121_1
.sym 98488 $abc$61454$n5122
.sym 98489 $abc$61454$n5123_1
.sym 98492 $abc$61454$n5119
.sym 98493 $abc$61454$n5113
.sym 98494 $abc$61454$n4731
.sym 98495 soc.cpu.pcpi_div.instr_div
.sym 98498 soc.cpu.reg_op2[7]
.sym 98499 soc.cpu.reg_op2[6]
.sym 98500 soc.cpu.reg_op2[5]
.sym 98501 soc.cpu.reg_op2[0]
.sym 98504 soc.cpu.pcpi_div.instr_rem
.sym 98505 soc.cpu.reg_op1[31]
.sym 98506 $abc$61454$n5112_1
.sym 98507 $false
.sym 98508 $abc$61454$n4747
.sym 98509 clk_16mhz$2$2
.sym 98510 $false
.sym 98515 soc.memory.rdata[13]
.sym 98597 soc.cpu.reg_op2[23]
.sym 98598 soc.cpu.reg_op2[22]
.sym 98599 soc.cpu.reg_op2[21]
.sym 98600 soc.cpu.reg_op2[20]
.sym 98603 soc.cpu.reg_op2[31]
.sym 98604 soc.cpu.reg_op2[30]
.sym 98605 soc.cpu.reg_op2[29]
.sym 98606 soc.cpu.reg_op2[28]
.sym 98609 soc.cpu.reg_op1[27]
.sym 98610 soc.cpu.reg_op1[26]
.sym 98611 soc.cpu.reg_op2[0]
.sym 98612 $false
.sym 98615 soc.cpu.reg_op2[4]
.sym 98616 soc.cpu.reg_op2[3]
.sym 98617 $abc$61454$n5115_1
.sym 98618 $false
.sym 98627 $abc$61454$n5114_1
.sym 98628 $abc$61454$n5116
.sym 98629 $abc$61454$n5117_1
.sym 98630 $abc$61454$n5118_1
.sym 98638 soc.memory.rdata[12]
.sym 98726 soc.cpu.pcpi_div.instr_rem
.sym 98727 soc.cpu.pcpi_div.instr_div
.sym 98728 $abc$61454$n8710
.sym 98729 soc.cpu.reg_op1[31]
.sym 98738 soc.cpu.pcpi_div.divisor[26]
.sym 98739 $false
.sym 98740 $false
.sym 98741 $false
.sym 98754 $abc$61454$n4753$2
.sym 98755 clk_16mhz$2$2
.sym 98756 soc.cpu.pcpi_div.start$2
.sym 98761 soc.memory.rdata[9]
.sym 98849 soc.cpu.reg_op1[24]
.sym 98850 soc.cpu.reg_op1[23]
.sym 98851 soc.cpu.reg_op2[0]
.sym 98852 $false
.sym 98873 soc.cpu.reg_op2[2]
.sym 98874 soc.cpu.reg_op2[1]
.sym 98875 $false
.sym 98876 $false
.sym 98884 soc.memory.rdata[8]
.sym 98954 soc.cpu.reg_op1[24]
.sym 98955 soc.cpu.reg_op1[25]
.sym 98956 soc.cpu.reg_op2[0]
.sym 98957 $false
.sym 98960 $abc$61454$n6383
.sym 98961 $abc$61454$n6382
.sym 98962 soc.cpu.reg_op2[2]
.sym 98963 $false
.sym 98966 soc.cpu.reg_op1[20]
.sym 98967 soc.cpu.reg_op1[21]
.sym 98968 soc.cpu.reg_op2[0]
.sym 98969 $false
.sym 98972 soc.cpu.reg_op1[22]
.sym 98973 soc.cpu.reg_op1[23]
.sym 98974 soc.cpu.reg_op2[0]
.sym 98975 $false
.sym 98978 $abc$61454$n6320
.sym 98979 $abc$61454$n6318
.sym 98980 soc.cpu.reg_op2[1]
.sym 98981 $false
.sym 98984 soc.cpu.reg_op1[18]
.sym 98985 soc.cpu.reg_op1[19]
.sym 98986 soc.cpu.reg_op2[0]
.sym 98987 $false
.sym 98990 $abc$61454$n6321
.sym 98991 $abc$61454$n6320
.sym 98992 soc.cpu.reg_op2[1]
.sym 98993 $false
.sym 98996 $abc$61454$n6324
.sym 98997 $abc$61454$n6321
.sym 98998 soc.cpu.reg_op2[1]
.sym 98999 $false
.sym 99007 soc.memory.rdata[11]
.sym 99077 $abc$61454$n6318
.sym 99078 $abc$61454$n6317
.sym 99079 soc.cpu.reg_op2[1]
.sym 99080 $false
.sym 99083 soc.spimemio.xfer.obuffer[5]
.sym 99084 soc.spimemio.xfer.obuffer[4]
.sym 99085 soc.spimemio.xfer.flash_clk
.sym 99086 $abc$61454$n4257
.sym 99089 soc.cpu.reg_op1[16]
.sym 99090 soc.cpu.reg_op1[17]
.sym 99091 soc.cpu.reg_op2[0]
.sym 99092 $false
.sym 99095 soc.cpu.reg_op1[14]
.sym 99096 soc.cpu.reg_op1[15]
.sym 99097 soc.cpu.reg_op2[0]
.sym 99098 $false
.sym 99101 $abc$61454$n6317
.sym 99102 $abc$61454$n6313
.sym 99103 soc.cpu.reg_op2[1]
.sym 99104 $false
.sym 99107 soc.spimemio.xfer.next_fetch
.sym 99108 $false
.sym 99109 $false
.sym 99110 $false
.sym 99113 soc.spimemio.xfer.fetch
.sym 99114 soc.spimemio.xfer.xfer_ddr
.sym 99115 $false
.sym 99116 $false
.sym 99123 $true
.sym 99124 clk_16mhz$2$2
.sym 99125 $abc$61454$n15
.sym 99130 soc.memory.rdata[10]
.sym 99212 soc.cpu.mem_wdata[11]
.sym 99213 $false
.sym 99214 $false
.sym 99215 $false
.sym 99246 $abc$61454$n4820
.sym 99247 clk_16mhz$2$2
.sym 99248 $abc$61454$n17$2
.sym 99253 soc.memory.rdata[25]
.sym 99329 soc.memory.rdata[11]
.sym 99330 soc.ram_ready
.sym 99331 $abc$61454$n3987
.sym 99332 $abc$61454$n4365_1
.sym 99335 soc.memory.rdata[13]
.sym 99336 soc.ram_ready
.sym 99337 $false
.sym 99338 $false
.sym 99347 soc.memory.rdata[10]
.sym 99348 soc.ram_ready
.sym 99349 $abc$61454$n3987
.sym 99350 $abc$61454$n4383
.sym 99359 $abc$61454$n4364
.sym 99360 $abc$61454$n3985
.sym 99361 $abc$61454$n4371
.sym 99362 $abc$61454$n4372
.sym 99365 $abc$61454$n6206
.sym 99366 $abc$61454$n6207
.sym 99367 soc.spimemio.din_data[1]
.sym 99368 $abc$61454$n4295
.sym 99369 $abc$61454$n4776
.sym 99370 clk_16mhz$2$2
.sym 99371 $false
.sym 99376 soc.memory.rdata[24]
.sym 99446 $abc$61454$n4516
.sym 99447 soc.spimemio.rdata[9]
.sym 99448 $abc$61454$n3900
.sym 99449 $abc$61454$n8077_1
.sym 99452 soc.memory.rdata[9]
.sym 99453 soc.ram_ready
.sym 99454 $abc$61454$n3987
.sym 99455 $abc$61454$n4517
.sym 99458 $abc$61454$n3898
.sym 99459 soc.simpleuart.cfg_divider[10]
.sym 99460 $abc$61454$n3885
.sym 99461 flash_io2_oe
.sym 99470 $abc$61454$n6229_1
.sym 99471 soc.spimemio.din_data[6]
.sym 99472 $abc$61454$n4301
.sym 99473 $false
.sym 99476 $abc$61454$n6217
.sym 99477 soc.spimemio.din_data[4]
.sym 99478 $abc$61454$n4295
.sym 99479 $false
.sym 99482 $abc$61454$n6223
.sym 99483 soc.spimemio.din_data[5]
.sym 99484 $abc$61454$n4301
.sym 99485 $false
.sym 99492 $abc$61454$n4791
.sym 99493 clk_16mhz$2$2
.sym 99494 $false
.sym 99499 soc.memory.rdata[27]
.sym 99569 soc.spimemio.config_en
.sym 99570 soc.spimemio.config_oe[2]
.sym 99571 $abc$61454$n4370
.sym 99572 $false
.sym 99575 $abc$61454$n4765
.sym 99576 $abc$61454$n4446
.sym 99577 soc.spimemio.config_oe[1]
.sym 99578 soc.spimemio.config_en
.sym 99581 soc.spimemio.config_en
.sym 99582 $abc$61454$n8215
.sym 99583 $abc$61454$n4370
.sym 99584 $false
.sym 99587 $abc$61454$n4765
.sym 99588 $abc$61454$n4446
.sym 99589 soc.spimemio.config_oe[0]
.sym 99590 soc.spimemio.config_en
.sym 99593 soc.cpu.mem_wdata[8]
.sym 99594 $false
.sym 99595 $false
.sym 99596 $false
.sym 99599 soc.cpu.mem_wdata[10]
.sym 99600 $false
.sym 99601 $false
.sym 99602 $false
.sym 99605 soc.cpu.mem_wdata[9]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99611 soc.cpu.mem_wdata[11]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $abc$61454$n4705
.sym 99616 clk_16mhz$2$2
.sym 99617 $abc$61454$n17$2
.sym 99622 soc.memory.rdata[26]
.sym 99692 $abc$61454$n4376
.sym 99693 $abc$61454$n3985
.sym 99694 $abc$61454$n4378
.sym 99695 $abc$61454$n4379
.sym 99698 soc.memory.rdata[26]
.sym 99699 soc.ram_ready
.sym 99700 $false
.sym 99701 $false
.sym 99704 soc.memory.rdata[25]
.sym 99705 soc.ram_ready
.sym 99706 $false
.sym 99707 $false
.sym 99710 $abc$61454$n3898
.sym 99711 soc.simpleuart.cfg_divider[26]
.sym 99712 $abc$61454$n3987
.sym 99713 $abc$61454$n4377_1
.sym 99722 soc.spimemio.rdata[26]
.sym 99723 soc.spimemio.valid
.sym 99724 $abc$61454$n3914
.sym 99725 $abc$61454$n3900
.sym 99728 soc.cpu.mem_wdata[8]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99738 $abc$61454$n4820
.sym 99739 clk_16mhz$2$2
.sym 99740 $abc$61454$n17$2
.sym 99745 soc.memory.rdata[29]
.sym 99821 $abc$61454$n3898
.sym 99822 soc.simpleuart.cfg_divider[27]
.sym 99823 $abc$61454$n3987
.sym 99824 $abc$61454$n4359
.sym 99827 soc.cpu.mem_wordsize[2]
.sym 99828 soc.cpu.reg_op2[3]
.sym 99829 soc.cpu.reg_op2[27]
.sym 99830 soc.cpu.mem_wordsize[0]
.sym 99839 soc.memory.rdata[27]
.sym 99840 soc.ram_ready
.sym 99841 $false
.sym 99842 $false
.sym 99845 soc.cpu.reg_op2[1]
.sym 99846 soc.cpu.reg_op2[9]
.sym 99847 soc.cpu.mem_wordsize[2]
.sym 99848 soc.cpu.mem_wordsize[0]
.sym 99851 soc.cpu.reg_op2[11]
.sym 99852 soc.cpu.mem_wordsize[2]
.sym 99853 $abc$61454$n6286
.sym 99854 $false
.sym 99857 soc.cpu.reg_op2[3]
.sym 99858 soc.cpu.reg_op2[11]
.sym 99859 soc.cpu.mem_wordsize[2]
.sym 99860 soc.cpu.mem_wordsize[0]
.sym 99861 $abc$61454$n4565
.sym 99862 clk_16mhz$2$2
.sym 99863 $false
.sym 99868 soc.memory.rdata[28]
.sym 99944 $abc$61454$n3885
.sym 99945 soc.cpu.mem_wstrb[0]
.sym 99946 resetn$2
.sym 99947 $false
.sym 99950 $abc$61454$n3898
.sym 99951 soc.simpleuart.cfg_divider[25]
.sym 99952 $abc$61454$n3987
.sym 99953 $abc$61454$n4511
.sym 99956 $abc$61454$n3898
.sym 99957 soc.simpleuart.cfg_divider[28]
.sym 99958 $abc$61454$n3987
.sym 99959 $abc$61454$n4123
.sym 99962 $abc$61454$n4510
.sym 99963 $abc$61454$n3985
.sym 99964 $abc$61454$n4512
.sym 99965 $abc$61454$n4513
.sym 99968 soc.memory.rdata[29]
.sym 99969 soc.ram_ready
.sym 99970 $false
.sym 99971 $false
.sym 99974 soc.spimemio.rdata[25]
.sym 99975 soc.spimemio.valid
.sym 99976 $abc$61454$n3914
.sym 99977 $abc$61454$n3900
.sym 99980 soc.spimemio.buffer[0]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $abc$61454$n4745
.sym 99985 clk_16mhz$2$2
.sym 99986 $false
.sym 99991 soc.memory.rdata[31]
.sym 100061 $abc$61454$n4368
.sym 100062 soc.simpleuart.cfg_divider[9]
.sym 100063 $abc$61454$n4366
.sym 100064 flash_io1_oe
.sym 100067 $abc$61454$n4368
.sym 100068 soc.simpleuart.cfg_divider[11]
.sym 100069 $abc$61454$n4366
.sym 100070 flash_io3_oe
.sym 100073 $abc$61454$n8009
.sym 100074 soc.spimemio.rdata[1]
.sym 100075 $abc$61454$n3900
.sym 100076 $abc$61454$n8010
.sym 100079 $abc$61454$n8023
.sym 100080 soc.spimemio.rdata[4]
.sym 100081 $abc$61454$n3900
.sym 100082 $abc$61454$n8024_1
.sym 100085 $abc$61454$n3900
.sym 100086 iomem_rdata[25]
.sym 100087 $false
.sym 100088 $false
.sym 100091 soc.spimemio.valid
.sym 100092 $abc$61454$n3959
.sym 100093 iomem_rdata[1]
.sym 100094 $abc$61454$n3900
.sym 100097 $abc$61454$n4002
.sym 100098 $abc$61454$n4003
.sym 100099 soc.memory.rdata[1]
.sym 100100 soc.ram_ready
.sym 100103 soc.spimemio.valid
.sym 100104 $abc$61454$n3959
.sym 100105 iomem_rdata[4]
.sym 100106 $abc$61454$n3900
.sym 100114 soc.memory.rdata[30]
.sym 100184 $abc$61454$n3898
.sym 100185 soc.simpleuart.cfg_divider[31]
.sym 100186 $abc$61454$n3885
.sym 100187 soc.spimemio.config_en
.sym 100190 $abc$61454$n3898
.sym 100191 soc.simpleuart.cfg_divider[2]
.sym 100192 $abc$61454$n3885
.sym 100193 flash_io2_di
.sym 100196 soc.memory.rdata[31]
.sym 100197 soc.ram_ready
.sym 100198 $abc$61454$n3987
.sym 100199 $abc$61454$n4325
.sym 100202 $abc$61454$n4145
.sym 100203 $abc$61454$n4144
.sym 100204 soc.memory.rdata[2]
.sym 100205 soc.ram_ready
.sym 100208 $abc$61454$n5800
.sym 100209 soc.cpu.mem_wstrb[3]
.sym 100210 $false
.sym 100211 $false
.sym 100214 gpio[1]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 gpio[4]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100226 gpio[6]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $abc$61454$n4811
.sym 100231 clk_16mhz$2$2
.sym 100232 $abc$61454$n4813
.sym 100237 soc.memory.rdata[3]
.sym 100307 $abc$61454$n4198
.sym 100308 $abc$61454$n4197
.sym 100309 soc.memory.rdata[3]
.sym 100310 soc.ram_ready
.sym 100313 $abc$61454$n3898
.sym 100314 soc.simpleuart.cfg_divider[3]
.sym 100315 $abc$61454$n3885
.sym 100316 flash_io3_di
.sym 100325 $abc$61454$n5800
.sym 100326 soc.cpu.mem_wstrb[0]
.sym 100327 $false
.sym 100328 $false
.sym 100343 $abc$61454$n4161
.sym 100344 $abc$61454$n4159
.sym 100345 soc.memory.rdata[4]
.sym 100346 soc.ram_ready
.sym 100349 soc.cpu.mem_wdata[1]
.sym 100350 $false
.sym 100351 $false
.sym 100352 $false
.sym 100353 $abc$61454$n4816
.sym 100354 clk_16mhz$2$2
.sym 100355 $abc$61454$n17$2
.sym 100360 soc.memory.rdata[2]
.sym 100430 soc.simpleuart.cfg_divider[11]
.sym 100431 $false
.sym 100432 $false
.sym 100433 $false
.sym 100436 soc.simpleuart.cfg_divider[9]
.sym 100437 $false
.sym 100438 $false
.sym 100439 $false
.sym 100442 soc.simpleuart.cfg_divider[4]
.sym 100443 $false
.sym 100444 $false
.sym 100445 $false
.sym 100448 soc.simpleuart.cfg_divider[1]
.sym 100449 $false
.sym 100450 $false
.sym 100451 $false
.sym 100454 soc.cpu.mem_wdata[1]
.sym 100455 $false
.sym 100456 $false
.sym 100457 $false
.sym 100460 soc.cpu.mem_wdata[3]
.sym 100461 $false
.sym 100462 $false
.sym 100463 $false
.sym 100466 soc.cpu.mem_wdata[7]
.sym 100467 $false
.sym 100468 $false
.sym 100469 $false
.sym 100472 soc.cpu.mem_wdata[6]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$61454$n4667
.sym 100477 clk_16mhz$2$2
.sym 100478 $abc$61454$n17$2
.sym 100483 soc.memory.rdata[1]
.sym 100515 $true
.sym 100552 $auto$alumacc.cc:474:replace_alu$7367.C[1]
.sym 100554 soc.simpleuart.send_divcnt[0]
.sym 100555 $abc$61454$n10436
.sym 100558 $auto$alumacc.cc:474:replace_alu$7367.C[2]
.sym 100560 soc.simpleuart.send_divcnt[1]
.sym 100561 $abc$61454$n10437
.sym 100564 $auto$alumacc.cc:474:replace_alu$7367.C[3]
.sym 100566 soc.simpleuart.send_divcnt[2]
.sym 100567 $abc$61454$n10438
.sym 100570 $auto$alumacc.cc:474:replace_alu$7367.C[4]
.sym 100572 soc.simpleuart.send_divcnt[3]
.sym 100573 $abc$61454$n10439
.sym 100576 $auto$alumacc.cc:474:replace_alu$7367.C[5]
.sym 100578 soc.simpleuart.send_divcnt[4]
.sym 100579 $abc$61454$n10440
.sym 100582 $auto$alumacc.cc:474:replace_alu$7367.C[6]
.sym 100584 soc.simpleuart.send_divcnt[5]
.sym 100585 $abc$61454$n10441
.sym 100588 $auto$alumacc.cc:474:replace_alu$7367.C[7]
.sym 100590 soc.simpleuart.send_divcnt[6]
.sym 100591 $abc$61454$n10442
.sym 100594 $auto$alumacc.cc:474:replace_alu$7367.C[8]
.sym 100596 soc.simpleuart.send_divcnt[7]
.sym 100597 $abc$61454$n10443
.sym 100606 soc.memory.rdata[0]
.sym 100638 $auto$alumacc.cc:474:replace_alu$7367.C[8]
.sym 100675 $auto$alumacc.cc:474:replace_alu$7367.C[9]
.sym 100677 soc.simpleuart.send_divcnt[8]
.sym 100678 $abc$61454$n10444
.sym 100681 $auto$alumacc.cc:474:replace_alu$7367.C[10]
.sym 100683 soc.simpleuart.send_divcnt[9]
.sym 100684 $abc$61454$n10445
.sym 100687 $auto$alumacc.cc:474:replace_alu$7367.C[11]
.sym 100689 soc.simpleuart.send_divcnt[10]
.sym 100690 $abc$61454$n10446
.sym 100693 $auto$alumacc.cc:474:replace_alu$7367.C[12]
.sym 100695 soc.simpleuart.send_divcnt[11]
.sym 100696 $abc$61454$n10447
.sym 100699 $auto$alumacc.cc:474:replace_alu$7367.C[13]
.sym 100701 soc.simpleuart.send_divcnt[12]
.sym 100702 $abc$61454$n10448
.sym 100705 $auto$alumacc.cc:474:replace_alu$7367.C[14]
.sym 100707 soc.simpleuart.send_divcnt[13]
.sym 100708 $abc$61454$n10449
.sym 100711 $auto$alumacc.cc:474:replace_alu$7367.C[15]
.sym 100713 soc.simpleuart.send_divcnt[14]
.sym 100714 $abc$61454$n10450
.sym 100717 $auto$alumacc.cc:474:replace_alu$7367.C[16]
.sym 100719 soc.simpleuart.send_divcnt[15]
.sym 100720 $abc$61454$n10451
.sym 100729 soc.memory.rdata[7]
.sym 100761 $auto$alumacc.cc:474:replace_alu$7367.C[16]
.sym 100798 $auto$alumacc.cc:474:replace_alu$7367.C[17]
.sym 100800 soc.simpleuart.send_divcnt[16]
.sym 100801 $abc$61454$n10452
.sym 100804 $auto$alumacc.cc:474:replace_alu$7367.C[18]
.sym 100806 soc.simpleuart.send_divcnt[17]
.sym 100807 $abc$61454$n10453
.sym 100810 $auto$alumacc.cc:474:replace_alu$7367.C[19]
.sym 100812 soc.simpleuart.send_divcnt[18]
.sym 100813 $abc$61454$n10454
.sym 100816 $auto$alumacc.cc:474:replace_alu$7367.C[20]
.sym 100818 soc.simpleuart.send_divcnt[19]
.sym 100819 $abc$61454$n10455
.sym 100822 $auto$alumacc.cc:474:replace_alu$7367.C[21]
.sym 100824 soc.simpleuart.send_divcnt[20]
.sym 100825 $abc$61454$n10456
.sym 100828 $auto$alumacc.cc:474:replace_alu$7367.C[22]
.sym 100830 soc.simpleuart.send_divcnt[21]
.sym 100831 $abc$61454$n10457
.sym 100834 $auto$alumacc.cc:474:replace_alu$7367.C[23]
.sym 100836 soc.simpleuart.send_divcnt[22]
.sym 100837 $abc$61454$n10458
.sym 100840 $auto$alumacc.cc:474:replace_alu$7367.C[24]
.sym 100842 soc.simpleuart.send_divcnt[23]
.sym 100843 $abc$61454$n10459
.sym 100852 soc.memory.rdata[6]
.sym 100884 $auto$alumacc.cc:474:replace_alu$7367.C[24]
.sym 100921 $auto$alumacc.cc:474:replace_alu$7367.C[25]
.sym 100923 soc.simpleuart.send_divcnt[24]
.sym 100924 $abc$61454$n10460
.sym 100927 $auto$alumacc.cc:474:replace_alu$7367.C[26]
.sym 100929 soc.simpleuart.send_divcnt[25]
.sym 100930 $abc$61454$n10461
.sym 100933 $auto$alumacc.cc:474:replace_alu$7367.C[27]
.sym 100935 soc.simpleuart.send_divcnt[26]
.sym 100936 $abc$61454$n10462
.sym 100939 $auto$alumacc.cc:474:replace_alu$7367.C[28]
.sym 100941 soc.simpleuart.send_divcnt[27]
.sym 100942 $abc$61454$n10463
.sym 100945 $auto$alumacc.cc:474:replace_alu$7367.C[29]
.sym 100947 soc.simpleuart.send_divcnt[28]
.sym 100948 $abc$61454$n10464
.sym 100951 $auto$alumacc.cc:474:replace_alu$7367.C[30]
.sym 100953 soc.simpleuart.send_divcnt[29]
.sym 100954 $abc$61454$n10465
.sym 100957 $auto$alumacc.cc:474:replace_alu$7367.C[31]
.sym 100959 soc.simpleuart.send_divcnt[30]
.sym 100960 $abc$61454$n10466
.sym 100963 $abc$61454$n10275$2
.sym 100965 soc.simpleuart.send_divcnt[31]
.sym 100966 $abc$61454$n10467
.sym 100975 soc.memory.rdata[5]
.sym 101048 $abc$61454$n10275$2
.sym 101051 soc.simpleuart.cfg_divider[26]
.sym 101052 $false
.sym 101053 $false
.sym 101054 $false
.sym 101057 soc.simpleuart.cfg_divider[25]
.sym 101058 $false
.sym 101059 $false
.sym 101060 $false
.sym 101063 soc.simpleuart.cfg_divider[28]
.sym 101064 $false
.sym 101065 $false
.sym 101066 $false
.sym 101069 soc.simpleuart.cfg_divider[31]
.sym 101070 $false
.sym 101071 $false
.sym 101072 $false
.sym 101081 soc.simpleuart.cfg_divider[26]
.sym 101082 soc.simpleuart.send_divcnt[26]
.sym 101083 soc.simpleuart.cfg_divider[27]
.sym 101084 soc.simpleuart.send_divcnt[27]
.sym 101087 $abc$61454$n4860
.sym 101088 $abc$61454$n8043
.sym 101089 $false
.sym 101090 $false
.sym 101091 $true
.sym 101092 clk_16mhz$2$2
.sym 101093 $abc$61454$n17$2
.sym 101098 soc.memory.rdata[4]
.sym 101174 $abc$61454$n4860
.sym 101175 $abc$61454$n8054
.sym 101176 $false
.sym 101177 $false
.sym 101180 $abc$61454$n4860
.sym 101181 $abc$61454$n8051
.sym 101182 $false
.sym 101183 $false
.sym 101192 $abc$61454$n4860
.sym 101193 $abc$61454$n8053
.sym 101194 $false
.sym 101195 $false
.sym 101198 $abc$61454$n4860
.sym 101199 $abc$61454$n8050
.sym 101200 $false
.sym 101201 $false
.sym 101210 $abc$61454$n4860
.sym 101211 $abc$61454$n8049
.sym 101212 $false
.sym 101213 $false
.sym 101214 $true
.sym 101215 clk_16mhz$2$2
.sym 101216 $abc$61454$n17$2
.sym 101318 $abc$61454$n10538
.sym 101319 $abc$61454$n10537
.sym 101321 $abc$61454$n10535
.sym 101323 $abc$61454$n10187
.sym 101324 $abc$61454$n10595
.sym 101395 $abc$61454$n8648
.sym 101396 $abc$61454$n8649
.sym 101397 $abc$61454$n8650
.sym 101398 $abc$61454$n8651
.sym 101399 $abc$61454$n8652
.sym 101400 $abc$61454$n8653
.sym 101531 $abc$61454$n8654
.sym 101532 $abc$61454$n8655
.sym 101533 $abc$61454$n8656
.sym 101534 $abc$61454$n8657
.sym 101535 $abc$61454$n8658
.sym 101536 $abc$61454$n8659
.sym 101537 $abc$61454$n8660
.sym 101538 $abc$61454$n8661
.sym 101633 $abc$61454$n8662
.sym 101634 $abc$61454$n8663
.sym 101635 $abc$61454$n8664
.sym 101636 $abc$61454$n8665
.sym 101637 $abc$61454$n8666
.sym 101638 $abc$61454$n8667
.sym 101639 $abc$61454$n8668
.sym 101640 $abc$61454$n8669
.sym 101735 $abc$61454$n8670
.sym 101736 $abc$61454$n8671
.sym 101737 $abc$61454$n8672
.sym 101738 $abc$61454$n8673
.sym 101739 $abc$61454$n8674
.sym 101740 $abc$61454$n8675
.sym 101741 $abc$61454$n8676
.sym 101742 $abc$61454$n8677
.sym 101837 $abc$61454$n10591
.sym 101838 $abc$61454$n10555
.sym 101839 $abc$61454$n10548
.sym 101840 $abc$61454$n10589
.sym 101841 $abc$61454$n10562
.sym 101842 $abc$61454$n10556
.sym 101843 $abc$61454$n10557
.sym 101844 soc.cpu.pcpi_div.dividend[3]
.sym 101939 $abc$61454$n10605
.sym 101940 $abc$61454$n10623
.sym 101941 $abc$61454$n5895_1
.sym 101942 $abc$61454$n10627
.sym 101943 $abc$61454$n10610
.sym 101944 $abc$61454$n10622
.sym 101945 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 101946 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 102041 $abc$61454$n5889_1
.sym 102042 $abc$61454$n5780
.sym 102043 $abc$61454$n5891_1
.sym 102044 $abc$61454$n5865_1
.sym 102045 $abc$61454$n10621
.sym 102046 $abc$61454$n5901_1
.sym 102047 $abc$61454$n10189
.sym 102048 $abc$61454$n5869_1
.sym 102143 $abc$61454$n7158
.sym 102145 $abc$61454$n5887
.sym 102146 $abc$61454$n5873_1
.sym 102147 $abc$61454$n5877_1
.sym 102148 $abc$61454$n4731
.sym 102150 $abc$61454$n5885_1
.sym 102245 $abc$61454$n5893
.sym 102247 $abc$61454$n5120_1
.sym 102249 $abc$61454$n5123_1
.sym 102250 $abc$61454$n5121_1
.sym 102251 $abc$61454$n5897_1
.sym 102252 $abc$61454$n5879_1
.sym 102347 $abc$61454$n5903_1
.sym 102348 $abc$61454$n5875
.sym 102349 $abc$61454$n5881
.sym 102350 $abc$61454$n5118_1
.sym 102351 $abc$61454$n5859_1
.sym 102352 $abc$61454$n5899
.sym 102353 soc.spimemio.config_do[1]
.sym 102354 soc.spimemio.config_do[3]
.sym 102449 $abc$61454$n9
.sym 102450 $abc$61454$n5863_1
.sym 102453 $abc$61454$n5843
.sym 102454 $abc$61454$n5861
.sym 102456 soc.cpu.pcpi_div.divisor[62]
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 soc.cpu.mem_addr[12]
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 soc.cpu.mem_addr[11]
.sym 102476 clk_16mhz$2$2
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 $undef
.sym 102480 soc.cpu.mem_wdata[13]
.sym 102481 $undef
.sym 102482 $undef
.sym 102483 $undef
.sym 102484 $undef
.sym 102485 $undef
.sym 102486 $undef
.sym 102551 $abc$61454$n6629
.sym 102555 $abc$61454$n6305
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 soc.cpu.mem_addr[12]
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 soc.cpu.mem_addr[11]
.sym 102578 clk_16mhz$2$2
.sym 102579 soc.memory.wen[1]
.sym 102580 $undef
.sym 102581 $undef
.sym 102582 $undef
.sym 102583 soc.cpu.mem_wdata[12]
.sym 102584 $undef
.sym 102585 $undef
.sym 102586 $undef
.sym 102587 $undef
.sym 102588 $true$2
.sym 102655 $abc$61454$n6464
.sym 102659 soc.spimemio.xfer.flash_csb
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 soc.cpu.mem_addr[12]
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 soc.cpu.mem_addr[11]
.sym 102680 clk_16mhz$2$2
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 $undef
.sym 102684 soc.cpu.mem_wdata[9]
.sym 102685 $undef
.sym 102686 $undef
.sym 102687 $undef
.sym 102688 $undef
.sym 102689 $undef
.sym 102690 $undef
.sym 102755 $abc$61454$n6282
.sym 102756 $abc$61454$n6226
.sym 102757 $abc$61454$n6225
.sym 102758 $abc$61454$n6288
.sym 102759 $abc$61454$n6224
.sym 102760 soc.cpu.mem_wdata[25]
.sym 102761 soc.cpu.mem_wdata[3]
.sym 102762 soc.cpu.mem_wdata[28]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 soc.cpu.mem_addr[12]
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 soc.cpu.mem_addr[11]
.sym 102782 clk_16mhz$2$2
.sym 102783 soc.memory.wen[1]
.sym 102784 $undef
.sym 102785 $undef
.sym 102786 $undef
.sym 102787 soc.cpu.mem_wdata[8]
.sym 102788 $undef
.sym 102789 $undef
.sym 102790 $undef
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 $abc$61454$n6232
.sym 102858 $abc$61454$n6233
.sym 102859 $abc$61454$n4252
.sym 102860 $abc$61454$n6229_1
.sym 102861 $abc$61454$n5303_1
.sym 102862 $abc$61454$n6230
.sym 102863 $abc$61454$n6231
.sym 102864 iomem_rdata[11]
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 soc.cpu.mem_addr[12]
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 soc.cpu.mem_addr[11]
.sym 102884 clk_16mhz$2$2
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 $undef
.sym 102888 soc.cpu.mem_wdata[11]
.sym 102889 $undef
.sym 102890 $undef
.sym 102891 $undef
.sym 102892 $undef
.sym 102893 $undef
.sym 102894 $undef
.sym 102959 $abc$61454$n4441
.sym 102960 $abc$61454$n6207
.sym 102961 $abc$61454$n8055_1
.sym 102962 $abc$61454$n6206
.sym 102963 $abc$61454$n4372
.sym 102964 $abc$61454$n6204_1
.sym 102965 $abc$61454$n4442
.sym 102966 gpio[9]
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 soc.cpu.mem_addr[12]
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 soc.cpu.mem_addr[11]
.sym 102986 clk_16mhz$2$2
.sym 102987 soc.memory.wen[1]
.sym 102988 $undef
.sym 102989 $undef
.sym 102990 $undef
.sym 102991 soc.cpu.mem_wdata[10]
.sym 102992 $undef
.sym 102993 $undef
.sym 102994 $undef
.sym 102995 $undef
.sym 102996 $true$2
.sym 103061 $abc$61454$n6223
.sym 103062 $abc$61454$n4339
.sym 103063 $abc$61454$n4440
.sym 103064 $abc$61454$n4371
.sym 103065 soc.cpu.mem_rdata[24]
.sym 103066 $abc$61454$n8077_1
.sym 103067 iomem_rdata[24]
.sym 103068 iomem_rdata[9]
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 soc.cpu.mem_addr[12]
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 soc.cpu.mem_addr[11]
.sym 103088 clk_16mhz$2$2
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 $undef
.sym 103092 soc.cpu.mem_wdata[25]
.sym 103093 $undef
.sym 103094 $undef
.sym 103095 $undef
.sym 103096 $undef
.sym 103097 $undef
.sym 103098 $undef
.sym 103164 flash_io0_oe
.sym 103165 $abc$61454$n4443
.sym 103166 $abc$61454$n4118
.sym 103168 soc.spimemio.rd_addr[14]
.sym 103169 soc.spimemio.rdata[12]
.sym 103170 soc.spimemio.rdata[9]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 soc.cpu.mem_addr[12]
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 soc.cpu.mem_addr[11]
.sym 103190 clk_16mhz$2$2
.sym 103191 soc.memory.wen[3]
.sym 103192 $undef
.sym 103193 $undef
.sym 103194 $undef
.sym 103195 soc.cpu.mem_wdata[24]
.sym 103196 $undef
.sym 103197 $undef
.sym 103198 $undef
.sym 103199 $undef
.sym 103200 $true$2
.sym 103265 $abc$61454$n8062_1
.sym 103266 $abc$61454$n8061
.sym 103267 $abc$61454$n4247
.sym 103268 $abc$61454$n8029_1
.sym 103269 $abc$61454$n8030_1
.sym 103270 soc.spimemio.buffer[9]
.sym 103272 soc.spimemio.buffer[12]
.sym 103273 $undef
.sym 103274 $undef
.sym 103275 $undef
.sym 103276 $undef
.sym 103277 $undef
.sym 103278 $undef
.sym 103279 $undef
.sym 103280 $undef
.sym 103281 soc.cpu.mem_addr[2]
.sym 103282 soc.cpu.mem_addr[3]
.sym 103283 soc.cpu.mem_addr[12]
.sym 103284 soc.cpu.mem_addr[4]
.sym 103285 soc.cpu.mem_addr[5]
.sym 103286 soc.cpu.mem_addr[6]
.sym 103287 soc.cpu.mem_addr[7]
.sym 103288 soc.cpu.mem_addr[8]
.sym 103289 soc.cpu.mem_addr[9]
.sym 103290 soc.cpu.mem_addr[10]
.sym 103291 soc.cpu.mem_addr[11]
.sym 103292 clk_16mhz$2$2
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 $undef
.sym 103296 soc.cpu.mem_wdata[27]
.sym 103297 $undef
.sym 103298 $undef
.sym 103299 $undef
.sym 103300 $undef
.sym 103301 $undef
.sym 103302 $undef
.sym 103367 $abc$61454$n8054_1
.sym 103368 iomem_rdata[5]
.sym 103369 iomem_rdata[2]
.sym 103370 iomem_rdata[10]
.sym 103371 iomem_rdata[3]
.sym 103372 iomem_rdata[8]
.sym 103373 iomem_rdata[28]
.sym 103375 $undef
.sym 103376 $undef
.sym 103377 $undef
.sym 103378 $undef
.sym 103379 $undef
.sym 103380 $undef
.sym 103381 $undef
.sym 103382 $undef
.sym 103383 soc.cpu.mem_addr[2]
.sym 103384 soc.cpu.mem_addr[3]
.sym 103385 soc.cpu.mem_addr[12]
.sym 103386 soc.cpu.mem_addr[4]
.sym 103387 soc.cpu.mem_addr[5]
.sym 103388 soc.cpu.mem_addr[6]
.sym 103389 soc.cpu.mem_addr[7]
.sym 103390 soc.cpu.mem_addr[8]
.sym 103391 soc.cpu.mem_addr[9]
.sym 103392 soc.cpu.mem_addr[10]
.sym 103393 soc.cpu.mem_addr[11]
.sym 103394 clk_16mhz$2$2
.sym 103395 soc.memory.wen[3]
.sym 103396 $undef
.sym 103397 $undef
.sym 103398 $undef
.sym 103399 soc.cpu.mem_wdata[26]
.sym 103400 $undef
.sym 103401 $undef
.sym 103402 $undef
.sym 103403 $undef
.sym 103404 $true$2
.sym 103469 soc.cpu.mem_rdata[28]
.sym 103470 $abc$61454$n4123
.sym 103472 $abc$61454$n8012
.sym 103473 soc.spimemio.rdata[21]
.sym 103474 soc.spimemio.rdata[28]
.sym 103475 soc.spimemio.rdata[25]
.sym 103476 soc.spimemio.rdata[16]
.sym 103477 $undef
.sym 103478 $undef
.sym 103479 $undef
.sym 103480 $undef
.sym 103481 $undef
.sym 103482 $undef
.sym 103483 $undef
.sym 103484 $undef
.sym 103485 soc.cpu.mem_addr[2]
.sym 103486 soc.cpu.mem_addr[3]
.sym 103487 soc.cpu.mem_addr[12]
.sym 103488 soc.cpu.mem_addr[4]
.sym 103489 soc.cpu.mem_addr[5]
.sym 103490 soc.cpu.mem_addr[6]
.sym 103491 soc.cpu.mem_addr[7]
.sym 103492 soc.cpu.mem_addr[8]
.sym 103493 soc.cpu.mem_addr[9]
.sym 103494 soc.cpu.mem_addr[10]
.sym 103495 soc.cpu.mem_addr[11]
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 $undef
.sym 103500 soc.cpu.mem_wdata[29]
.sym 103501 $undef
.sym 103502 $undef
.sym 103503 $undef
.sym 103504 $undef
.sym 103505 $undef
.sym 103506 $undef
.sym 103571 $abc$61454$n8014
.sym 103572 $abc$61454$n8015
.sym 103573 $abc$61454$n8037_1
.sym 103574 $abc$61454$n8060_1
.sym 103575 $abc$61454$n8036_1
.sym 103576 $abc$61454$n8019
.sym 103577 $abc$61454$n8020
.sym 103578 gpio[10]
.sym 103579 $undef
.sym 103580 $undef
.sym 103581 $undef
.sym 103582 $undef
.sym 103583 $undef
.sym 103584 $undef
.sym 103585 $undef
.sym 103586 $undef
.sym 103587 soc.cpu.mem_addr[2]
.sym 103588 soc.cpu.mem_addr[3]
.sym 103589 soc.cpu.mem_addr[12]
.sym 103590 soc.cpu.mem_addr[4]
.sym 103591 soc.cpu.mem_addr[5]
.sym 103592 soc.cpu.mem_addr[6]
.sym 103593 soc.cpu.mem_addr[7]
.sym 103594 soc.cpu.mem_addr[8]
.sym 103595 soc.cpu.mem_addr[9]
.sym 103596 soc.cpu.mem_addr[10]
.sym 103597 soc.cpu.mem_addr[11]
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.memory.wen[3]
.sym 103600 $undef
.sym 103601 $undef
.sym 103602 $undef
.sym 103603 soc.cpu.mem_wdata[28]
.sym 103604 $undef
.sym 103605 $undef
.sym 103606 $undef
.sym 103607 $undef
.sym 103608 $true$2
.sym 103673 $abc$61454$n4345_1
.sym 103674 gpio[29]
.sym 103675 gpio[28]
.sym 103677 gpio[27]
.sym 103678 gpio[25]
.sym 103680 gpio[30]
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 soc.cpu.mem_addr[2]
.sym 103690 soc.cpu.mem_addr[3]
.sym 103691 soc.cpu.mem_addr[12]
.sym 103692 soc.cpu.mem_addr[4]
.sym 103693 soc.cpu.mem_addr[5]
.sym 103694 soc.cpu.mem_addr[6]
.sym 103695 soc.cpu.mem_addr[7]
.sym 103696 soc.cpu.mem_addr[8]
.sym 103697 soc.cpu.mem_addr[9]
.sym 103698 soc.cpu.mem_addr[10]
.sym 103699 soc.cpu.mem_addr[11]
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 $undef
.sym 103704 soc.cpu.mem_wdata[31]
.sym 103705 $undef
.sym 103706 $undef
.sym 103707 $undef
.sym 103708 $undef
.sym 103709 $undef
.sym 103710 $undef
.sym 103775 $abc$61454$n8028_1
.sym 103776 $abc$61454$n6290
.sym 103777 $abc$61454$n6284_1
.sym 103778 soc.cpu.mem_wdata[26]
.sym 103779 soc.cpu.mem_wdata[7]
.sym 103780 soc.cpu.mem_wdata[29]
.sym 103781 soc.cpu.mem_wdata[10]
.sym 103782 soc.cpu.mem_wdata[5]
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 soc.cpu.mem_addr[2]
.sym 103792 soc.cpu.mem_addr[3]
.sym 103793 soc.cpu.mem_addr[12]
.sym 103794 soc.cpu.mem_addr[4]
.sym 103795 soc.cpu.mem_addr[5]
.sym 103796 soc.cpu.mem_addr[6]
.sym 103797 soc.cpu.mem_addr[7]
.sym 103798 soc.cpu.mem_addr[8]
.sym 103799 soc.cpu.mem_addr[9]
.sym 103800 soc.cpu.mem_addr[10]
.sym 103801 soc.cpu.mem_addr[11]
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.memory.wen[3]
.sym 103804 $undef
.sym 103805 $undef
.sym 103806 $undef
.sym 103807 soc.cpu.mem_wdata[30]
.sym 103808 $undef
.sym 103809 $undef
.sym 103810 $undef
.sym 103811 $undef
.sym 103812 $true$2
.sym 103877 $abc$61454$n4130
.sym 103878 $abc$61454$n4129
.sym 103879 gpio[6]
.sym 103880 user_led$2
.sym 103883 gpio[4]
.sym 103885 $undef
.sym 103886 $undef
.sym 103887 $undef
.sym 103888 $undef
.sym 103889 $undef
.sym 103890 $undef
.sym 103891 $undef
.sym 103892 $undef
.sym 103893 soc.cpu.mem_addr[2]
.sym 103894 soc.cpu.mem_addr[3]
.sym 103895 soc.cpu.mem_addr[12]
.sym 103896 soc.cpu.mem_addr[4]
.sym 103897 soc.cpu.mem_addr[5]
.sym 103898 soc.cpu.mem_addr[6]
.sym 103899 soc.cpu.mem_addr[7]
.sym 103900 soc.cpu.mem_addr[8]
.sym 103901 soc.cpu.mem_addr[9]
.sym 103902 soc.cpu.mem_addr[10]
.sym 103903 soc.cpu.mem_addr[11]
.sym 103904 clk_16mhz$2$2
.sym 103905 $true
.sym 103906 $true$2
.sym 103907 $undef
.sym 103908 soc.cpu.mem_wdata[3]
.sym 103909 $undef
.sym 103910 $undef
.sym 103911 $undef
.sym 103912 $undef
.sym 103913 $undef
.sym 103914 $undef
.sym 103979 $abc$61454$n10439
.sym 103980 $abc$61454$n10441
.sym 103981 $abc$61454$n10457
.sym 103982 $abc$61454$n10442
.sym 103983 $abc$61454$n4877
.sym 103984 $abc$61454$n8103
.sym 103985 $abc$61454$n10436
.sym 103986 $abc$61454$n4879
.sym 103987 $undef
.sym 103988 $undef
.sym 103989 $undef
.sym 103990 $undef
.sym 103991 $undef
.sym 103992 $undef
.sym 103993 $undef
.sym 103994 $undef
.sym 103995 soc.cpu.mem_addr[2]
.sym 103996 soc.cpu.mem_addr[3]
.sym 103997 soc.cpu.mem_addr[12]
.sym 103998 soc.cpu.mem_addr[4]
.sym 103999 soc.cpu.mem_addr[5]
.sym 104000 soc.cpu.mem_addr[6]
.sym 104001 soc.cpu.mem_addr[7]
.sym 104002 soc.cpu.mem_addr[8]
.sym 104003 soc.cpu.mem_addr[9]
.sym 104004 soc.cpu.mem_addr[10]
.sym 104005 soc.cpu.mem_addr[11]
.sym 104006 clk_16mhz$2$2
.sym 104007 soc.memory.wen[0]
.sym 104008 $undef
.sym 104009 $undef
.sym 104010 $undef
.sym 104011 soc.cpu.mem_wdata[2]
.sym 104012 $undef
.sym 104013 $undef
.sym 104014 $undef
.sym 104015 $undef
.sym 104016 $true$2
.sym 104081 $abc$61454$n10449
.sym 104082 soc.simpleuart.send_divcnt[4]
.sym 104083 soc.simpleuart.send_divcnt[5]
.sym 104084 soc.simpleuart.send_divcnt[6]
.sym 104085 soc.simpleuart.send_divcnt[7]
.sym 104086 soc.simpleuart.send_divcnt[15]
.sym 104087 soc.simpleuart.send_divcnt[2]
.sym 104088 soc.simpleuart.send_divcnt[3]
.sym 104089 $undef
.sym 104090 $undef
.sym 104091 $undef
.sym 104092 $undef
.sym 104093 $undef
.sym 104094 $undef
.sym 104095 $undef
.sym 104096 $undef
.sym 104097 soc.cpu.mem_addr[2]
.sym 104098 soc.cpu.mem_addr[3]
.sym 104099 soc.cpu.mem_addr[12]
.sym 104100 soc.cpu.mem_addr[4]
.sym 104101 soc.cpu.mem_addr[5]
.sym 104102 soc.cpu.mem_addr[6]
.sym 104103 soc.cpu.mem_addr[7]
.sym 104104 soc.cpu.mem_addr[8]
.sym 104105 soc.cpu.mem_addr[9]
.sym 104106 soc.cpu.mem_addr[10]
.sym 104107 soc.cpu.mem_addr[11]
.sym 104108 clk_16mhz$2$2
.sym 104109 $true
.sym 104110 $true$2
.sym 104111 $undef
.sym 104112 soc.cpu.mem_wdata[1]
.sym 104113 $undef
.sym 104114 $undef
.sym 104115 $undef
.sym 104116 $undef
.sym 104117 $undef
.sym 104118 $undef
.sym 104185 $abc$61454$n8026
.sym 104186 $abc$61454$n8027
.sym 104187 $abc$61454$n8028
.sym 104188 $abc$61454$n8029
.sym 104189 $abc$61454$n8030
.sym 104190 $abc$61454$n8031
.sym 104191 $undef
.sym 104192 $undef
.sym 104193 $undef
.sym 104194 $undef
.sym 104195 $undef
.sym 104196 $undef
.sym 104197 $undef
.sym 104198 $undef
.sym 104199 soc.cpu.mem_addr[2]
.sym 104200 soc.cpu.mem_addr[3]
.sym 104201 soc.cpu.mem_addr[12]
.sym 104202 soc.cpu.mem_addr[4]
.sym 104203 soc.cpu.mem_addr[5]
.sym 104204 soc.cpu.mem_addr[6]
.sym 104205 soc.cpu.mem_addr[7]
.sym 104206 soc.cpu.mem_addr[8]
.sym 104207 soc.cpu.mem_addr[9]
.sym 104208 soc.cpu.mem_addr[10]
.sym 104209 soc.cpu.mem_addr[11]
.sym 104210 clk_16mhz$2$2
.sym 104211 soc.memory.wen[0]
.sym 104212 $undef
.sym 104213 $undef
.sym 104214 $undef
.sym 104215 soc.cpu.mem_wdata[0]
.sym 104216 $undef
.sym 104217 $undef
.sym 104218 $undef
.sym 104219 $undef
.sym 104220 $true$2
.sym 104285 $abc$61454$n8032
.sym 104286 $abc$61454$n8033
.sym 104287 $abc$61454$n8034
.sym 104288 $abc$61454$n8035
.sym 104289 $abc$61454$n8036
.sym 104290 $abc$61454$n8037
.sym 104291 $abc$61454$n8038
.sym 104292 $abc$61454$n8039
.sym 104293 $undef
.sym 104294 $undef
.sym 104295 $undef
.sym 104296 $undef
.sym 104297 $undef
.sym 104298 $undef
.sym 104299 $undef
.sym 104300 $undef
.sym 104301 soc.cpu.mem_addr[2]
.sym 104302 soc.cpu.mem_addr[3]
.sym 104303 soc.cpu.mem_addr[12]
.sym 104304 soc.cpu.mem_addr[4]
.sym 104305 soc.cpu.mem_addr[5]
.sym 104306 soc.cpu.mem_addr[6]
.sym 104307 soc.cpu.mem_addr[7]
.sym 104308 soc.cpu.mem_addr[8]
.sym 104309 soc.cpu.mem_addr[9]
.sym 104310 soc.cpu.mem_addr[10]
.sym 104311 soc.cpu.mem_addr[11]
.sym 104312 clk_16mhz$2$2
.sym 104313 $true
.sym 104314 $true$2
.sym 104315 $undef
.sym 104316 soc.cpu.mem_wdata[7]
.sym 104317 $undef
.sym 104318 $undef
.sym 104319 $undef
.sym 104320 $undef
.sym 104321 $undef
.sym 104322 $undef
.sym 104387 $abc$61454$n8040
.sym 104388 $abc$61454$n8041
.sym 104389 $abc$61454$n8042
.sym 104390 $abc$61454$n8043
.sym 104391 $abc$61454$n8044
.sym 104392 $abc$61454$n8045
.sym 104393 $abc$61454$n8046
.sym 104394 $abc$61454$n8047
.sym 104395 $undef
.sym 104396 $undef
.sym 104397 $undef
.sym 104398 $undef
.sym 104399 $undef
.sym 104400 $undef
.sym 104401 $undef
.sym 104402 $undef
.sym 104403 soc.cpu.mem_addr[2]
.sym 104404 soc.cpu.mem_addr[3]
.sym 104405 soc.cpu.mem_addr[12]
.sym 104406 soc.cpu.mem_addr[4]
.sym 104407 soc.cpu.mem_addr[5]
.sym 104408 soc.cpu.mem_addr[6]
.sym 104409 soc.cpu.mem_addr[7]
.sym 104410 soc.cpu.mem_addr[8]
.sym 104411 soc.cpu.mem_addr[9]
.sym 104412 soc.cpu.mem_addr[10]
.sym 104413 soc.cpu.mem_addr[11]
.sym 104414 clk_16mhz$2$2
.sym 104415 soc.memory.wen[0]
.sym 104416 $undef
.sym 104417 $undef
.sym 104418 $undef
.sym 104419 soc.cpu.mem_wdata[6]
.sym 104420 $undef
.sym 104421 $undef
.sym 104422 $undef
.sym 104423 $undef
.sym 104424 $true$2
.sym 104489 $abc$61454$n8048
.sym 104490 $abc$61454$n8049
.sym 104491 $abc$61454$n8050
.sym 104492 $abc$61454$n8051
.sym 104493 $abc$61454$n8052
.sym 104494 $abc$61454$n8053
.sym 104495 $abc$61454$n8054
.sym 104496 $abc$61454$n8055
.sym 104497 $undef
.sym 104498 $undef
.sym 104499 $undef
.sym 104500 $undef
.sym 104501 $undef
.sym 104502 $undef
.sym 104503 $undef
.sym 104504 $undef
.sym 104505 soc.cpu.mem_addr[2]
.sym 104506 soc.cpu.mem_addr[3]
.sym 104507 soc.cpu.mem_addr[12]
.sym 104508 soc.cpu.mem_addr[4]
.sym 104509 soc.cpu.mem_addr[5]
.sym 104510 soc.cpu.mem_addr[6]
.sym 104511 soc.cpu.mem_addr[7]
.sym 104512 soc.cpu.mem_addr[8]
.sym 104513 soc.cpu.mem_addr[9]
.sym 104514 soc.cpu.mem_addr[10]
.sym 104515 soc.cpu.mem_addr[11]
.sym 104516 clk_16mhz$2$2
.sym 104517 $true
.sym 104518 $true$2
.sym 104519 $undef
.sym 104520 soc.cpu.mem_wdata[5]
.sym 104521 $undef
.sym 104522 $undef
.sym 104523 $undef
.sym 104524 $undef
.sym 104525 $undef
.sym 104526 $undef
.sym 104595 $undef
.sym 104596 $undef
.sym 104597 $undef
.sym 104598 $undef
.sym 104599 $undef
.sym 104600 $undef
.sym 104601 $undef
.sym 104602 $undef
.sym 104603 soc.cpu.mem_addr[2]
.sym 104604 soc.cpu.mem_addr[3]
.sym 104605 soc.cpu.mem_addr[12]
.sym 104606 soc.cpu.mem_addr[4]
.sym 104607 soc.cpu.mem_addr[5]
.sym 104608 soc.cpu.mem_addr[6]
.sym 104609 soc.cpu.mem_addr[7]
.sym 104610 soc.cpu.mem_addr[8]
.sym 104611 soc.cpu.mem_addr[9]
.sym 104612 soc.cpu.mem_addr[10]
.sym 104613 soc.cpu.mem_addr[11]
.sym 104614 clk_16mhz$2$2
.sym 104615 soc.memory.wen[0]
.sym 104616 $undef
.sym 104617 $undef
.sym 104618 $undef
.sym 104619 soc.cpu.mem_wdata[4]
.sym 104620 $undef
.sym 104621 $undef
.sym 104622 $undef
.sym 104623 $undef
.sym 104624 $true$2
.sym 104802 soc.cpu.reg_op2[6]
.sym 104803 $false
.sym 104804 $false
.sym 104805 $false
.sym 104808 soc.cpu.reg_op2[5]
.sym 104809 $false
.sym 104810 $false
.sym 104811 $false
.sym 104820 soc.cpu.reg_op2[3]
.sym 104821 $false
.sym 104822 $false
.sym 104823 $false
.sym 104832 soc.cpu.reg_op2[1]
.sym 104833 $false
.sym 104834 $false
.sym 104835 $false
.sym 104838 soc.cpu.reg_op2[2]
.sym 104839 $false
.sym 104840 $false
.sym 104841 $false
.sym 104851 $abc$61454$n5853_1
.sym 104852 $abc$61454$n5857_1
.sym 104853 $abc$61454$n10542
.sym 104854 $abc$61454$n5851_1
.sym 104855 $abc$61454$n5855
.sym 104856 $abc$61454$n5849
.sym 104921 $true
.sym 104958 $abc$61454$n10594$2
.sym 104959 $false
.sym 104960 $abc$61454$n10594
.sym 104961 $false
.sym 104962 $false
.sym 104964 $auto$alumacc.cc:474:replace_alu$7507.C[2]
.sym 104966 $false
.sym 104967 $abc$61454$n10187
.sym 104970 $auto$alumacc.cc:474:replace_alu$7507.C[3]
.sym 104971 $false
.sym 104972 $false
.sym 104973 $abc$61454$n10595
.sym 104974 $auto$alumacc.cc:474:replace_alu$7507.C[2]
.sym 104976 $auto$alumacc.cc:474:replace_alu$7507.C[4]
.sym 104977 $false
.sym 104978 $false
.sym 104979 $abc$61454$n10535
.sym 104980 $auto$alumacc.cc:474:replace_alu$7507.C[3]
.sym 104982 $auto$alumacc.cc:474:replace_alu$7507.C[5]
.sym 104983 $false
.sym 104984 $false
.sym 104985 $abc$61454$n10536
.sym 104986 $auto$alumacc.cc:474:replace_alu$7507.C[4]
.sym 104988 $auto$alumacc.cc:474:replace_alu$7507.C[6]
.sym 104989 $false
.sym 104990 $false
.sym 104991 $abc$61454$n10537
.sym 104992 $auto$alumacc.cc:474:replace_alu$7507.C[5]
.sym 104994 $auto$alumacc.cc:474:replace_alu$7507.C[7]
.sym 104995 $false
.sym 104996 $false
.sym 104997 $abc$61454$n10538
.sym 104998 $auto$alumacc.cc:474:replace_alu$7507.C[6]
.sym 105000 $auto$alumacc.cc:474:replace_alu$7507.C[8]
.sym 105001 $false
.sym 105002 $false
.sym 105003 $abc$61454$n10539
.sym 105004 $auto$alumacc.cc:474:replace_alu$7507.C[7]
.sym 105008 $abc$61454$n10567
.sym 105009 $abc$61454$n10543
.sym 105010 $abc$61454$n10544
.sym 105011 $abc$61454$n10541
.sym 105012 $abc$61454$n10546
.sym 105013 soc.cpu.pcpi_div.quotient[9]
.sym 105014 soc.cpu.pcpi_div.quotient[6]
.sym 105015 soc.cpu.pcpi_div.quotient[7]
.sym 105044 $auto$alumacc.cc:474:replace_alu$7507.C[8]
.sym 105081 $auto$alumacc.cc:474:replace_alu$7507.C[9]
.sym 105082 $false
.sym 105083 $false
.sym 105084 $abc$61454$n10540
.sym 105085 $auto$alumacc.cc:474:replace_alu$7507.C[8]
.sym 105087 $auto$alumacc.cc:474:replace_alu$7507.C[10]
.sym 105088 $false
.sym 105089 $false
.sym 105090 $abc$61454$n10541
.sym 105091 $auto$alumacc.cc:474:replace_alu$7507.C[9]
.sym 105093 $auto$alumacc.cc:474:replace_alu$7507.C[11]
.sym 105094 $false
.sym 105095 $false
.sym 105096 $abc$61454$n10542
.sym 105097 $auto$alumacc.cc:474:replace_alu$7507.C[10]
.sym 105099 $auto$alumacc.cc:474:replace_alu$7507.C[12]
.sym 105100 $false
.sym 105101 $false
.sym 105102 $abc$61454$n10543
.sym 105103 $auto$alumacc.cc:474:replace_alu$7507.C[11]
.sym 105105 $auto$alumacc.cc:474:replace_alu$7507.C[13]
.sym 105106 $false
.sym 105107 $false
.sym 105108 $abc$61454$n10544
.sym 105109 $auto$alumacc.cc:474:replace_alu$7507.C[12]
.sym 105111 $auto$alumacc.cc:474:replace_alu$7507.C[14]
.sym 105112 $false
.sym 105113 $false
.sym 105114 $abc$61454$n10545
.sym 105115 $auto$alumacc.cc:474:replace_alu$7507.C[13]
.sym 105117 $auto$alumacc.cc:474:replace_alu$7507.C[15]
.sym 105118 $false
.sym 105119 $false
.sym 105120 $abc$61454$n10546
.sym 105121 $auto$alumacc.cc:474:replace_alu$7507.C[14]
.sym 105123 $auto$alumacc.cc:474:replace_alu$7507.C[16]
.sym 105124 $false
.sym 105125 $false
.sym 105126 $abc$61454$n10547
.sym 105127 $auto$alumacc.cc:474:replace_alu$7507.C[15]
.sym 105131 $abc$61454$n10552
.sym 105132 $abc$61454$n4938
.sym 105133 $abc$61454$n10551
.sym 105134 $abc$61454$n10550
.sym 105135 $abc$61454$n10603
.sym 105136 soc.cpu.pcpi_div.quotient_msk[22]
.sym 105137 soc.cpu.pcpi_div.quotient_msk[24]
.sym 105138 soc.cpu.pcpi_div.quotient_msk[23]
.sym 105167 $auto$alumacc.cc:474:replace_alu$7507.C[16]
.sym 105204 $auto$alumacc.cc:474:replace_alu$7507.C[17]
.sym 105205 $false
.sym 105206 $false
.sym 105207 $abc$61454$n10548
.sym 105208 $auto$alumacc.cc:474:replace_alu$7507.C[16]
.sym 105210 $auto$alumacc.cc:474:replace_alu$7507.C[18]
.sym 105211 $false
.sym 105212 $false
.sym 105213 $abc$61454$n10549
.sym 105214 $auto$alumacc.cc:474:replace_alu$7507.C[17]
.sym 105216 $auto$alumacc.cc:474:replace_alu$7507.C[19]
.sym 105217 $false
.sym 105218 $false
.sym 105219 $abc$61454$n10550
.sym 105220 $auto$alumacc.cc:474:replace_alu$7507.C[18]
.sym 105222 $auto$alumacc.cc:474:replace_alu$7507.C[20]
.sym 105223 $false
.sym 105224 $false
.sym 105225 $abc$61454$n10551
.sym 105226 $auto$alumacc.cc:474:replace_alu$7507.C[19]
.sym 105228 $auto$alumacc.cc:474:replace_alu$7507.C[21]
.sym 105229 $false
.sym 105230 $false
.sym 105231 $abc$61454$n10552
.sym 105232 $auto$alumacc.cc:474:replace_alu$7507.C[20]
.sym 105234 $auto$alumacc.cc:474:replace_alu$7507.C[22]
.sym 105235 $false
.sym 105236 $false
.sym 105237 $abc$61454$n10553
.sym 105238 $auto$alumacc.cc:474:replace_alu$7507.C[21]
.sym 105240 $auto$alumacc.cc:474:replace_alu$7507.C[23]
.sym 105241 $false
.sym 105242 $false
.sym 105243 $abc$61454$n10554
.sym 105244 $auto$alumacc.cc:474:replace_alu$7507.C[22]
.sym 105246 $auto$alumacc.cc:474:replace_alu$7507.C[24]
.sym 105247 $false
.sym 105248 $false
.sym 105249 $abc$61454$n10555
.sym 105250 $auto$alumacc.cc:474:replace_alu$7507.C[23]
.sym 105254 $abc$61454$n10576
.sym 105255 soc.cpu.pcpi_div.quotient[0]
.sym 105258 soc.cpu.pcpi_div.quotient[5]
.sym 105259 soc.cpu.pcpi_div.quotient[20]
.sym 105260 soc.cpu.pcpi_div.quotient[13]
.sym 105261 soc.cpu.pcpi_div.quotient[23]
.sym 105290 $auto$alumacc.cc:474:replace_alu$7507.C[24]
.sym 105327 $auto$alumacc.cc:474:replace_alu$7507.C[25]
.sym 105328 $false
.sym 105329 $false
.sym 105330 $abc$61454$n10556
.sym 105331 $auto$alumacc.cc:474:replace_alu$7507.C[24]
.sym 105333 $auto$alumacc.cc:474:replace_alu$7507.C[26]
.sym 105334 $false
.sym 105335 $false
.sym 105336 $abc$61454$n10557
.sym 105337 $auto$alumacc.cc:474:replace_alu$7507.C[25]
.sym 105339 $auto$alumacc.cc:474:replace_alu$7507.C[27]
.sym 105340 $false
.sym 105341 $false
.sym 105342 $abc$61454$n10558
.sym 105343 $auto$alumacc.cc:474:replace_alu$7507.C[26]
.sym 105345 $auto$alumacc.cc:474:replace_alu$7507.C[28]
.sym 105346 $false
.sym 105347 $false
.sym 105348 $abc$61454$n10559
.sym 105349 $auto$alumacc.cc:474:replace_alu$7507.C[27]
.sym 105351 $auto$alumacc.cc:474:replace_alu$7507.C[29]
.sym 105352 $false
.sym 105353 $false
.sym 105354 $abc$61454$n10560
.sym 105355 $auto$alumacc.cc:474:replace_alu$7507.C[28]
.sym 105357 $auto$alumacc.cc:474:replace_alu$7507.C[30]
.sym 105358 $false
.sym 105359 $false
.sym 105360 $abc$61454$n10561
.sym 105361 $auto$alumacc.cc:474:replace_alu$7507.C[29]
.sym 105363 $auto$alumacc.cc:474:replace_alu$7507.C[31]
.sym 105364 $false
.sym 105365 $false
.sym 105366 $abc$61454$n10562
.sym 105367 $auto$alumacc.cc:474:replace_alu$7507.C[30]
.sym 105370 $false
.sym 105371 $false
.sym 105372 $abc$61454$n10596
.sym 105373 $auto$alumacc.cc:474:replace_alu$7507.C[31]
.sym 105377 soc.spimemio.xfer_io2_90
.sym 105379 soc.spimemio.xfer_io0_90
.sym 105380 soc.spimemio.xfer_io1_90
.sym 105381 soc.spimemio.xfer_io3_90
.sym 105451 soc.cpu.pcpi_div.quotient[29]
.sym 105452 $false
.sym 105453 $false
.sym 105454 $false
.sym 105457 soc.cpu.reg_op2[23]
.sym 105458 $false
.sym 105459 $false
.sym 105460 $false
.sym 105463 soc.cpu.reg_op2[16]
.sym 105464 $false
.sym 105465 $false
.sym 105466 $false
.sym 105469 soc.cpu.pcpi_div.quotient[27]
.sym 105470 $false
.sym 105471 $false
.sym 105472 $false
.sym 105475 soc.cpu.reg_op2[30]
.sym 105476 $false
.sym 105477 $false
.sym 105478 $false
.sym 105481 soc.cpu.reg_op2[24]
.sym 105482 $false
.sym 105483 $false
.sym 105484 $false
.sym 105487 soc.cpu.reg_op2[25]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105493 $abc$61454$n8240
.sym 105494 $abc$61454$n5784
.sym 105495 soc.cpu.pcpi_div.start$2
.sym 105496 $false
.sym 105497 $abc$61454$n4758$2
.sym 105498 clk_16mhz$2$2
.sym 105499 $false
.sym 105500 flash_io0_do
.sym 105501 $abc$61454$n5773
.sym 105502 $abc$61454$n5767_1
.sym 105503 flash_io3_do
.sym 105504 flash_io2_do
.sym 105505 $abc$61454$n5770
.sym 105506 $abc$61454$n5764_1
.sym 105507 flash_io1_do
.sym 105574 soc.cpu.pcpi_div.dividend[9]
.sym 105575 $false
.sym 105576 $false
.sym 105577 $false
.sym 105580 soc.cpu.pcpi_div.dividend[27]
.sym 105581 $false
.sym 105582 $false
.sym 105583 $false
.sym 105586 soc.cpu.reg_op2[26]
.sym 105587 $abc$61454$n8672
.sym 105588 $abc$61454$n5843
.sym 105589 $false
.sym 105592 soc.cpu.pcpi_div.dividend[31]
.sym 105593 $false
.sym 105594 $false
.sym 105595 $false
.sym 105598 soc.cpu.pcpi_div.dividend[14]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105604 soc.cpu.pcpi_div.dividend[26]
.sym 105605 $false
.sym 105606 $false
.sym 105607 $false
.sym 105610 soc.cpu.pcpi_div.quotient[14]
.sym 105611 soc.cpu.pcpi_div.dividend[14]
.sym 105612 soc.cpu.pcpi_div.outsign
.sym 105613 $abc$61454$n8173_1
.sym 105616 soc.cpu.pcpi_div.quotient[27]
.sym 105617 soc.cpu.pcpi_div.dividend[27]
.sym 105618 soc.cpu.pcpi_div.outsign
.sym 105619 $abc$61454$n8199_1
.sym 105620 $true
.sym 105621 clk_16mhz$2$2
.sym 105622 $false
.sym 105624 $abc$61454$n5847_1
.sym 105625 soc.cpu.pcpi_div.dividend[5]
.sym 105626 soc.cpu.pcpi_div.dividend[18]
.sym 105627 soc.cpu.pcpi_div.dividend[9]
.sym 105628 soc.cpu.pcpi_div.dividend[30]
.sym 105629 soc.cpu.pcpi_div.dividend[7]
.sym 105630 soc.cpu.pcpi_div.dividend[1]
.sym 105697 soc.cpu.reg_op2[23]
.sym 105698 $abc$61454$n8669
.sym 105699 $abc$61454$n5843
.sym 105700 $false
.sym 105703 $abc$61454$n5778
.sym 105704 soc.cpu.reg_op1[0]
.sym 105705 soc.cpu.reg_op1[1]
.sym 105706 $false
.sym 105709 soc.cpu.reg_op2[24]
.sym 105710 $abc$61454$n8670
.sym 105711 $abc$61454$n5843
.sym 105712 $false
.sym 105715 soc.cpu.reg_op2[11]
.sym 105716 $abc$61454$n8657
.sym 105717 $abc$61454$n5843
.sym 105718 $false
.sym 105721 soc.cpu.pcpi_div.dividend[25]
.sym 105722 $false
.sym 105723 $false
.sym 105724 $false
.sym 105727 soc.cpu.reg_op2[29]
.sym 105728 $abc$61454$n8675
.sym 105729 $abc$61454$n5843
.sym 105730 $false
.sym 105733 soc.cpu.pcpi_div.dividend[1]
.sym 105734 $false
.sym 105735 $false
.sym 105736 $false
.sym 105739 soc.cpu.reg_op2[13]
.sym 105740 $abc$61454$n8659
.sym 105741 $abc$61454$n5843
.sym 105742 $false
.sym 105746 $abc$61454$n5871_1
.sym 105748 $abc$61454$n5883_1
.sym 105749 soc.cpu.pcpi_div.divisor[55]
.sym 105752 soc.cpu.pcpi_div.divisor[33]
.sym 105753 soc.cpu.pcpi_div.divisor[54]
.sym 105820 $false
.sym 105821 soc.cpu.reg_op2[0]
.sym 105822 soc.cpu.reg_op1[0]
.sym 105823 $false
.sym 105832 soc.cpu.reg_op2[22]
.sym 105833 $abc$61454$n8668
.sym 105834 $abc$61454$n5843
.sym 105835 $false
.sym 105838 soc.cpu.reg_op2[15]
.sym 105839 $abc$61454$n8661
.sym 105840 $abc$61454$n5843
.sym 105841 $false
.sym 105844 soc.cpu.reg_op2[17]
.sym 105845 $abc$61454$n8663
.sym 105846 $abc$61454$n5843
.sym 105847 $false
.sym 105850 soc.cpu.reg_op2[31]
.sym 105851 soc.cpu.reg_op1[31]
.sym 105852 $false
.sym 105853 $false
.sym 105862 soc.cpu.reg_op2[21]
.sym 105863 $abc$61454$n8667
.sym 105864 $abc$61454$n5843
.sym 105865 $false
.sym 105870 soc.cpu.pcpi_div.divisor[56]
.sym 105871 soc.cpu.pcpi_div.divisor[57]
.sym 105872 soc.cpu.pcpi_div.divisor[51]
.sym 105873 soc.cpu.pcpi_div.divisor[53]
.sym 105876 soc.cpu.pcpi_div.divisor[52]
.sym 105943 soc.cpu.reg_op2[25]
.sym 105944 $abc$61454$n8671
.sym 105945 $abc$61454$n5843
.sym 105946 $false
.sym 105955 soc.cpu.reg_op2[19]
.sym 105956 soc.cpu.reg_op2[18]
.sym 105957 soc.cpu.reg_op2[17]
.sym 105958 soc.cpu.reg_op2[16]
.sym 105967 soc.cpu.reg_op2[11]
.sym 105968 soc.cpu.reg_op2[10]
.sym 105969 soc.cpu.reg_op2[9]
.sym 105970 soc.cpu.reg_op2[8]
.sym 105973 soc.cpu.reg_op2[15]
.sym 105974 soc.cpu.reg_op2[14]
.sym 105975 soc.cpu.reg_op2[13]
.sym 105976 soc.cpu.reg_op2[12]
.sym 105979 soc.cpu.reg_op2[27]
.sym 105980 $abc$61454$n8673
.sym 105981 $abc$61454$n5843
.sym 105982 $false
.sym 105985 soc.cpu.reg_op2[18]
.sym 105986 $abc$61454$n8664
.sym 105987 $abc$61454$n5843
.sym 105988 $false
.sym 105992 $abc$61454$n5845_1
.sym 105995 $abc$61454$n8646
.sym 105996 $abc$61454$n5842_1
.sym 105997 $abc$61454$n10594
.sym 105998 soc.cpu.pcpi_div.divisor[50]
.sym 105999 soc.cpu.pcpi_div.divisor[32]
.sym 106066 soc.cpu.reg_op2[30]
.sym 106067 $abc$61454$n8676
.sym 106068 $abc$61454$n5843
.sym 106069 $false
.sym 106072 soc.cpu.reg_op2[16]
.sym 106073 $abc$61454$n8662
.sym 106074 $abc$61454$n5843
.sym 106075 $false
.sym 106078 soc.cpu.reg_op2[19]
.sym 106079 $abc$61454$n8665
.sym 106080 $abc$61454$n5843
.sym 106081 $false
.sym 106084 soc.cpu.reg_op2[27]
.sym 106085 soc.cpu.reg_op2[26]
.sym 106086 soc.cpu.reg_op2[25]
.sym 106087 soc.cpu.reg_op2[24]
.sym 106090 soc.cpu.reg_op2[8]
.sym 106091 $abc$61454$n8654
.sym 106092 $abc$61454$n5843
.sym 106093 $false
.sym 106096 soc.cpu.reg_op2[28]
.sym 106097 $abc$61454$n8674
.sym 106098 $abc$61454$n5843
.sym 106099 $false
.sym 106102 soc.cpu.mem_wdata[1]
.sym 106103 $false
.sym 106104 $false
.sym 106105 $false
.sym 106108 soc.cpu.mem_wdata[3]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$61454$n4703
.sym 106113 clk_16mhz$2$2
.sym 106114 $abc$61454$n17$2
.sym 106115 $abc$61454$n5867_1
.sym 106116 soc.cpu.pcpi_div.divisor[61]
.sym 106117 soc.cpu.pcpi_div.divisor[58]
.sym 106118 soc.cpu.pcpi_div.divisor[60]
.sym 106121 soc.cpu.pcpi_div.divisor[59]
.sym 106189 soc.cpu.pcpi_div.start$2
.sym 106190 $false
.sym 106191 $false
.sym 106192 $false
.sym 106195 soc.cpu.reg_op2[10]
.sym 106196 $abc$61454$n8656
.sym 106197 $abc$61454$n5843
.sym 106198 $false
.sym 106213 soc.cpu.pcpi_div.instr_rem
.sym 106214 soc.cpu.pcpi_div.instr_div
.sym 106215 soc.cpu.reg_op2[31]
.sym 106216 $false
.sym 106219 soc.cpu.reg_op2[9]
.sym 106220 $abc$61454$n8655
.sym 106221 $abc$61454$n5843
.sym 106222 $false
.sym 106231 soc.cpu.pcpi_div.instr_div
.sym 106232 soc.cpu.pcpi_div.instr_rem
.sym 106233 $abc$61454$n8677
.sym 106234 soc.cpu.reg_op2[31]
.sym 106235 $abc$61454$n4753$2
.sym 106236 clk_16mhz$2$2
.sym 106237 $abc$61454$n9
.sym 106241 soc.spimemio.config_do[0]
.sym 106245 soc.spimemio.config_do[2]
.sym 106312 soc.cpu.reg_op1[20]
.sym 106313 soc.cpu.reg_op1[19]
.sym 106314 soc.cpu.reg_op2[0]
.sym 106315 $false
.sym 106336 soc.cpu.reg_op2[0]
.sym 106337 soc.cpu.reg_op1[0]
.sym 106338 $false
.sym 106339 $false
.sym 106361 $abc$61454$n9156
.sym 106362 $abc$61454$n9157
.sym 106363 flash_csb$2
.sym 106365 $abc$61454$n9152
.sym 106366 $abc$61454$n5775_1
.sym 106367 $abc$61454$n9154
.sym 106368 soc.spimemio.config_csb
.sym 106447 $abc$61454$n6390
.sym 106448 $abc$61454$n6382
.sym 106449 soc.cpu.reg_op2[2]
.sym 106450 $false
.sym 106471 $abc$61454$n15
.sym 106472 $false
.sym 106473 $false
.sym 106474 $false
.sym 106481 $abc$61454$n4764
.sym 106482 clk_16mhz$2$2
.sym 106483 $false
.sym 106484 $abc$61454$n6235
.sym 106485 $abc$61454$n6220
.sym 106486 $abc$61454$n6238
.sym 106487 $abc$61454$n6221
.sym 106488 $abc$61454$n6239
.sym 106489 $abc$61454$n6237
.sym 106490 $abc$61454$n6236
.sym 106491 soc.spimemio.xfer.obuffer[7]
.sym 106558 soc.cpu.mem_wordsize[0]
.sym 106559 soc.cpu.reg_op2[1]
.sym 106560 soc.cpu.reg_op2[9]
.sym 106561 soc.cpu.mem_wordsize[2]
.sym 106564 soc.spimemio.xfer.obuffer[5]
.sym 106565 soc.spimemio.xfer.obuffer[1]
.sym 106566 soc.spimemio.xfer.flash_clk
.sym 106567 $abc$61454$n4247
.sym 106570 soc.spimemio.xfer.obuffer[1]
.sym 106571 $abc$61454$n4252
.sym 106572 $abc$61454$n6226
.sym 106573 $abc$61454$n4765
.sym 106576 soc.cpu.mem_wordsize[2]
.sym 106577 soc.cpu.reg_op2[4]
.sym 106578 soc.cpu.reg_op2[28]
.sym 106579 soc.cpu.mem_wordsize[0]
.sym 106582 soc.spimemio.xfer.obuffer[3]
.sym 106583 $abc$61454$n4263
.sym 106584 $abc$61454$n6227
.sym 106585 $abc$61454$n6225
.sym 106588 soc.cpu.reg_op2[25]
.sym 106589 soc.cpu.mem_wordsize[0]
.sym 106590 $abc$61454$n6282
.sym 106591 $false
.sym 106594 soc.cpu.reg_op2[3]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 soc.cpu.reg_op2[12]
.sym 106601 soc.cpu.mem_wordsize[2]
.sym 106602 $abc$61454$n6288
.sym 106603 $false
.sym 106604 $abc$61454$n4565
.sym 106605 clk_16mhz$2$2
.sym 106606 $false
.sym 106607 $abc$61454$n3975
.sym 106608 $abc$61454$n6217
.sym 106609 $abc$61454$n6218
.sym 106610 $abc$61454$n8148
.sym 106611 $abc$61454$n6219
.sym 106612 soc.spimemio.rd_addr[3]
.sym 106613 soc.spimemio.rd_addr[0]
.sym 106614 soc.spimemio.rd_addr[2]
.sym 106681 soc.spimemio.xfer.obuffer[4]
.sym 106682 $abc$61454$n4263
.sym 106683 $abc$61454$n6233
.sym 106684 $false
.sym 106687 soc.spimemio.xfer.obuffer[6]
.sym 106688 soc.spimemio.xfer.obuffer[5]
.sym 106689 soc.spimemio.xfer.flash_clk
.sym 106690 $abc$61454$n4257
.sym 106693 soc.spimemio.xfer.xfer_ddr
.sym 106694 soc.spimemio.xfer.xfer_qspi
.sym 106695 $false
.sym 106696 $false
.sym 106699 $abc$61454$n6232
.sym 106700 $abc$61454$n6230
.sym 106701 soc.spimemio.xfer.obuffer[6]
.sym 106702 $abc$61454$n4765
.sym 106705 soc.cpu.mem_wordsize[2]
.sym 106706 soc.cpu.reg_op1[1]
.sym 106707 soc.cpu.mem_wordsize[0]
.sym 106708 $false
.sym 106711 soc.spimemio.xfer.obuffer[2]
.sym 106712 $abc$61454$n4252
.sym 106713 $abc$61454$n6231
.sym 106714 $false
.sym 106717 soc.spimemio.xfer.obuffer[6]
.sym 106718 soc.spimemio.xfer.obuffer[2]
.sym 106719 soc.spimemio.xfer.flash_clk
.sym 106720 $abc$61454$n4247
.sym 106723 gpio[11]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$61454$n4811
.sym 106728 clk_16mhz$2$2
.sym 106729 $abc$61454$n4813
.sym 106730 $abc$61454$n3940
.sym 106731 $abc$61454$n3974
.sym 106733 $abc$61454$n4280
.sym 106734 $abc$61454$n3942
.sym 106735 $abc$61454$n8039_1
.sym 106736 $abc$61454$n8038_1
.sym 106737 soc.spimemio.xfer.obuffer[0]
.sym 106804 $abc$61454$n4442
.sym 106805 soc.spimemio.rdata[8]
.sym 106806 $abc$61454$n3900
.sym 106807 $abc$61454$n3985
.sym 106810 $abc$61454$n4765
.sym 106811 $abc$61454$n4257
.sym 106812 soc.spimemio.xfer.flash_clk
.sym 106813 soc.spimemio.xfer.obuffer[0]
.sym 106816 $abc$61454$n4382
.sym 106817 soc.spimemio.rdata[10]
.sym 106818 $abc$61454$n3900
.sym 106819 $abc$61454$n8054_1
.sym 106822 $abc$61454$n6204_1
.sym 106823 soc.spimemio.xfer.obuffer[1]
.sym 106824 $false
.sym 106825 $false
.sym 106828 $abc$61454$n3900
.sym 106829 iomem_rdata[11]
.sym 106830 $false
.sym 106831 $false
.sym 106834 soc.spimemio.xfer.flash_clk
.sym 106835 $abc$61454$n4252
.sym 106836 $abc$61454$n4765
.sym 106837 $false
.sym 106840 soc.memory.rdata[8]
.sym 106841 soc.ram_ready
.sym 106842 $abc$61454$n3987
.sym 106843 $abc$61454$n4443
.sym 106846 soc.cpu.mem_wdata[9]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$61454$n4820
.sym 106851 clk_16mhz$2$2
.sym 106852 $abc$61454$n17$2
.sym 106853 $abc$61454$n3960
.sym 106854 $abc$61454$n3943
.sym 106855 $abc$61454$n3914
.sym 106856 $abc$61454$n3924
.sym 106857 $abc$61454$n3977
.sym 106858 $abc$61454$n3921
.sym 106859 $abc$61454$n3959
.sym 106860 $abc$61454$n3915
.sym 106927 soc.spimemio.xfer.obuffer[5]
.sym 106928 $abc$61454$n4765
.sym 106929 $abc$61454$n6224
.sym 106930 $false
.sym 106933 soc.spimemio.rdata[13]
.sym 106934 soc.spimemio.valid
.sym 106935 $abc$61454$n3914
.sym 106936 $abc$61454$n3900
.sym 106939 iomem_rdata[8]
.sym 106940 $abc$61454$n3900
.sym 106941 $abc$61454$n4441
.sym 106942 $false
.sym 106945 soc.spimemio.rdata[11]
.sym 106946 soc.spimemio.valid
.sym 106947 $abc$61454$n3914
.sym 106948 $abc$61454$n3900
.sym 106951 iomem_rdata[24]
.sym 106952 $abc$61454$n8062_1
.sym 106953 $abc$61454$n3900
.sym 106954 $false
.sym 106957 soc.spimemio.valid
.sym 106958 $abc$61454$n3959
.sym 106959 iomem_rdata[9]
.sym 106960 $abc$61454$n3900
.sym 106963 gpio[24]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106969 gpio[9]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$61454$n4811
.sym 106974 clk_16mhz$2$2
.sym 106975 $abc$61454$n4813
.sym 106976 $abc$61454$n3973
.sym 106977 $abc$61454$n3920
.sym 106978 $abc$61454$n3976
.sym 106979 $abc$61454$n3919
.sym 106980 $abc$61454$n3917
.sym 106981 $abc$61454$n3945
.sym 106982 $abc$61454$n3916
.sym 106983 soc.cpu.mem_wdata[2]
.sym 107056 $abc$61454$n4765
.sym 107057 $abc$61454$n4257
.sym 107058 soc.spimemio.config_en
.sym 107059 $abc$61454$n4445
.sym 107062 $abc$61454$n3898
.sym 107063 soc.simpleuart.cfg_divider[8]
.sym 107064 $abc$61454$n3885
.sym 107065 flash_io0_oe
.sym 107068 soc.spimemio.rdata[12]
.sym 107069 soc.spimemio.valid
.sym 107070 $abc$61454$n3914
.sym 107071 $abc$61454$n3900
.sym 107080 $abc$61454$n8175
.sym 107081 soc.cpu.mem_addr[14]
.sym 107082 soc.spimemio.rd_inc
.sym 107083 $false
.sym 107086 soc.spimemio.buffer[12]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107092 soc.spimemio.buffer[9]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$61454$n4745
.sym 107097 clk_16mhz$2$2
.sym 107098 $false
.sym 107102 $abc$61454$n15
.sym 107105 soc.cpu.mem_addr[0]
.sym 107173 soc.spimemio.rdata[24]
.sym 107174 $abc$61454$n8061
.sym 107175 $abc$61454$n3985
.sym 107176 $false
.sym 107179 $abc$61454$n8060_1
.sym 107180 soc.memory.rdata[24]
.sym 107181 soc.ram_ready
.sym 107182 $false
.sym 107185 soc.spimemio.xfer.xfer_ddr
.sym 107186 soc.spimemio.xfer.xfer_qspi
.sym 107187 $false
.sym 107188 $false
.sym 107191 soc.spimemio.valid
.sym 107192 $abc$61454$n3959
.sym 107193 iomem_rdata[5]
.sym 107194 $abc$61454$n3900
.sym 107197 $abc$61454$n8028_1
.sym 107198 soc.spimemio.rdata[5]
.sym 107199 $abc$61454$n3900
.sym 107200 $abc$61454$n8029_1
.sym 107203 soc.spimemio.xfer.ibuffer[1]
.sym 107204 $false
.sym 107205 $false
.sym 107206 $false
.sym 107215 soc.spimemio.xfer.ibuffer[4]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$61454$n4732
.sym 107220 clk_16mhz$2$2
.sym 107221 $false
.sym 107222 $abc$61454$n8420
.sym 107223 $abc$61454$n4263
.sym 107226 $abc$61454$n4257
.sym 107227 gpio[2]
.sym 107228 gpio[5]
.sym 107229 gpio[3]
.sym 107296 soc.spimemio.valid
.sym 107297 $abc$61454$n3959
.sym 107298 iomem_rdata[10]
.sym 107299 $abc$61454$n3900
.sym 107302 gpio[5]
.sym 107303 $false
.sym 107304 $false
.sym 107305 $false
.sym 107308 gpio[2]
.sym 107309 $false
.sym 107310 $false
.sym 107311 $false
.sym 107314 gpio[10]
.sym 107315 $false
.sym 107316 $false
.sym 107317 $false
.sym 107320 gpio[3]
.sym 107321 $false
.sym 107322 $false
.sym 107323 $false
.sym 107326 gpio[8]
.sym 107327 $false
.sym 107328 $false
.sym 107329 $false
.sym 107332 gpio[28]
.sym 107333 $false
.sym 107334 $false
.sym 107335 $false
.sym 107342 $abc$61454$n4811
.sym 107343 clk_16mhz$2$2
.sym 107344 $abc$61454$n4813
.sym 107345 $abc$61454$n4331
.sym 107347 $abc$61454$n8048_1
.sym 107348 flash_clk$2
.sym 107349 $abc$61454$n4210
.sym 107350 soc.cpu.mem_rdata[29]
.sym 107352 soc.spimemio.config_clk
.sym 107419 $abc$61454$n4122
.sym 107420 soc.spimemio.rdata[28]
.sym 107421 $abc$61454$n3900
.sym 107422 $abc$61454$n8012
.sym 107425 soc.memory.rdata[28]
.sym 107426 soc.ram_ready
.sym 107427 $false
.sym 107428 $false
.sym 107437 soc.spimemio.valid
.sym 107438 $abc$61454$n3959
.sym 107439 iomem_rdata[28]
.sym 107440 $abc$61454$n3900
.sym 107443 soc.spimemio.buffer[21]
.sym 107444 $false
.sym 107445 $false
.sym 107446 $false
.sym 107449 soc.spimemio.xfer.ibuffer[4]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107455 soc.spimemio.xfer.ibuffer[1]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 soc.spimemio.buffer[16]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$61454$n4745
.sym 107466 clk_16mhz$2$2
.sym 107467 $false
.sym 107468 $abc$61454$n4003
.sym 107469 $abc$61454$n4347
.sym 107470 soc.cpu.mem_rdata[30]
.sym 107471 $abc$61454$n4346
.sym 107473 soc.simpleuart.cfg_divider[10]
.sym 107474 soc.simpleuart.cfg_divider[9]
.sym 107475 soc.simpleuart.cfg_divider[11]
.sym 107542 soc.spimemio.valid
.sym 107543 $abc$61454$n3914
.sym 107544 iomem_rdata[6]
.sym 107545 $abc$61454$n3900
.sym 107548 $abc$61454$n4129
.sym 107549 soc.spimemio.rdata[6]
.sym 107550 $abc$61454$n3900
.sym 107551 $abc$61454$n8014
.sym 107554 $abc$61454$n8035_1
.sym 107555 soc.spimemio.rdata[3]
.sym 107556 $abc$61454$n3900
.sym 107557 $abc$61454$n8036_1
.sym 107560 $abc$61454$n3898
.sym 107561 soc.simpleuart.cfg_divider[24]
.sym 107562 soc.simpleuart.recv_buf_valid
.sym 107563 $abc$61454$n3902
.sym 107566 soc.spimemio.valid
.sym 107567 $abc$61454$n3959
.sym 107568 iomem_rdata[3]
.sym 107569 $abc$61454$n3900
.sym 107572 soc.spimemio.valid
.sym 107573 $abc$61454$n3959
.sym 107574 iomem_rdata[2]
.sym 107575 $abc$61454$n3900
.sym 107578 $abc$61454$n8018
.sym 107579 soc.spimemio.rdata[2]
.sym 107580 $abc$61454$n3900
.sym 107581 $abc$61454$n8019
.sym 107584 soc.cpu.mem_wdata[10]
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$61454$n4820
.sym 107589 clk_16mhz$2$2
.sym 107590 $abc$61454$n17$2
.sym 107593 $abc$61454$n4670
.sym 107594 $abc$61454$n4344
.sym 107595 iomem_rdata[30]
.sym 107596 iomem_rdata[29]
.sym 107598 iomem_rdata[25]
.sym 107665 soc.memory.rdata[30]
.sym 107666 soc.ram_ready
.sym 107667 $false
.sym 107668 $false
.sym 107671 soc.cpu.mem_wdata[29]
.sym 107672 $false
.sym 107673 $false
.sym 107674 $false
.sym 107677 soc.cpu.mem_wdata[28]
.sym 107678 $false
.sym 107679 $false
.sym 107680 $false
.sym 107689 soc.cpu.mem_wdata[27]
.sym 107690 $false
.sym 107691 $false
.sym 107692 $false
.sym 107695 soc.cpu.mem_wdata[25]
.sym 107696 $false
.sym 107697 $false
.sym 107698 $false
.sym 107707 soc.cpu.mem_wdata[30]
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $abc$61454$n4828
.sym 107712 clk_16mhz$2$2
.sym 107713 $abc$61454$n17$2
.sym 107714 $abc$61454$n4159
.sym 107715 $abc$61454$n3979
.sym 107716 $abc$61454$n4175
.sym 107718 soc.simpleuart.cfg_divider[30]
.sym 107719 soc.simpleuart.cfg_divider[29]
.sym 107720 soc.simpleuart.cfg_divider[26]
.sym 107788 $abc$61454$n4177
.sym 107789 $abc$61454$n4175
.sym 107790 soc.memory.rdata[5]
.sym 107791 soc.ram_ready
.sym 107794 soc.cpu.mem_wordsize[2]
.sym 107795 soc.cpu.reg_op2[5]
.sym 107796 soc.cpu.reg_op2[29]
.sym 107797 soc.cpu.mem_wordsize[0]
.sym 107800 soc.cpu.mem_wordsize[0]
.sym 107801 soc.cpu.reg_op2[2]
.sym 107802 soc.cpu.reg_op2[10]
.sym 107803 soc.cpu.mem_wordsize[2]
.sym 107806 soc.cpu.reg_op2[26]
.sym 107807 soc.cpu.mem_wordsize[0]
.sym 107808 $abc$61454$n6284_1
.sym 107809 $false
.sym 107812 soc.cpu.reg_op2[7]
.sym 107813 $false
.sym 107814 $false
.sym 107815 $false
.sym 107818 soc.cpu.reg_op2[13]
.sym 107819 soc.cpu.mem_wordsize[2]
.sym 107820 $abc$61454$n6290
.sym 107821 $false
.sym 107824 soc.cpu.reg_op2[2]
.sym 107825 soc.cpu.reg_op2[10]
.sym 107826 soc.cpu.mem_wordsize[2]
.sym 107827 soc.cpu.mem_wordsize[0]
.sym 107830 soc.cpu.reg_op2[5]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$61454$n4565
.sym 107835 clk_16mhz$2$2
.sym 107836 $false
.sym 107837 soc.simpleuart.cfg_divider[5]
.sym 107839 soc.simpleuart.cfg_divider[0]
.sym 107841 soc.simpleuart.cfg_divider[4]
.sym 107844 soc.simpleuart.cfg_divider[2]
.sym 107911 $abc$61454$n4131
.sym 107912 $abc$61454$n3902
.sym 107913 $abc$61454$n3898
.sym 107914 soc.simpleuart.cfg_divider[6]
.sym 107917 soc.memory.rdata[6]
.sym 107918 $abc$61454$n4130
.sym 107919 soc.ram_ready
.sym 107920 $false
.sym 107923 soc.cpu.mem_wdata[6]
.sym 107924 $false
.sym 107925 $false
.sym 107926 $false
.sym 107929 soc.cpu.mem_wdata[0]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107947 soc.cpu.mem_wdata[4]
.sym 107948 $false
.sym 107949 $false
.sym 107950 $false
.sym 107957 $abc$61454$n4816
.sym 107958 clk_16mhz$2$2
.sym 107959 $abc$61454$n17$2
.sym 107963 $abc$61454$n4874
.sym 108034 soc.simpleuart.cfg_divider[3]
.sym 108035 $false
.sym 108036 $false
.sym 108037 $false
.sym 108040 soc.simpleuart.cfg_divider[5]
.sym 108041 $false
.sym 108042 $false
.sym 108043 $false
.sym 108046 soc.simpleuart.cfg_divider[21]
.sym 108047 $false
.sym 108048 $false
.sym 108049 $false
.sym 108052 soc.simpleuart.cfg_divider[6]
.sym 108053 $false
.sym 108054 $false
.sym 108055 $false
.sym 108058 soc.simpleuart.send_divcnt[0]
.sym 108059 soc.simpleuart.cfg_divider[0]
.sym 108060 soc.simpleuart.cfg_divider[5]
.sym 108061 soc.simpleuart.send_divcnt[5]
.sym 108064 soc.simpleuart.cfg_divider[1]
.sym 108065 soc.simpleuart.send_divcnt[1]
.sym 108066 soc.simpleuart.cfg_divider[6]
.sym 108067 soc.simpleuart.send_divcnt[6]
.sym 108070 soc.simpleuart.cfg_divider[0]
.sym 108071 $false
.sym 108072 $false
.sym 108073 $false
.sym 108076 soc.simpleuart.cfg_divider[3]
.sym 108077 soc.simpleuart.send_divcnt[3]
.sym 108078 soc.simpleuart.cfg_divider[4]
.sym 108079 soc.simpleuart.send_divcnt[4]
.sym 108083 $abc$61454$n8270_1
.sym 108084 $abc$61454$n4885
.sym 108085 $abc$61454$n8271
.sym 108086 $abc$61454$n4875_1
.sym 108087 $abc$61454$n8269_1
.sym 108089 $abc$61454$n8265
.sym 108090 $abc$61454$n4876_1
.sym 108157 soc.simpleuart.cfg_divider[13]
.sym 108158 $false
.sym 108159 $false
.sym 108160 $false
.sym 108163 $abc$61454$n4860
.sym 108164 $abc$61454$n8028
.sym 108165 $false
.sym 108166 $false
.sym 108169 $abc$61454$n4860
.sym 108170 $abc$61454$n8029
.sym 108171 $false
.sym 108172 $false
.sym 108175 $abc$61454$n4860
.sym 108176 $abc$61454$n8030
.sym 108177 $false
.sym 108178 $false
.sym 108181 $abc$61454$n4860
.sym 108182 $abc$61454$n8031
.sym 108183 $false
.sym 108184 $false
.sym 108187 $abc$61454$n4860
.sym 108188 $abc$61454$n8039
.sym 108189 $false
.sym 108190 $false
.sym 108193 $abc$61454$n4860
.sym 108194 $abc$61454$n8026
.sym 108195 $false
.sym 108196 $false
.sym 108199 $abc$61454$n4860
.sym 108200 $abc$61454$n8027
.sym 108201 $false
.sym 108202 $false
.sym 108203 $true
.sym 108204 clk_16mhz$2$2
.sym 108205 $abc$61454$n17$2
.sym 108206 $abc$61454$n4871
.sym 108207 $abc$61454$n8272_1
.sym 108208 $abc$61454$n4872
.sym 108209 $abc$61454$n8102
.sym 108210 $abc$61454$n8100
.sym 108211 $abc$61454$n4867
.sym 108212 $abc$61454$n4878_1
.sym 108213 $abc$61454$n8101
.sym 108242 $true
.sym 108279 soc.simpleuart.send_divcnt[0]$2
.sym 108280 $false
.sym 108281 soc.simpleuart.send_divcnt[0]
.sym 108282 $false
.sym 108283 $false
.sym 108285 $auto$alumacc.cc:474:replace_alu$7543.C[2]
.sym 108287 $false
.sym 108288 soc.simpleuart.send_divcnt[1]
.sym 108291 $auto$alumacc.cc:474:replace_alu$7543.C[3]
.sym 108292 $false
.sym 108293 $false
.sym 108294 soc.simpleuart.send_divcnt[2]
.sym 108295 $auto$alumacc.cc:474:replace_alu$7543.C[2]
.sym 108297 $auto$alumacc.cc:474:replace_alu$7543.C[4]
.sym 108298 $false
.sym 108299 $false
.sym 108300 soc.simpleuart.send_divcnt[3]
.sym 108301 $auto$alumacc.cc:474:replace_alu$7543.C[3]
.sym 108303 $auto$alumacc.cc:474:replace_alu$7543.C[5]
.sym 108304 $false
.sym 108305 $false
.sym 108306 soc.simpleuart.send_divcnt[4]
.sym 108307 $auto$alumacc.cc:474:replace_alu$7543.C[4]
.sym 108309 $auto$alumacc.cc:474:replace_alu$7543.C[6]
.sym 108310 $false
.sym 108311 $false
.sym 108312 soc.simpleuart.send_divcnt[5]
.sym 108313 $auto$alumacc.cc:474:replace_alu$7543.C[5]
.sym 108315 $auto$alumacc.cc:474:replace_alu$7543.C[7]
.sym 108316 $false
.sym 108317 $false
.sym 108318 soc.simpleuart.send_divcnt[6]
.sym 108319 $auto$alumacc.cc:474:replace_alu$7543.C[6]
.sym 108321 $auto$alumacc.cc:474:replace_alu$7543.C[8]
.sym 108322 $false
.sym 108323 $false
.sym 108324 soc.simpleuart.send_divcnt[7]
.sym 108325 $auto$alumacc.cc:474:replace_alu$7543.C[7]
.sym 108329 $abc$61454$n10460
.sym 108330 $abc$61454$n4896_1
.sym 108331 $abc$61454$n8266_1
.sym 108332 $abc$61454$n8099_1
.sym 108333 $abc$61454$n8096
.sym 108334 soc.simpleuart.send_divcnt[12]
.sym 108335 soc.simpleuart.send_divcnt[13]
.sym 108336 soc.simpleuart.send_divcnt[9]
.sym 108365 $auto$alumacc.cc:474:replace_alu$7543.C[8]
.sym 108402 $auto$alumacc.cc:474:replace_alu$7543.C[9]
.sym 108403 $false
.sym 108404 $false
.sym 108405 soc.simpleuart.send_divcnt[8]
.sym 108406 $auto$alumacc.cc:474:replace_alu$7543.C[8]
.sym 108408 $auto$alumacc.cc:474:replace_alu$7543.C[10]
.sym 108409 $false
.sym 108410 $false
.sym 108411 soc.simpleuart.send_divcnt[9]
.sym 108412 $auto$alumacc.cc:474:replace_alu$7543.C[9]
.sym 108414 $auto$alumacc.cc:474:replace_alu$7543.C[11]
.sym 108415 $false
.sym 108416 $false
.sym 108417 soc.simpleuart.send_divcnt[10]
.sym 108418 $auto$alumacc.cc:474:replace_alu$7543.C[10]
.sym 108420 $auto$alumacc.cc:474:replace_alu$7543.C[12]
.sym 108421 $false
.sym 108422 $false
.sym 108423 soc.simpleuart.send_divcnt[11]
.sym 108424 $auto$alumacc.cc:474:replace_alu$7543.C[11]
.sym 108426 $auto$alumacc.cc:474:replace_alu$7543.C[13]
.sym 108427 $false
.sym 108428 $false
.sym 108429 soc.simpleuart.send_divcnt[12]
.sym 108430 $auto$alumacc.cc:474:replace_alu$7543.C[12]
.sym 108432 $auto$alumacc.cc:474:replace_alu$7543.C[14]
.sym 108433 $false
.sym 108434 $false
.sym 108435 soc.simpleuart.send_divcnt[13]
.sym 108436 $auto$alumacc.cc:474:replace_alu$7543.C[13]
.sym 108438 $auto$alumacc.cc:474:replace_alu$7543.C[15]
.sym 108439 $false
.sym 108440 $false
.sym 108441 soc.simpleuart.send_divcnt[14]
.sym 108442 $auto$alumacc.cc:474:replace_alu$7543.C[14]
.sym 108444 $auto$alumacc.cc:474:replace_alu$7543.C[16]
.sym 108445 $false
.sym 108446 $false
.sym 108447 soc.simpleuart.send_divcnt[15]
.sym 108448 $auto$alumacc.cc:474:replace_alu$7543.C[15]
.sym 108452 soc.simpleuart.send_divcnt[21]
.sym 108453 soc.simpleuart.send_divcnt[16]
.sym 108454 soc.simpleuart.send_divcnt[17]
.sym 108455 soc.simpleuart.send_divcnt[23]
.sym 108456 soc.simpleuart.send_divcnt[22]
.sym 108457 soc.simpleuart.send_divcnt[18]
.sym 108458 soc.simpleuart.send_divcnt[14]
.sym 108459 soc.simpleuart.send_divcnt[20]
.sym 108488 $auto$alumacc.cc:474:replace_alu$7543.C[16]
.sym 108525 $auto$alumacc.cc:474:replace_alu$7543.C[17]
.sym 108526 $false
.sym 108527 $false
.sym 108528 soc.simpleuart.send_divcnt[16]
.sym 108529 $auto$alumacc.cc:474:replace_alu$7543.C[16]
.sym 108531 $auto$alumacc.cc:474:replace_alu$7543.C[18]
.sym 108532 $false
.sym 108533 $false
.sym 108534 soc.simpleuart.send_divcnt[17]
.sym 108535 $auto$alumacc.cc:474:replace_alu$7543.C[17]
.sym 108537 $auto$alumacc.cc:474:replace_alu$7543.C[19]
.sym 108538 $false
.sym 108539 $false
.sym 108540 soc.simpleuart.send_divcnt[18]
.sym 108541 $auto$alumacc.cc:474:replace_alu$7543.C[18]
.sym 108543 $auto$alumacc.cc:474:replace_alu$7543.C[20]
.sym 108544 $false
.sym 108545 $false
.sym 108546 soc.simpleuart.send_divcnt[19]
.sym 108547 $auto$alumacc.cc:474:replace_alu$7543.C[19]
.sym 108549 $auto$alumacc.cc:474:replace_alu$7543.C[21]
.sym 108550 $false
.sym 108551 $false
.sym 108552 soc.simpleuart.send_divcnt[20]
.sym 108553 $auto$alumacc.cc:474:replace_alu$7543.C[20]
.sym 108555 $auto$alumacc.cc:474:replace_alu$7543.C[22]
.sym 108556 $false
.sym 108557 $false
.sym 108558 soc.simpleuart.send_divcnt[21]
.sym 108559 $auto$alumacc.cc:474:replace_alu$7543.C[21]
.sym 108561 $auto$alumacc.cc:474:replace_alu$7543.C[23]
.sym 108562 $false
.sym 108563 $false
.sym 108564 soc.simpleuart.send_divcnt[22]
.sym 108565 $auto$alumacc.cc:474:replace_alu$7543.C[22]
.sym 108567 $auto$alumacc.cc:474:replace_alu$7543.C[24]
.sym 108568 $false
.sym 108569 $false
.sym 108570 soc.simpleuart.send_divcnt[23]
.sym 108571 $auto$alumacc.cc:474:replace_alu$7543.C[23]
.sym 108575 soc.simpleuart.send_divcnt[28]
.sym 108577 soc.simpleuart.send_divcnt[24]
.sym 108579 soc.simpleuart.send_divcnt[31]
.sym 108611 $auto$alumacc.cc:474:replace_alu$7543.C[24]
.sym 108648 $auto$alumacc.cc:474:replace_alu$7543.C[25]
.sym 108649 $false
.sym 108650 $false
.sym 108651 soc.simpleuart.send_divcnt[24]
.sym 108652 $auto$alumacc.cc:474:replace_alu$7543.C[24]
.sym 108654 $auto$alumacc.cc:474:replace_alu$7543.C[26]
.sym 108655 $false
.sym 108656 $false
.sym 108657 soc.simpleuart.send_divcnt[25]
.sym 108658 $auto$alumacc.cc:474:replace_alu$7543.C[25]
.sym 108660 $auto$alumacc.cc:474:replace_alu$7543.C[27]
.sym 108661 $false
.sym 108662 $false
.sym 108663 soc.simpleuart.send_divcnt[26]
.sym 108664 $auto$alumacc.cc:474:replace_alu$7543.C[26]
.sym 108666 $auto$alumacc.cc:474:replace_alu$7543.C[28]
.sym 108667 $false
.sym 108668 $false
.sym 108669 soc.simpleuart.send_divcnt[27]
.sym 108670 $auto$alumacc.cc:474:replace_alu$7543.C[27]
.sym 108672 $auto$alumacc.cc:474:replace_alu$7543.C[29]
.sym 108673 $false
.sym 108674 $false
.sym 108675 soc.simpleuart.send_divcnt[28]
.sym 108676 $auto$alumacc.cc:474:replace_alu$7543.C[28]
.sym 108678 $auto$alumacc.cc:474:replace_alu$7543.C[30]
.sym 108679 $false
.sym 108680 $false
.sym 108681 soc.simpleuart.send_divcnt[29]
.sym 108682 $auto$alumacc.cc:474:replace_alu$7543.C[29]
.sym 108684 $auto$alumacc.cc:474:replace_alu$7543.C[31]
.sym 108685 $false
.sym 108686 $false
.sym 108687 soc.simpleuart.send_divcnt[30]
.sym 108688 $auto$alumacc.cc:474:replace_alu$7543.C[30]
.sym 108691 $false
.sym 108692 $false
.sym 108693 soc.simpleuart.send_divcnt[31]
.sym 108694 $auto$alumacc.cc:474:replace_alu$7543.C[31]
.sym 108926 soc.cpu.pcpi_div.divisor[38]
.sym 108927 soc.cpu.pcpi_div.divisor[34]
.sym 108928 soc.cpu.pcpi_div.divisor[36]
.sym 108930 soc.cpu.pcpi_div.divisor[35]
.sym 108932 soc.cpu.pcpi_div.divisor[37]
.sym 109048 soc.cpu.reg_op2[5]
.sym 109049 $abc$61454$n8651
.sym 109050 $abc$61454$n5843
.sym 109051 $false
.sym 109054 soc.cpu.reg_op2[7]
.sym 109055 $abc$61454$n8653
.sym 109056 $abc$61454$n5843
.sym 109057 $false
.sym 109060 soc.cpu.reg_op2[10]
.sym 109061 $false
.sym 109062 $false
.sym 109063 $false
.sym 109066 soc.cpu.reg_op2[4]
.sym 109067 $abc$61454$n8650
.sym 109068 $abc$61454$n5843
.sym 109069 $false
.sym 109072 soc.cpu.reg_op2[6]
.sym 109073 $abc$61454$n8652
.sym 109074 $abc$61454$n5843
.sym 109075 $false
.sym 109078 soc.cpu.reg_op2[3]
.sym 109079 $abc$61454$n8649
.sym 109080 $abc$61454$n5843
.sym 109081 $false
.sym 109085 $abc$61454$n4935
.sym 109086 soc.cpu.pcpi_div.quotient_msk[8]
.sym 109087 soc.cpu.pcpi_div.quotient_msk[7]
.sym 109088 soc.cpu.pcpi_div.quotient_msk[5]
.sym 109089 soc.cpu.pcpi_div.quotient_msk[6]
.sym 109090 soc.cpu.pcpi_div.quotient_msk[9]
.sym 109159 soc.cpu.pcpi_div.quotient[5]
.sym 109160 $false
.sym 109161 $false
.sym 109162 $false
.sym 109165 soc.cpu.reg_op2[11]
.sym 109166 $false
.sym 109167 $false
.sym 109168 $false
.sym 109171 soc.cpu.reg_op2[12]
.sym 109172 $false
.sym 109173 $false
.sym 109174 $false
.sym 109177 soc.cpu.reg_op2[9]
.sym 109178 $false
.sym 109179 $false
.sym 109180 $false
.sym 109183 soc.cpu.reg_op2[14]
.sym 109184 $false
.sym 109185 $false
.sym 109186 $false
.sym 109189 soc.cpu.pcpi_div.quotient_msk[9]
.sym 109190 soc.cpu.pcpi_div.quotient[9]
.sym 109191 $false
.sym 109192 $false
.sym 109195 soc.cpu.pcpi_div.quotient_msk[6]
.sym 109196 soc.cpu.pcpi_div.quotient[6]
.sym 109197 $false
.sym 109198 $false
.sym 109201 soc.cpu.pcpi_div.quotient_msk[7]
.sym 109202 soc.cpu.pcpi_div.quotient[7]
.sym 109203 $false
.sym 109204 $false
.sym 109205 $abc$61454$n4758$2
.sym 109206 clk_16mhz$2$2
.sym 109207 soc.cpu.pcpi_div.start$2
.sym 109208 soc.cpu.pcpi_div.quotient_msk[19]
.sym 109209 soc.cpu.pcpi_div.quotient_msk[20]
.sym 109210 soc.cpu.pcpi_div.quotient_msk[2]
.sym 109211 soc.cpu.pcpi_div.quotient_msk[25]
.sym 109212 soc.cpu.pcpi_div.quotient_msk[4]
.sym 109213 soc.cpu.pcpi_div.quotient_msk[3]
.sym 109214 soc.cpu.pcpi_div.quotient_msk[0]
.sym 109215 soc.cpu.pcpi_div.quotient_msk[1]
.sym 109282 soc.cpu.reg_op2[20]
.sym 109283 $false
.sym 109284 $false
.sym 109285 $false
.sym 109288 soc.cpu.pcpi_div.quotient_msk[22]
.sym 109289 soc.cpu.pcpi_div.quotient_msk[23]
.sym 109290 soc.cpu.pcpi_div.quotient_msk[24]
.sym 109291 soc.cpu.pcpi_div.quotient_msk[25]
.sym 109294 soc.cpu.reg_op2[19]
.sym 109295 $false
.sym 109296 $false
.sym 109297 $false
.sym 109300 soc.cpu.reg_op2[18]
.sym 109301 $false
.sym 109302 $false
.sym 109303 $false
.sym 109306 soc.cpu.pcpi_div.dividend[7]
.sym 109307 $false
.sym 109308 $false
.sym 109309 $false
.sym 109312 soc.cpu.pcpi_div.quotient_msk[23]
.sym 109313 $false
.sym 109314 $false
.sym 109315 $false
.sym 109318 soc.cpu.pcpi_div.quotient_msk[25]
.sym 109319 $false
.sym 109320 $false
.sym 109321 $false
.sym 109324 soc.cpu.pcpi_div.quotient_msk[24]
.sym 109325 $false
.sym 109326 $false
.sym 109327 $false
.sym 109328 $abc$61454$n4753$2
.sym 109329 clk_16mhz$2$2
.sym 109330 soc.cpu.pcpi_div.start$2
.sym 109331 $abc$61454$n4929
.sym 109332 $abc$61454$n4932
.sym 109333 $abc$61454$n4930
.sym 109335 soc.cpu.pcpi_div.quotient[17]
.sym 109336 soc.cpu.pcpi_div.quotient[10]
.sym 109337 soc.cpu.pcpi_div.quotient[14]
.sym 109338 soc.cpu.pcpi_div.quotient[3]
.sym 109405 soc.cpu.pcpi_div.quotient[14]
.sym 109406 $false
.sym 109407 $false
.sym 109408 $false
.sym 109411 soc.cpu.pcpi_div.quotient_msk[0]
.sym 109412 soc.cpu.pcpi_div.quotient[0]
.sym 109413 $false
.sym 109414 $false
.sym 109429 soc.cpu.pcpi_div.quotient_msk[5]
.sym 109430 soc.cpu.pcpi_div.quotient[5]
.sym 109431 $false
.sym 109432 $false
.sym 109435 soc.cpu.pcpi_div.quotient_msk[20]
.sym 109436 soc.cpu.pcpi_div.quotient[20]
.sym 109437 $false
.sym 109438 $false
.sym 109441 soc.cpu.pcpi_div.quotient_msk[13]
.sym 109442 soc.cpu.pcpi_div.quotient[13]
.sym 109443 $false
.sym 109444 $false
.sym 109447 soc.cpu.pcpi_div.quotient_msk[23]
.sym 109448 soc.cpu.pcpi_div.quotient[23]
.sym 109449 $false
.sym 109450 $false
.sym 109451 $abc$61454$n4758$2
.sym 109452 clk_16mhz$2$2
.sym 109453 soc.cpu.pcpi_div.start$2
.sym 109454 soc.cpu.pcpi_div.quotient[27]
.sym 109456 soc.cpu.pcpi_div.quotient[18]
.sym 109458 soc.cpu.pcpi_div.quotient[29]
.sym 109459 soc.cpu.pcpi_div.quotient[26]
.sym 109461 soc.cpu.pcpi_div.quotient[31]
.sym 109528 $abc$61454$n9156
.sym 109529 $false
.sym 109530 $false
.sym 109531 $false
.sym 109540 $abc$61454$n9152
.sym 109541 $false
.sym 109542 $false
.sym 109543 $false
.sym 109546 $abc$61454$n9154
.sym 109547 $false
.sym 109548 $false
.sym 109549 $false
.sym 109552 $abc$61454$n9157
.sym 109553 $false
.sym 109554 $false
.sym 109555 $false
.sym 109574 $true
.sym 109575 clk_16mhz$2$2
.sym 109576 $abc$61454$n4765
.sym 109577 soc.cpu.pcpi_div.quotient[30]
.sym 109580 soc.cpu.pcpi_div.quotient[2]
.sym 109583 soc.cpu.pcpi_div.quotient[1]
.sym 109584 soc.cpu.pcpi_div.quotient[19]
.sym 109651 soc.spimemio.config_do[0]
.sym 109652 $abc$61454$n5773
.sym 109653 soc.spimemio.config_en
.sym 109654 $false
.sym 109657 $abc$61454$n4765
.sym 109658 $abc$61454$n9152
.sym 109659 soc.spimemio.xfer_io0_90
.sym 109660 soc.spimemio.config_ddr
.sym 109663 $abc$61454$n4765
.sym 109664 $abc$61454$n9156
.sym 109665 soc.spimemio.xfer_io2_90
.sym 109666 soc.spimemio.config_ddr
.sym 109669 soc.spimemio.config_do[3]
.sym 109670 $abc$61454$n5764_1
.sym 109671 soc.spimemio.config_en
.sym 109672 $false
.sym 109675 soc.spimemio.config_do[2]
.sym 109676 $abc$61454$n5767_1
.sym 109677 soc.spimemio.config_en
.sym 109678 $false
.sym 109681 $abc$61454$n4765
.sym 109682 $abc$61454$n9154
.sym 109683 soc.spimemio.xfer_io1_90
.sym 109684 soc.spimemio.config_ddr
.sym 109687 $abc$61454$n4765
.sym 109688 $abc$61454$n9157
.sym 109689 soc.spimemio.xfer_io3_90
.sym 109690 soc.spimemio.config_ddr
.sym 109693 soc.spimemio.config_do[1]
.sym 109694 $abc$61454$n5770
.sym 109695 soc.spimemio.config_en
.sym 109696 $false
.sym 109701 soc.cpu.pcpi_div.dividend[10]
.sym 109703 soc.cpu.pcpi_div.dividend[14]
.sym 109704 soc.cpu.pcpi_div.dividend[15]
.sym 109705 soc.cpu.pcpi_div.dividend[24]
.sym 109706 soc.cpu.pcpi_div.dividend[25]
.sym 109780 soc.cpu.reg_op2[2]
.sym 109781 $abc$61454$n8648
.sym 109782 $abc$61454$n5843
.sym 109783 $false
.sym 109786 $abc$61454$n8246
.sym 109787 $abc$61454$n5788_1
.sym 109788 soc.cpu.pcpi_div.start$2
.sym 109789 $false
.sym 109792 $abc$61454$n8285
.sym 109793 $abc$61454$n5814
.sym 109794 soc.cpu.pcpi_div.start$2
.sym 109795 $false
.sym 109798 $abc$61454$n8258
.sym 109799 $abc$61454$n5796
.sym 109800 soc.cpu.pcpi_div.start$2
.sym 109801 $false
.sym 109804 $abc$61454$n8321
.sym 109805 $abc$61454$n5838_1
.sym 109806 soc.cpu.pcpi_div.start$2
.sym 109807 $false
.sym 109810 $abc$61454$n8252
.sym 109811 $abc$61454$n5792_1
.sym 109812 soc.cpu.pcpi_div.start$2
.sym 109813 $false
.sym 109816 $abc$61454$n8234
.sym 109817 $abc$61454$n5780
.sym 109818 soc.cpu.pcpi_div.start$2
.sym 109819 $false
.sym 109820 $abc$61454$n4758$2
.sym 109821 clk_16mhz$2$2
.sym 109822 $false
.sym 109824 soc.cpu.pcpi_div.dividend[13]
.sym 109827 soc.cpu.pcpi_div.dividend[8]
.sym 109828 soc.cpu.pcpi_div.dividend[29]
.sym 109830 soc.cpu.pcpi_div.dividend[12]
.sym 109897 soc.cpu.reg_op2[14]
.sym 109898 $abc$61454$n8660
.sym 109899 $abc$61454$n5843
.sym 109900 $false
.sym 109909 soc.cpu.reg_op2[20]
.sym 109910 $abc$61454$n8666
.sym 109911 $abc$61454$n5843
.sym 109912 $false
.sym 109915 soc.cpu.pcpi_div.divisor[56]
.sym 109916 $abc$61454$n5891_1
.sym 109917 soc.cpu.pcpi_div.start$2
.sym 109918 $false
.sym 109933 soc.cpu.pcpi_div.divisor[34]
.sym 109934 $abc$61454$n5847_1
.sym 109935 soc.cpu.pcpi_div.start$2
.sym 109936 $false
.sym 109939 soc.cpu.pcpi_div.divisor[55]
.sym 109940 $abc$61454$n5889_1
.sym 109941 soc.cpu.pcpi_div.start$2
.sym 109942 $false
.sym 109943 $abc$61454$n4753$2
.sym 109944 clk_16mhz$2$2
.sym 109945 $false
.sym 109946 soc.cpu.pcpi_div.dividend[26]
.sym 109947 soc.cpu.pcpi_div.dividend[28]
.sym 109949 soc.cpu.pcpi_div.dividend[17]
.sym 109950 soc.cpu.pcpi_div.dividend[22]
.sym 109951 soc.cpu.pcpi_div.dividend[27]
.sym 109952 soc.cpu.pcpi_div.dividend[23]
.sym 109953 soc.cpu.pcpi_div.dividend[20]
.sym 110026 soc.cpu.pcpi_div.divisor[57]
.sym 110027 $abc$61454$n5893
.sym 110028 soc.cpu.pcpi_div.start$2
.sym 110029 $false
.sym 110032 soc.cpu.pcpi_div.divisor[58]
.sym 110033 $abc$61454$n5895_1
.sym 110034 soc.cpu.pcpi_div.start$2
.sym 110035 $false
.sym 110038 soc.cpu.pcpi_div.divisor[52]
.sym 110039 $abc$61454$n5883_1
.sym 110040 soc.cpu.pcpi_div.start$2
.sym 110041 $false
.sym 110044 soc.cpu.pcpi_div.divisor[54]
.sym 110045 $abc$61454$n5887
.sym 110046 soc.cpu.pcpi_div.start$2
.sym 110047 $false
.sym 110062 soc.cpu.pcpi_div.divisor[53]
.sym 110063 $abc$61454$n5885_1
.sym 110064 soc.cpu.pcpi_div.start$2
.sym 110065 $false
.sym 110066 $abc$61454$n4753$2
.sym 110067 clk_16mhz$2$2
.sym 110068 $false
.sym 110069 soc.cpu.pcpi_div.divisor[49]
.sym 110070 soc.cpu.pcpi_div.divisor[31]
.sym 110072 soc.cpu.pcpi_div.divisor[39]
.sym 110073 soc.cpu.pcpi_div.divisor[46]
.sym 110074 soc.cpu.pcpi_div.divisor[47]
.sym 110076 soc.cpu.pcpi_div.divisor[48]
.sym 110143 $abc$61454$n5843
.sym 110144 soc.cpu.reg_op2[0]
.sym 110145 $false
.sym 110146 $false
.sym 110161 $false
.sym 110162 $false
.sym 110163 $abc$61454$n10594
.sym 110164 $false
.sym 110167 soc.cpu.reg_op2[0]
.sym 110168 $abc$61454$n8646
.sym 110169 $abc$61454$n5843
.sym 110170 $false
.sym 110173 soc.cpu.reg_op2[0]
.sym 110174 $false
.sym 110175 $false
.sym 110176 $false
.sym 110179 soc.cpu.pcpi_div.divisor[51]
.sym 110180 $abc$61454$n5881
.sym 110181 soc.cpu.pcpi_div.start$2
.sym 110182 $false
.sym 110185 soc.cpu.pcpi_div.divisor[33]
.sym 110186 $abc$61454$n5845_1
.sym 110187 soc.cpu.reg_op2[1]
.sym 110188 soc.cpu.pcpi_div.start$2
.sym 110189 $abc$61454$n4753$2
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 soc.cpu.pcpi_div.divisor[43]
.sym 110193 soc.cpu.pcpi_div.divisor[42]
.sym 110194 soc.cpu.pcpi_div.divisor[40]
.sym 110195 soc.cpu.pcpi_div.divisor[45]
.sym 110197 soc.cpu.pcpi_div.divisor[41]
.sym 110199 soc.cpu.pcpi_div.divisor[44]
.sym 110266 soc.cpu.reg_op2[12]
.sym 110267 $abc$61454$n8658
.sym 110268 $abc$61454$n5843
.sym 110269 $false
.sym 110272 soc.cpu.pcpi_div.divisor[62]
.sym 110273 $abc$61454$n5903_1
.sym 110274 soc.cpu.pcpi_div.start$2
.sym 110275 $false
.sym 110278 soc.cpu.pcpi_div.divisor[59]
.sym 110279 $abc$61454$n5897_1
.sym 110280 soc.cpu.pcpi_div.start$2
.sym 110281 $false
.sym 110284 soc.cpu.pcpi_div.divisor[61]
.sym 110285 $abc$61454$n5901_1
.sym 110286 soc.cpu.pcpi_div.start$2
.sym 110287 $false
.sym 110302 soc.cpu.pcpi_div.divisor[60]
.sym 110303 $abc$61454$n5899
.sym 110304 soc.cpu.pcpi_div.start$2
.sym 110305 $false
.sym 110312 $abc$61454$n4753$2
.sym 110313 clk_16mhz$2$2
.sym 110314 $false
.sym 110407 soc.cpu.mem_wdata[0]
.sym 110408 $false
.sym 110409 $false
.sym 110410 $false
.sym 110431 soc.cpu.mem_wdata[2]
.sym 110432 $false
.sym 110433 $false
.sym 110434 $false
.sym 110435 $abc$61454$n4703
.sym 110436 clk_16mhz$2$2
.sym 110437 $abc$61454$n17$2
.sym 110441 soc.spimemio.xfer.flash_clk
.sym 110512 soc.spimemio.xfer.xfer_qspi
.sym 110513 soc.spimemio.xfer.obuffer[6]
.sym 110514 $false
.sym 110515 $false
.sym 110518 soc.spimemio.xfer.xfer_qspi
.sym 110519 soc.spimemio.xfer.obuffer[7]
.sym 110520 $false
.sym 110521 $false
.sym 110524 soc.spimemio.config_csb
.sym 110525 soc.spimemio.xfer.flash_csb
.sym 110526 soc.spimemio.config_en
.sym 110527 $false
.sym 110536 $abc$61454$n4257
.sym 110537 soc.spimemio.xfer.obuffer[7]
.sym 110538 $abc$61454$n5775_1
.sym 110539 $false
.sym 110542 soc.spimemio.xfer.xfer_dspi
.sym 110543 soc.spimemio.xfer.obuffer[6]
.sym 110544 soc.spimemio.xfer.obuffer[4]
.sym 110545 soc.spimemio.xfer.xfer_qspi
.sym 110548 soc.spimemio.xfer.xfer_dspi
.sym 110549 soc.spimemio.xfer.obuffer[7]
.sym 110550 soc.spimemio.xfer.obuffer[5]
.sym 110551 soc.spimemio.xfer.xfer_qspi
.sym 110554 soc.cpu.mem_wdata[5]
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 $abc$61454$n4703
.sym 110559 clk_16mhz$2$2
.sym 110560 $abc$61454$n17$2
.sym 110561 $abc$61454$n6215
.sym 110562 $abc$61454$n6213
.sym 110563 $abc$61454$n6211
.sym 110564 $abc$61454$n6214
.sym 110565 $abc$61454$n6210
.sym 110566 $abc$61454$n6209
.sym 110567 soc.spimemio.xfer.obuffer[2]
.sym 110568 soc.spimemio.xfer.obuffer[3]
.sym 110635 soc.spimemio.xfer.obuffer[7]
.sym 110636 $abc$61454$n6236
.sym 110637 $abc$61454$n4765
.sym 110638 $false
.sym 110641 soc.spimemio.xfer.obuffer[2]
.sym 110642 $abc$61454$n4263
.sym 110643 $abc$61454$n6221
.sym 110644 $false
.sym 110647 soc.spimemio.xfer.obuffer[7]
.sym 110648 soc.spimemio.xfer.obuffer[6]
.sym 110649 soc.spimemio.xfer.flash_clk
.sym 110650 $abc$61454$n4257
.sym 110653 soc.spimemio.xfer.obuffer[4]
.sym 110654 soc.spimemio.xfer.obuffer[3]
.sym 110655 soc.spimemio.xfer.flash_clk
.sym 110656 $abc$61454$n4257
.sym 110659 soc.spimemio.xfer.obuffer[7]
.sym 110660 soc.spimemio.xfer.obuffer[3]
.sym 110661 soc.spimemio.xfer.flash_clk
.sym 110662 $abc$61454$n4247
.sym 110665 soc.spimemio.xfer.obuffer[3]
.sym 110666 $abc$61454$n4252
.sym 110667 $abc$61454$n4263
.sym 110668 soc.spimemio.xfer.obuffer[5]
.sym 110671 $abc$61454$n6238
.sym 110672 $abc$61454$n6239
.sym 110673 $abc$61454$n6237
.sym 110674 $false
.sym 110677 $abc$61454$n6235
.sym 110678 soc.spimemio.din_data[7]
.sym 110679 $abc$61454$n4295
.sym 110680 $false
.sym 110681 $abc$61454$n4791
.sym 110682 clk_16mhz$2$2
.sym 110683 $false
.sym 110684 $abc$61454$n4797
.sym 110685 $abc$61454$n4789
.sym 110686 $abc$61454$n4274
.sym 110687 $abc$61454$n4985
.sym 110688 $abc$61454$n4989
.sym 110689 $abc$61454$n4791
.sym 110690 $abc$61454$n4772
.sym 110691 $abc$61454$n4776
.sym 110758 soc.cpu.mem_addr[10]
.sym 110759 soc.spimemio.rd_addr[10]
.sym 110760 soc.cpu.mem_addr[1]
.sym 110761 soc.spimemio.rd_addr[1]
.sym 110764 $abc$61454$n6220
.sym 110765 $abc$61454$n6218
.sym 110766 soc.spimemio.xfer.obuffer[4]
.sym 110767 $abc$61454$n4765
.sym 110770 soc.spimemio.xfer.obuffer[0]
.sym 110771 $abc$61454$n4252
.sym 110772 $abc$61454$n6219
.sym 110773 $false
.sym 110776 $false
.sym 110777 $false
.sym 110778 soc.spimemio.rd_addr[0]
.sym 110779 $false
.sym 110782 soc.spimemio.xfer.obuffer[4]
.sym 110783 soc.spimemio.xfer.obuffer[0]
.sym 110784 soc.spimemio.xfer.flash_clk
.sym 110785 $abc$61454$n4247
.sym 110788 soc.cpu.mem_addr[3]
.sym 110789 soc.spimemio.rd_addr[2]
.sym 110790 soc.spimemio.rd_addr[3]
.sym 110791 soc.spimemio.rd_inc
.sym 110794 $abc$61454$n8148
.sym 110795 soc.cpu.mem_addr[0]
.sym 110796 soc.spimemio.rd_inc
.sym 110797 $false
.sym 110800 soc.spimemio.rd_addr[2]
.sym 110801 soc.cpu.mem_addr[2]
.sym 110802 soc.spimemio.rd_inc
.sym 110803 $false
.sym 110804 $abc$61454$n4745
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110807 $abc$61454$n4275
.sym 110808 $abc$61454$n4290
.sym 110809 $abc$61454$n8001
.sym 110810 $abc$61454$n4277
.sym 110811 $abc$61454$n3935_1
.sym 110812 $abc$61454$n3932
.sym 110813 soc.spimemio.rd_addr[4]
.sym 110814 soc.spimemio.rd_addr[8]
.sym 110881 soc.cpu.mem_addr[21]
.sym 110882 soc.spimemio.rd_addr[21]
.sym 110883 $abc$61454$n3941
.sym 110884 $abc$61454$n3942
.sym 110887 soc.cpu.mem_addr[21]
.sym 110888 soc.spimemio.rd_addr[21]
.sym 110889 $abc$61454$n3975
.sym 110890 $false
.sym 110899 soc.cpu.mem_addr[4]
.sym 110900 $abc$61454$n8155
.sym 110901 soc.cpu.mem_addr[0]
.sym 110902 $abc$61454$n8148
.sym 110905 soc.cpu.mem_addr[2]
.sym 110906 soc.spimemio.rd_addr[2]
.sym 110907 $false
.sym 110908 $false
.sym 110911 $abc$61454$n8038_1
.sym 110912 $abc$61454$n4277
.sym 110913 $abc$61454$n4280
.sym 110914 $abc$61454$n4281
.sym 110917 soc.cpu.mem_addr[2]
.sym 110918 soc.cpu.mem_addr[3]
.sym 110919 soc.spimemio.rd_addr[3]
.sym 110920 soc.spimemio.rd_addr[2]
.sym 110923 $abc$61454$n6204_1
.sym 110924 soc.spimemio.xfer.obuffer[0]
.sym 110925 soc.spimemio.din_data[0]
.sym 110926 $abc$61454$n4295
.sym 110927 $abc$61454$n4776
.sym 110928 clk_16mhz$2$2
.sym 110929 $false
.sym 110930 $abc$61454$n3925
.sym 110931 $abc$61454$n4278
.sym 110932 $abc$61454$n3936
.sym 110933 $abc$61454$n3939
.sym 110934 $abc$61454$n3966
.sym 110935 $abc$61454$n3970
.sym 110936 $abc$61454$n3969
.sym 110937 $abc$61454$n3922
.sym 111004 $abc$61454$n3945
.sym 111005 $abc$61454$n3926
.sym 111006 $abc$61454$n3965
.sym 111007 $false
.sym 111010 $abc$61454$n3945
.sym 111011 $abc$61454$n3946
.sym 111012 soc.spimemio.rd_valid
.sym 111013 $abc$61454$n3965
.sym 111016 $abc$61454$n3915
.sym 111017 $abc$61454$n3925
.sym 111018 $abc$61454$n3940
.sym 111019 $abc$61454$n3943
.sym 111022 soc.cpu.mem_addr[10]
.sym 111023 soc.spimemio.rd_addr[10]
.sym 111024 soc.cpu.mem_addr[3]
.sym 111025 soc.spimemio.rd_addr[3]
.sym 111028 $abc$61454$n3923
.sym 111029 $abc$61454$n3937_1
.sym 111030 $abc$61454$n3938
.sym 111031 $abc$61454$n3942
.sym 111034 soc.spimemio.rd_addr[22]
.sym 111035 soc.cpu.mem_addr[22]
.sym 111036 $abc$61454$n3922
.sym 111037 $false
.sym 111040 $abc$61454$n3960
.sym 111041 $abc$61454$n3966
.sym 111042 $abc$61454$n3973
.sym 111043 $abc$61454$n3977
.sym 111046 $abc$61454$n3923
.sym 111047 $abc$61454$n3921
.sym 111048 $abc$61454$n3916
.sym 111049 $abc$61454$n3924
.sym 111053 $abc$61454$n3930
.sym 111054 $abc$61454$n8043_1
.sym 111055 $abc$61454$n8041_1
.sym 111056 $abc$61454$n4287
.sym 111057 $abc$61454$n8042_1
.sym 111058 soc.spimemio.rd_addr[20]
.sym 111059 soc.spimemio.rd_addr[21]
.sym 111060 soc.spimemio.rd_addr[22]
.sym 111127 $abc$61454$n3916
.sym 111128 $abc$61454$n3974
.sym 111129 $abc$61454$n3976
.sym 111130 $false
.sym 111133 soc.cpu.mem_addr[23]
.sym 111134 soc.spimemio.rd_addr[23]
.sym 111135 soc.spimemio.rd_addr[10]
.sym 111136 soc.cpu.mem_addr[10]
.sym 111139 soc.spimemio.rd_addr[3]
.sym 111140 soc.cpu.mem_addr[3]
.sym 111141 soc.spimemio.rd_valid
.sym 111142 $false
.sym 111145 soc.spimemio.rd_addr[20]
.sym 111146 soc.cpu.mem_addr[20]
.sym 111147 soc.spimemio.rd_addr[3]
.sym 111148 soc.cpu.mem_addr[3]
.sym 111151 soc.cpu.mem_addr[14]
.sym 111152 soc.spimemio.rd_addr[14]
.sym 111153 $false
.sym 111154 $false
.sym 111157 soc.cpu.mem_addr[22]
.sym 111158 soc.spimemio.rd_addr[22]
.sym 111159 $false
.sym 111160 $false
.sym 111163 $abc$61454$n3917
.sym 111164 $abc$61454$n3918
.sym 111165 $abc$61454$n3919
.sym 111166 $abc$61454$n3920
.sym 111169 soc.cpu.reg_op2[2]
.sym 111170 $false
.sym 111171 $false
.sym 111172 $false
.sym 111173 $abc$61454$n4565
.sym 111174 clk_16mhz$2$2
.sym 111175 $false
.sym 111176 $abc$61454$n4254
.sym 111177 $abc$61454$n3937_1
.sym 111178 $abc$61454$n6252
.sym 111179 $abc$61454$n9238
.sym 111180 $abc$61454$n9236
.sym 111181 $abc$61454$n4255
.sym 111182 $abc$61454$n10499
.sym 111183 soc.spimemio.buffer[14]
.sym 111268 soc.spimemio.xfer_resetn
.sym 111269 $false
.sym 111270 $false
.sym 111271 $false
.sym 111286 $false
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111296 $abc$61454$n4568
.sym 111297 clk_16mhz$2$2
.sym 111298 $false
.sym 111299 $abc$61454$n8210_1
.sym 111300 $abc$61454$n9259
.sym 111301 $abc$61454$n8209_1
.sym 111302 soc.spimemio.xfer.count[3]
.sym 111304 soc.spimemio.xfer.count[2]
.sym 111305 soc.spimemio.xfer.count[1]
.sym 111306 soc.spimemio.xfer.count[0]
.sym 111373 soc.cpu.pcpi_div.start$2
.sym 111374 $abc$61454$n4927
.sym 111375 $false
.sym 111376 $false
.sym 111379 $abc$61454$n4257
.sym 111380 soc.spimemio.xfer.xfer_qspi
.sym 111381 $false
.sym 111382 $false
.sym 111397 soc.spimemio.xfer.xfer_ddr
.sym 111398 soc.spimemio.xfer.xfer_dspi
.sym 111399 soc.spimemio.xfer.xfer_qspi
.sym 111400 $false
.sym 111403 soc.cpu.mem_wdata[2]
.sym 111404 $false
.sym 111405 $false
.sym 111406 $false
.sym 111409 soc.cpu.mem_wdata[5]
.sym 111410 $false
.sym 111411 $false
.sym 111412 $false
.sym 111415 soc.cpu.mem_wdata[3]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$61454$n4816
.sym 111420 clk_16mhz$2$2
.sym 111421 $abc$61454$n17$2
.sym 111422 soc.spimemio.rdata[22]
.sym 111423 soc.spimemio.rdata[29]
.sym 111424 soc.spimemio.rdata[20]
.sym 111426 soc.spimemio.rdata[18]
.sym 111428 soc.spimemio.rdata[14]
.sym 111429 soc.spimemio.rdata[23]
.sym 111496 $abc$61454$n3898
.sym 111497 soc.simpleuart.cfg_divider[29]
.sym 111498 $abc$61454$n3987
.sym 111499 $abc$61454$n4332
.sym 111508 soc.spimemio.valid
.sym 111509 $abc$61454$n3959
.sym 111510 iomem_rdata[29]
.sym 111511 $abc$61454$n3900
.sym 111514 soc.spimemio.config_clk
.sym 111515 soc.spimemio.xfer.flash_clk
.sym 111516 soc.spimemio.config_en
.sym 111517 $false
.sym 111520 soc.spimemio.rdata[23]
.sym 111521 soc.spimemio.valid
.sym 111522 $abc$61454$n3914
.sym 111523 $abc$61454$n3900
.sym 111526 $abc$61454$n4331
.sym 111527 soc.spimemio.rdata[29]
.sym 111528 $abc$61454$n3900
.sym 111529 $abc$61454$n8048_1
.sym 111538 soc.cpu.mem_wdata[4]
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $abc$61454$n4703
.sym 111543 clk_16mhz$2$2
.sym 111544 $abc$61454$n17$2
.sym 111545 soc.spimemio.rdata[6]
.sym 111546 soc.spimemio.rdata[2]
.sym 111547 soc.spimemio.rdata[4]
.sym 111549 soc.spimemio.rdata[3]
.sym 111550 soc.spimemio.rdata[30]
.sym 111551 soc.spimemio.rdata[1]
.sym 111552 soc.spimemio.rdata[7]
.sym 111619 $abc$61454$n3898
.sym 111620 soc.simpleuart.cfg_divider[1]
.sym 111621 $abc$61454$n3885
.sym 111622 flash_io1_di
.sym 111625 $abc$61454$n3900
.sym 111626 iomem_rdata[30]
.sym 111627 $false
.sym 111628 $false
.sym 111631 $abc$61454$n4344
.sym 111632 $abc$61454$n3985
.sym 111633 $abc$61454$n4346
.sym 111634 $abc$61454$n4347
.sym 111637 soc.spimemio.rdata[30]
.sym 111638 soc.spimemio.valid
.sym 111639 $abc$61454$n3914
.sym 111640 $abc$61454$n3900
.sym 111649 soc.cpu.mem_wdata[10]
.sym 111650 $false
.sym 111651 $false
.sym 111652 $false
.sym 111655 soc.cpu.mem_wdata[9]
.sym 111656 $false
.sym 111657 $false
.sym 111658 $false
.sym 111661 soc.cpu.mem_wdata[11]
.sym 111662 $false
.sym 111663 $false
.sym 111664 $false
.sym 111665 $abc$61454$n4668
.sym 111666 clk_16mhz$2$2
.sym 111667 $abc$61454$n17$2
.sym 111669 soc.simpleuart.cfg_divider[27]
.sym 111670 soc.simpleuart.cfg_divider[25]
.sym 111671 soc.simpleuart.cfg_divider[28]
.sym 111672 soc.simpleuart.cfg_divider[31]
.sym 111675 soc.simpleuart.cfg_divider[24]
.sym 111754 $abc$61454$n3898
.sym 111755 soc.cpu.mem_wstrb[3]
.sym 111756 resetn$2
.sym 111757 $false
.sym 111760 $abc$61454$n3898
.sym 111761 soc.simpleuart.cfg_divider[30]
.sym 111762 $abc$61454$n3987
.sym 111763 $abc$61454$n4345_1
.sym 111766 gpio[30]
.sym 111767 $false
.sym 111768 $false
.sym 111769 $false
.sym 111772 gpio[29]
.sym 111773 $false
.sym 111774 $false
.sym 111775 $false
.sym 111784 gpio[25]
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$61454$n4811
.sym 111789 clk_16mhz$2$2
.sym 111790 $abc$61454$n4813
.sym 111865 $abc$61454$n3898
.sym 111866 soc.simpleuart.cfg_divider[4]
.sym 111867 $abc$61454$n3885
.sym 111868 flash_clk$2
.sym 111871 $abc$61454$n3898
.sym 111872 soc.simpleuart.cfg_divider[0]
.sym 111873 $abc$61454$n3885
.sym 111874 flash_io0_di
.sym 111877 $abc$61454$n3898
.sym 111878 soc.simpleuart.cfg_divider[5]
.sym 111879 $abc$61454$n3885
.sym 111880 flash_csb$2
.sym 111889 soc.cpu.mem_wdata[30]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111895 soc.cpu.mem_wdata[29]
.sym 111896 $false
.sym 111897 $false
.sym 111898 $false
.sym 111901 soc.cpu.mem_wdata[26]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111911 $abc$61454$n4670
.sym 111912 clk_16mhz$2$2
.sym 111913 $abc$61454$n17$2
.sym 111988 soc.cpu.mem_wdata[5]
.sym 111989 $false
.sym 111990 $false
.sym 111991 $false
.sym 112000 soc.cpu.mem_wdata[0]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112012 soc.cpu.mem_wdata[4]
.sym 112013 $false
.sym 112014 $false
.sym 112015 $false
.sym 112030 soc.cpu.mem_wdata[2]
.sym 112031 $false
.sym 112032 $false
.sym 112033 $false
.sym 112034 $abc$61454$n4667
.sym 112035 clk_16mhz$2$2
.sym 112036 $abc$61454$n17$2
.sym 112129 $abc$61454$n4875_1
.sym 112130 $abc$61454$n4877
.sym 112131 $abc$61454$n4878_1
.sym 112132 $abc$61454$n4879
.sym 112234 $abc$61454$n4885
.sym 112235 $abc$61454$n8103
.sym 112236 $abc$61454$n8265
.sym 112237 $abc$61454$n8266_1
.sym 112240 soc.simpleuart.cfg_divider[28]
.sym 112241 soc.simpleuart.send_divcnt[28]
.sym 112242 $false
.sym 112243 $false
.sym 112246 soc.simpleuart.cfg_divider[9]
.sym 112247 soc.simpleuart.send_divcnt[9]
.sym 112248 $abc$61454$n8269_1
.sym 112249 $abc$61454$n8270_1
.sym 112252 soc.simpleuart.cfg_divider[7]
.sym 112253 soc.simpleuart.send_divcnt[7]
.sym 112254 $abc$61454$n4876_1
.sym 112255 $false
.sym 112258 soc.simpleuart.send_divcnt[11]
.sym 112259 soc.simpleuart.cfg_divider[11]
.sym 112260 soc.simpleuart.cfg_divider[12]
.sym 112261 soc.simpleuart.send_divcnt[12]
.sym 112270 soc.simpleuart.send_divcnt[10]
.sym 112271 soc.simpleuart.cfg_divider[10]
.sym 112272 soc.simpleuart.cfg_divider[24]
.sym 112273 soc.simpleuart.send_divcnt[24]
.sym 112276 soc.simpleuart.cfg_divider[11]
.sym 112277 soc.simpleuart.send_divcnt[11]
.sym 112278 soc.simpleuart.cfg_divider[10]
.sym 112279 soc.simpleuart.send_divcnt[10]
.sym 112283 $abc$61454$n10514
.sym 112284 soc.simpleuart.recv_divcnt[11]
.sym 112285 soc.simpleuart.recv_divcnt[14]
.sym 112286 soc.simpleuart.recv_divcnt[15]
.sym 112287 soc.simpleuart.recv_divcnt[8]
.sym 112288 soc.simpleuart.recv_divcnt[10]
.sym 112289 soc.simpleuart.recv_divcnt[13]
.sym 112290 soc.simpleuart.recv_divcnt[9]
.sym 112357 soc.simpleuart.send_divcnt[28]
.sym 112358 soc.simpleuart.cfg_divider[28]
.sym 112359 soc.simpleuart.cfg_divider[18]
.sym 112360 soc.simpleuart.send_divcnt[18]
.sym 112363 $abc$61454$n8271
.sym 112364 $abc$61454$n4892_1
.sym 112365 $abc$61454$n8096
.sym 112366 $abc$61454$n8102
.sym 112369 soc.simpleuart.cfg_divider[15]
.sym 112370 soc.simpleuart.send_divcnt[15]
.sym 112371 soc.simpleuart.cfg_divider[14]
.sym 112372 soc.simpleuart.send_divcnt[14]
.sym 112375 soc.simpleuart.cfg_divider[16]
.sym 112376 soc.simpleuart.send_divcnt[16]
.sym 112377 $abc$61454$n8101
.sym 112378 $abc$61454$n8099_1
.sym 112381 soc.simpleuart.cfg_divider[20]
.sym 112382 soc.simpleuart.send_divcnt[20]
.sym 112383 soc.simpleuart.cfg_divider[21]
.sym 112384 soc.simpleuart.send_divcnt[21]
.sym 112387 soc.simpleuart.send_divcnt[23]
.sym 112388 soc.simpleuart.cfg_divider[23]
.sym 112389 $false
.sym 112390 $false
.sym 112393 soc.simpleuart.cfg_divider[23]
.sym 112394 soc.simpleuart.send_divcnt[23]
.sym 112395 soc.simpleuart.cfg_divider[22]
.sym 112396 soc.simpleuart.send_divcnt[22]
.sym 112399 $abc$61454$n4867
.sym 112400 $abc$61454$n8100
.sym 112401 $abc$61454$n4871
.sym 112402 $abc$61454$n4872
.sym 112408 $abc$61454$n10466
.sym 112409 $abc$61454$n10463
.sym 112410 $abc$61454$n10465
.sym 112411 soc.simpleuart.recv_divcnt[22]
.sym 112412 soc.simpleuart.recv_divcnt[18]
.sym 112413 soc.simpleuart.recv_divcnt[17]
.sym 112480 soc.simpleuart.cfg_divider[24]
.sym 112481 $false
.sym 112482 $false
.sym 112483 $false
.sym 112486 soc.simpleuart.send_divcnt[25]
.sym 112487 soc.simpleuart.cfg_divider[25]
.sym 112488 soc.simpleuart.cfg_divider[30]
.sym 112489 soc.simpleuart.send_divcnt[30]
.sym 112492 soc.simpleuart.cfg_divider[29]
.sym 112493 soc.simpleuart.send_divcnt[29]
.sym 112494 soc.simpleuart.cfg_divider[31]
.sym 112495 soc.simpleuart.send_divcnt[31]
.sym 112498 soc.simpleuart.send_divcnt[18]
.sym 112499 soc.simpleuart.cfg_divider[18]
.sym 112500 soc.simpleuart.cfg_divider[19]
.sym 112501 soc.simpleuart.send_divcnt[19]
.sym 112504 soc.simpleuart.send_divcnt[25]
.sym 112505 soc.simpleuart.cfg_divider[25]
.sym 112506 $abc$61454$n8095_1
.sym 112507 $abc$61454$n4874
.sym 112510 $abc$61454$n4860
.sym 112511 $abc$61454$n8036
.sym 112512 $false
.sym 112513 $false
.sym 112516 $abc$61454$n4860
.sym 112517 $abc$61454$n8037
.sym 112518 $false
.sym 112519 $false
.sym 112522 $abc$61454$n4860
.sym 112523 $abc$61454$n8033
.sym 112524 $false
.sym 112525 $false
.sym 112526 $true
.sym 112527 clk_16mhz$2$2
.sym 112528 $abc$61454$n17$2
.sym 112531 soc.simpleuart.recv_divcnt[28]
.sym 112532 soc.simpleuart.recv_divcnt[24]
.sym 112534 soc.simpleuart.recv_divcnt[25]
.sym 112536 soc.simpleuart.recv_divcnt[27]
.sym 112603 $abc$61454$n4860
.sym 112604 $abc$61454$n8045
.sym 112605 $false
.sym 112606 $false
.sym 112609 $abc$61454$n4860
.sym 112610 $abc$61454$n8040
.sym 112611 $false
.sym 112612 $false
.sym 112615 $abc$61454$n4860
.sym 112616 $abc$61454$n8041
.sym 112617 $false
.sym 112618 $false
.sym 112621 $abc$61454$n4860
.sym 112622 $abc$61454$n8047
.sym 112623 $false
.sym 112624 $false
.sym 112627 $abc$61454$n4860
.sym 112628 $abc$61454$n8046
.sym 112629 $false
.sym 112630 $false
.sym 112633 $abc$61454$n4860
.sym 112634 $abc$61454$n8042
.sym 112635 $false
.sym 112636 $false
.sym 112639 $abc$61454$n4860
.sym 112640 $abc$61454$n8038
.sym 112641 $false
.sym 112642 $false
.sym 112645 $abc$61454$n4860
.sym 112646 $abc$61454$n8044
.sym 112647 $false
.sym 112648 $false
.sym 112649 $true
.sym 112650 clk_16mhz$2$2
.sym 112651 $abc$61454$n17$2
.sym 112726 $abc$61454$n4860
.sym 112727 $abc$61454$n8052
.sym 112728 $false
.sym 112729 $false
.sym 112738 $abc$61454$n4860
.sym 112739 $abc$61454$n8048
.sym 112740 $false
.sym 112741 $false
.sym 112750 $abc$61454$n4860
.sym 112751 $abc$61454$n8055
.sym 112752 $false
.sym 112753 $false
.sym 112772 $true
.sym 112773 clk_16mhz$2$2
.sym 112774 $abc$61454$n17$2
.sym 113113 soc.cpu.pcpi_div.divisor[39]
.sym 113114 $abc$61454$n5857_1
.sym 113115 soc.cpu.pcpi_div.start$2
.sym 113116 $false
.sym 113119 soc.cpu.pcpi_div.divisor[35]
.sym 113120 $abc$61454$n5849
.sym 113121 soc.cpu.pcpi_div.start$2
.sym 113122 $false
.sym 113125 soc.cpu.pcpi_div.divisor[37]
.sym 113126 $abc$61454$n5853_1
.sym 113127 soc.cpu.pcpi_div.start$2
.sym 113128 $false
.sym 113137 soc.cpu.pcpi_div.divisor[36]
.sym 113138 $abc$61454$n5851_1
.sym 113139 soc.cpu.pcpi_div.start$2
.sym 113140 $false
.sym 113149 soc.cpu.pcpi_div.divisor[38]
.sym 113150 $abc$61454$n5855
.sym 113151 soc.cpu.pcpi_div.start$2
.sym 113152 $false
.sym 113159 $abc$61454$n4753$2
.sym 113160 clk_16mhz$2$2
.sym 113161 $false
.sym 113166 soc.cpu.pcpi_div.dividend[2]
.sym 113169 soc.cpu.pcpi_div.dividend[4]
.sym 113236 soc.cpu.pcpi_div.quotient_msk[6]
.sym 113237 soc.cpu.pcpi_div.quotient_msk[7]
.sym 113238 soc.cpu.pcpi_div.quotient_msk[8]
.sym 113239 soc.cpu.pcpi_div.quotient_msk[9]
.sym 113242 soc.cpu.pcpi_div.quotient_msk[9]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113248 soc.cpu.pcpi_div.quotient_msk[8]
.sym 113249 $false
.sym 113250 $false
.sym 113251 $false
.sym 113254 soc.cpu.pcpi_div.quotient_msk[6]
.sym 113255 $false
.sym 113256 $false
.sym 113257 $false
.sym 113260 soc.cpu.pcpi_div.quotient_msk[7]
.sym 113261 $false
.sym 113262 $false
.sym 113263 $false
.sym 113266 soc.cpu.pcpi_div.quotient_msk[10]
.sym 113267 $false
.sym 113268 $false
.sym 113269 $false
.sym 113282 $abc$61454$n4753$2
.sym 113283 clk_16mhz$2$2
.sym 113284 soc.cpu.pcpi_div.start$2
.sym 113287 $abc$61454$n4934
.sym 113288 soc.cpu.pcpi_div.quotient_msk[11]
.sym 113289 soc.cpu.pcpi_div.quotient_msk[10]
.sym 113292 soc.cpu.pcpi_div.quotient_msk[12]
.sym 113359 soc.cpu.pcpi_div.quotient_msk[20]
.sym 113360 $false
.sym 113361 $false
.sym 113362 $false
.sym 113365 soc.cpu.pcpi_div.quotient_msk[21]
.sym 113366 $false
.sym 113367 $false
.sym 113368 $false
.sym 113371 soc.cpu.pcpi_div.quotient_msk[3]
.sym 113372 $false
.sym 113373 $false
.sym 113374 $false
.sym 113377 soc.cpu.pcpi_div.quotient_msk[26]
.sym 113378 $false
.sym 113379 $false
.sym 113380 $false
.sym 113383 soc.cpu.pcpi_div.quotient_msk[5]
.sym 113384 $false
.sym 113385 $false
.sym 113386 $false
.sym 113389 soc.cpu.pcpi_div.quotient_msk[4]
.sym 113390 $false
.sym 113391 $false
.sym 113392 $false
.sym 113395 soc.cpu.pcpi_div.quotient_msk[1]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113401 soc.cpu.pcpi_div.quotient_msk[2]
.sym 113402 $false
.sym 113403 $false
.sym 113404 $false
.sym 113405 $abc$61454$n4753$2
.sym 113406 clk_16mhz$2$2
.sym 113407 soc.cpu.pcpi_div.start$2
.sym 113408 $abc$61454$n4931
.sym 113409 $abc$61454$n4933
.sym 113410 $abc$61454$n4928
.sym 113411 soc.cpu.pcpi_div.quotient_msk[16]
.sym 113412 soc.cpu.pcpi_div.quotient_msk[15]
.sym 113413 soc.cpu.pcpi_div.quotient_msk[17]
.sym 113414 soc.cpu.pcpi_div.quotient_msk[13]
.sym 113415 soc.cpu.pcpi_div.quotient_msk[14]
.sym 113482 soc.cpu.pcpi_div.quotient_msk[0]
.sym 113483 soc.cpu.pcpi_div.quotient_msk[1]
.sym 113484 $abc$61454$n4930
.sym 113485 $false
.sym 113488 soc.cpu.pcpi_div.quotient_msk[20]
.sym 113489 soc.cpu.pcpi_div.quotient_msk[21]
.sym 113490 $false
.sym 113491 $false
.sym 113494 soc.cpu.pcpi_div.quotient_msk[2]
.sym 113495 soc.cpu.pcpi_div.quotient_msk[3]
.sym 113496 soc.cpu.pcpi_div.quotient_msk[4]
.sym 113497 soc.cpu.pcpi_div.quotient_msk[5]
.sym 113506 soc.cpu.pcpi_div.quotient_msk[17]
.sym 113507 soc.cpu.pcpi_div.quotient[17]
.sym 113508 $false
.sym 113509 $false
.sym 113512 soc.cpu.pcpi_div.quotient_msk[10]
.sym 113513 soc.cpu.pcpi_div.quotient[10]
.sym 113514 $false
.sym 113515 $false
.sym 113518 soc.cpu.pcpi_div.quotient_msk[14]
.sym 113519 soc.cpu.pcpi_div.quotient[14]
.sym 113520 $false
.sym 113521 $false
.sym 113524 soc.cpu.pcpi_div.quotient_msk[3]
.sym 113525 soc.cpu.pcpi_div.quotient[3]
.sym 113526 $false
.sym 113527 $false
.sym 113528 $abc$61454$n4758$2
.sym 113529 clk_16mhz$2$2
.sym 113530 soc.cpu.pcpi_div.start$2
.sym 113531 $abc$61454$n4927
.sym 113532 $abc$61454$n4937
.sym 113533 soc.cpu.pcpi_div.quotient_msk[28]
.sym 113534 soc.cpu.pcpi_div.quotient_msk[18]
.sym 113535 soc.cpu.pcpi_div.quotient_msk[27]
.sym 113536 soc.cpu.pcpi_div.quotient_msk[29]
.sym 113537 soc.cpu.pcpi_div.quotient_msk[30]
.sym 113538 soc.cpu.pcpi_div.quotient_msk[26]
.sym 113605 soc.cpu.pcpi_div.quotient_msk[27]
.sym 113606 soc.cpu.pcpi_div.quotient[27]
.sym 113607 $false
.sym 113608 $false
.sym 113617 soc.cpu.pcpi_div.quotient_msk[18]
.sym 113618 soc.cpu.pcpi_div.quotient[18]
.sym 113619 $false
.sym 113620 $false
.sym 113629 soc.cpu.pcpi_div.quotient_msk[29]
.sym 113630 soc.cpu.pcpi_div.quotient[29]
.sym 113631 $false
.sym 113632 $false
.sym 113635 soc.cpu.pcpi_div.quotient_msk[26]
.sym 113636 soc.cpu.pcpi_div.quotient[26]
.sym 113637 $false
.sym 113638 $false
.sym 113647 soc.cpu.pcpi_div.quotient_msk[31]
.sym 113648 soc.cpu.pcpi_div.quotient[31]
.sym 113649 $false
.sym 113650 $false
.sym 113651 $abc$61454$n4758$2
.sym 113652 clk_16mhz$2$2
.sym 113653 soc.cpu.pcpi_div.start$2
.sym 113654 $abc$61454$n8231
.sym 113655 soc.cpu.pcpi_div.dividend[0]
.sym 113657 soc.cpu.pcpi_div.dividend[11]
.sym 113728 soc.cpu.pcpi_div.quotient_msk[30]
.sym 113729 soc.cpu.pcpi_div.quotient[30]
.sym 113730 $false
.sym 113731 $false
.sym 113746 soc.cpu.pcpi_div.quotient_msk[2]
.sym 113747 soc.cpu.pcpi_div.quotient[2]
.sym 113748 $false
.sym 113749 $false
.sym 113764 soc.cpu.pcpi_div.quotient_msk[1]
.sym 113765 soc.cpu.pcpi_div.quotient[1]
.sym 113766 $false
.sym 113767 $false
.sym 113770 soc.cpu.pcpi_div.quotient_msk[19]
.sym 113771 soc.cpu.pcpi_div.quotient[19]
.sym 113772 $false
.sym 113773 $false
.sym 113774 $abc$61454$n4758$2
.sym 113775 clk_16mhz$2$2
.sym 113776 soc.cpu.pcpi_div.start$2
.sym 113778 $abc$61454$n8234
.sym 113779 $abc$61454$n8237
.sym 113780 $abc$61454$n8240
.sym 113781 $abc$61454$n8243
.sym 113782 $abc$61454$n8246
.sym 113783 $abc$61454$n8249
.sym 113784 $abc$61454$n8252
.sym 113857 $abc$61454$n8261
.sym 113858 $abc$61454$n5798_1
.sym 113859 soc.cpu.pcpi_div.start$2
.sym 113860 $false
.sym 113869 $abc$61454$n8273
.sym 113870 $abc$61454$n5806
.sym 113871 soc.cpu.pcpi_div.start$2
.sym 113872 $false
.sym 113875 $abc$61454$n8276
.sym 113876 $abc$61454$n5808
.sym 113877 soc.cpu.pcpi_div.start$2
.sym 113878 $false
.sym 113881 $abc$61454$n8303
.sym 113882 $abc$61454$n5826_1
.sym 113883 soc.cpu.pcpi_div.start$2
.sym 113884 $false
.sym 113887 $abc$61454$n8306
.sym 113888 $abc$61454$n5828
.sym 113889 soc.cpu.pcpi_div.start$2
.sym 113890 $false
.sym 113897 $abc$61454$n4758$2
.sym 113898 clk_16mhz$2$2
.sym 113899 $false
.sym 113900 $abc$61454$n8255
.sym 113901 $abc$61454$n8258
.sym 113902 $abc$61454$n8261
.sym 113903 $abc$61454$n8264
.sym 113904 $abc$61454$n8267
.sym 113905 $abc$61454$n8270
.sym 113906 $abc$61454$n8273
.sym 113907 $abc$61454$n8276
.sym 113980 $abc$61454$n8270
.sym 113981 $abc$61454$n5804
.sym 113982 soc.cpu.pcpi_div.start$2
.sym 113983 $false
.sym 113998 $abc$61454$n8255
.sym 113999 $abc$61454$n5794
.sym 114000 soc.cpu.pcpi_div.start$2
.sym 114001 $false
.sym 114004 $abc$61454$n8318
.sym 114005 $abc$61454$n5836_1
.sym 114006 soc.cpu.pcpi_div.start$2
.sym 114007 $false
.sym 114016 $abc$61454$n8267
.sym 114017 $abc$61454$n5802
.sym 114018 soc.cpu.pcpi_div.start$2
.sym 114019 $false
.sym 114020 $abc$61454$n4758$2
.sym 114021 clk_16mhz$2$2
.sym 114022 $false
.sym 114023 $abc$61454$n8279
.sym 114024 $abc$61454$n8282
.sym 114025 $abc$61454$n8285
.sym 114026 $abc$61454$n8288
.sym 114027 $abc$61454$n8291
.sym 114028 $abc$61454$n8294
.sym 114029 $abc$61454$n8297
.sym 114030 $abc$61454$n8300
.sym 114097 $abc$61454$n8309
.sym 114098 $abc$61454$n5830_1
.sym 114099 soc.cpu.pcpi_div.start$2
.sym 114100 $false
.sym 114103 $abc$61454$n8315
.sym 114104 $abc$61454$n5834
.sym 114105 soc.cpu.pcpi_div.start$2
.sym 114106 $false
.sym 114115 $abc$61454$n8282
.sym 114116 $abc$61454$n5812_1
.sym 114117 soc.cpu.pcpi_div.start$2
.sym 114118 $false
.sym 114121 $abc$61454$n8297
.sym 114122 $abc$61454$n5822_1
.sym 114123 soc.cpu.pcpi_div.start$2
.sym 114124 $false
.sym 114127 $abc$61454$n8312
.sym 114128 $abc$61454$n5832_1
.sym 114129 soc.cpu.pcpi_div.start$2
.sym 114130 $false
.sym 114133 $abc$61454$n8300
.sym 114134 $abc$61454$n5824_1
.sym 114135 soc.cpu.pcpi_div.start$2
.sym 114136 $false
.sym 114139 $abc$61454$n8291
.sym 114140 $abc$61454$n5818
.sym 114141 soc.cpu.pcpi_div.start$2
.sym 114142 $false
.sym 114143 $abc$61454$n4758$2
.sym 114144 clk_16mhz$2$2
.sym 114145 $false
.sym 114146 $abc$61454$n8303
.sym 114147 $abc$61454$n8306
.sym 114148 $abc$61454$n8309
.sym 114149 $abc$61454$n8312
.sym 114150 $abc$61454$n8315
.sym 114151 $abc$61454$n8318
.sym 114152 $abc$61454$n8321
.sym 114153 $abc$61454$n8324
.sym 114220 soc.cpu.pcpi_div.divisor[50]
.sym 114221 $abc$61454$n5879_1
.sym 114222 soc.cpu.pcpi_div.start$2
.sym 114223 $false
.sym 114226 soc.cpu.pcpi_div.divisor[32]
.sym 114227 $abc$61454$n5842_1
.sym 114228 soc.cpu.pcpi_div.start$2
.sym 114229 $false
.sym 114238 soc.cpu.pcpi_div.divisor[40]
.sym 114239 $abc$61454$n5859_1
.sym 114240 soc.cpu.pcpi_div.start$2
.sym 114241 $false
.sym 114244 soc.cpu.pcpi_div.divisor[47]
.sym 114245 $abc$61454$n5873_1
.sym 114246 soc.cpu.pcpi_div.start$2
.sym 114247 $false
.sym 114250 soc.cpu.pcpi_div.divisor[48]
.sym 114251 $abc$61454$n5875
.sym 114252 soc.cpu.pcpi_div.start$2
.sym 114253 $false
.sym 114262 soc.cpu.pcpi_div.divisor[49]
.sym 114263 $abc$61454$n5877_1
.sym 114264 soc.cpu.pcpi_div.start$2
.sym 114265 $false
.sym 114266 $abc$61454$n4753$2
.sym 114267 clk_16mhz$2$2
.sym 114268 $false
.sym 114269 $abc$61454$n4952
.sym 114271 $abc$61454$n4954
.sym 114272 $abc$61454$n10425
.sym 114273 $abc$61454$n4955
.sym 114274 $abc$61454$n4953
.sym 114275 $abc$61454$n4951_1
.sym 114276 soc.cpu.pcpi_div.dividend[31]
.sym 114343 soc.cpu.pcpi_div.divisor[44]
.sym 114344 $abc$61454$n5867_1
.sym 114345 soc.cpu.pcpi_div.start$2
.sym 114346 $false
.sym 114349 soc.cpu.pcpi_div.divisor[43]
.sym 114350 $abc$61454$n5865_1
.sym 114351 soc.cpu.pcpi_div.start$2
.sym 114352 $false
.sym 114355 soc.cpu.pcpi_div.divisor[41]
.sym 114356 $abc$61454$n5861
.sym 114357 soc.cpu.pcpi_div.start$2
.sym 114358 $false
.sym 114361 soc.cpu.pcpi_div.divisor[46]
.sym 114362 $abc$61454$n5871_1
.sym 114363 soc.cpu.pcpi_div.start$2
.sym 114364 $false
.sym 114373 soc.cpu.pcpi_div.divisor[42]
.sym 114374 $abc$61454$n5863_1
.sym 114375 soc.cpu.pcpi_div.start$2
.sym 114376 $false
.sym 114385 soc.cpu.pcpi_div.divisor[45]
.sym 114386 $abc$61454$n5869_1
.sym 114387 soc.cpu.pcpi_div.start$2
.sym 114388 $false
.sym 114389 $abc$61454$n4753$2
.sym 114390 clk_16mhz$2$2
.sym 114391 $false
.sym 114393 $abc$61454$n300
.sym 114395 $abc$61454$n267
.sym 114517 $abc$61454$n269
.sym 114607 $abc$61454$n4295
.sym 114608 soc.spimemio.xfer.flash_clk
.sym 114609 soc.spimemio.xfer.flash_csb
.sym 114610 $false
.sym 114635 $abc$61454$n4789
.sym 114636 clk_16mhz$2$2
.sym 114637 $abc$61454$n15
.sym 114639 $auto$alumacc.cc:474:replace_alu$7528.C[1]
.sym 114640 $auto$alumacc.cc:474:replace_alu$7528.C[2]
.sym 114641 $abc$61454$n9239
.sym 114642 $abc$61454$n9237
.sym 114644 $abc$61454$n4256
.sym 114645 soc.spimemio.rd_addr[1]
.sym 114712 $abc$61454$n4765
.sym 114713 $abc$61454$n4257
.sym 114714 soc.spimemio.xfer.flash_clk
.sym 114715 soc.spimemio.xfer.obuffer[2]
.sym 114718 soc.spimemio.xfer.obuffer[1]
.sym 114719 $abc$61454$n4262
.sym 114720 $abc$61454$n6214
.sym 114721 $false
.sym 114724 $abc$61454$n4765
.sym 114725 $abc$61454$n4257
.sym 114726 soc.spimemio.xfer.flash_clk
.sym 114727 soc.spimemio.xfer.obuffer[1]
.sym 114730 soc.spimemio.xfer.flash_clk
.sym 114731 $abc$61454$n6174
.sym 114732 $abc$61454$n4765
.sym 114733 soc.spimemio.xfer.obuffer[3]
.sym 114736 soc.spimemio.xfer.flash_clk
.sym 114737 $abc$61454$n6174
.sym 114738 $abc$61454$n4765
.sym 114739 soc.spimemio.xfer.obuffer[2]
.sym 114742 soc.spimemio.xfer.obuffer[0]
.sym 114743 $abc$61454$n4262
.sym 114744 $abc$61454$n6210
.sym 114745 $false
.sym 114748 $abc$61454$n6211
.sym 114749 $abc$61454$n6209
.sym 114750 soc.spimemio.din_data[2]
.sym 114751 $abc$61454$n4295
.sym 114754 $abc$61454$n6215
.sym 114755 $abc$61454$n6213
.sym 114756 soc.spimemio.din_data[3]
.sym 114757 $abc$61454$n4295
.sym 114758 $abc$61454$n4791
.sym 114759 clk_16mhz$2$2
.sym 114760 $false
.sym 114761 $abc$61454$n6174
.sym 114762 $abc$61454$n4808
.sym 114763 $abc$61454$n4726
.sym 114764 $abc$61454$n4291
.sym 114765 $abc$61454$n4292
.sym 114766 $abc$61454$n3941
.sym 114767 $abc$61454$n273
.sym 114768 soc.spimemio.rd_addr[10]
.sym 114835 $abc$61454$n4985
.sym 114836 $abc$61454$n4765
.sym 114837 $abc$61454$n10499
.sym 114838 soc.spimemio.xfer_resetn
.sym 114841 $abc$61454$n4295
.sym 114842 $abc$61454$n4765
.sym 114843 $abc$61454$n10499
.sym 114844 soc.spimemio.xfer_resetn
.sym 114847 soc.cpu.mem_addr[10]
.sym 114848 $abc$61454$n8167
.sym 114849 $abc$61454$n8148
.sym 114850 soc.cpu.mem_addr[0]
.sym 114853 $abc$61454$n10499
.sym 114854 soc.spimemio.xfer.xfer_dspi
.sym 114855 soc.spimemio.xfer_resetn
.sym 114856 $abc$61454$n4262
.sym 114859 $abc$61454$n10499
.sym 114860 $abc$61454$n4262
.sym 114861 soc.spimemio.xfer_resetn
.sym 114862 soc.spimemio.xfer.xfer_dspi
.sym 114865 soc.spimemio.xfer.flash_clk
.sym 114866 $abc$61454$n4776
.sym 114867 $abc$61454$n4989
.sym 114868 $false
.sym 114871 $abc$61454$n4765
.sym 114872 $abc$61454$n10499
.sym 114873 $abc$61454$n4764
.sym 114874 $abc$61454$n4985
.sym 114877 $abc$61454$n4985
.sym 114878 $abc$61454$n4765
.sym 114879 $abc$61454$n4789
.sym 114880 soc.spimemio.xfer_resetn
.sym 114884 $abc$61454$n4281
.sym 114885 $abc$61454$n3972
.sym 114886 $abc$61454$n4288
.sym 114887 $abc$61454$n8000
.sym 114888 $abc$61454$n4289
.sym 114889 soc.spimemio.rd_addr[9]
.sym 114890 soc.spimemio.rd_addr[7]
.sym 114891 soc.spimemio.rd_addr[6]
.sym 114958 soc.cpu.mem_addr[12]
.sym 114959 $abc$61454$n8171
.sym 114960 $abc$61454$n8163
.sym 114961 soc.cpu.mem_addr[8]
.sym 114964 soc.cpu.mem_addr[8]
.sym 114965 $abc$61454$n8163
.sym 114966 $abc$61454$n8155
.sym 114967 soc.cpu.mem_addr[4]
.sym 114970 $abc$61454$n3932
.sym 114971 $abc$61454$n8000
.sym 114972 $abc$61454$n3935_1
.sym 114973 $false
.sym 114976 $abc$61454$n8171
.sym 114977 soc.cpu.mem_addr[12]
.sym 114978 $abc$61454$n4278
.sym 114979 $false
.sym 114982 soc.cpu.mem_addr[4]
.sym 114983 soc.spimemio.rd_addr[4]
.sym 114984 soc.spimemio.rd_addr[0]
.sym 114985 soc.cpu.mem_addr[0]
.sym 114988 soc.cpu.mem_addr[8]
.sym 114989 soc.spimemio.rd_addr[8]
.sym 114990 $false
.sym 114991 $false
.sym 114994 $abc$61454$n8155
.sym 114995 soc.cpu.mem_addr[4]
.sym 114996 soc.spimemio.rd_inc
.sym 114997 $false
.sym 115000 $abc$61454$n8163
.sym 115001 soc.cpu.mem_addr[8]
.sym 115002 soc.spimemio.rd_inc
.sym 115003 $false
.sym 115004 $abc$61454$n4745
.sym 115005 clk_16mhz$2$2
.sym 115006 $false
.sym 115007 $abc$61454$n3965
.sym 115008 $abc$61454$n3923
.sym 115009 $abc$61454$n3946
.sym 115010 soc.spimemio.rd_addr[5]
.sym 115011 soc.spimemio.rd_addr[12]
.sym 115012 soc.spimemio.rd_addr[15]
.sym 115013 soc.spimemio.rd_addr[11]
.sym 115014 soc.spimemio.rd_addr[17]
.sym 115081 $abc$61454$n3939
.sym 115082 $abc$61454$n8001
.sym 115083 $abc$61454$n3936
.sym 115084 $abc$61454$n3926
.sym 115087 $abc$61454$n8177
.sym 115088 soc.cpu.mem_addr[15]
.sym 115089 soc.cpu.mem_addr[14]
.sym 115090 $abc$61454$n8175
.sym 115093 soc.spimemio.rd_addr[23]
.sym 115094 soc.cpu.mem_addr[23]
.sym 115095 $abc$61454$n3937_1
.sym 115096 $abc$61454$n3938
.sym 115099 soc.spimemio.rd_addr[14]
.sym 115100 soc.cpu.mem_addr[14]
.sym 115101 $false
.sym 115102 $false
.sym 115105 $abc$61454$n3969
.sym 115106 $abc$61454$n3972
.sym 115107 $abc$61454$n8001
.sym 115108 $abc$61454$n3922
.sym 115111 soc.spimemio.rd_addr[23]
.sym 115112 soc.cpu.mem_addr[23]
.sym 115113 soc.spimemio.rd_addr[22]
.sym 115114 soc.cpu.mem_addr[22]
.sym 115117 soc.spimemio.rd_addr[16]
.sym 115118 soc.cpu.mem_addr[16]
.sym 115119 $abc$61454$n3939
.sym 115120 $abc$61454$n3970
.sym 115123 soc.spimemio.rd_addr[16]
.sym 115124 soc.cpu.mem_addr[16]
.sym 115125 soc.spimemio.rd_addr[4]
.sym 115126 soc.cpu.mem_addr[4]
.sym 115130 $abc$61454$n3938
.sym 115131 $abc$61454$n3926
.sym 115132 $abc$61454$n3928
.sym 115133 $abc$61454$n4286
.sym 115134 $abc$61454$n4272
.sym 115135 $abc$61454$n3918
.sym 115136 $abc$61454$n4285
.sym 115137 $abc$61454$n3929
.sym 115204 soc.cpu.mem_addr[20]
.sym 115205 soc.spimemio.rd_addr[20]
.sym 115206 soc.cpu.mem_addr[0]
.sym 115207 soc.spimemio.rd_addr[0]
.sym 115210 $abc$61454$n8187
.sym 115211 soc.cpu.mem_addr[20]
.sym 115212 $abc$61454$n1432
.sym 115213 $abc$61454$n8042_1
.sym 115216 $abc$61454$n8191
.sym 115217 soc.cpu.mem_addr[22]
.sym 115218 soc.cpu.mem_addr[21]
.sym 115219 $abc$61454$n8189
.sym 115222 soc.cpu.mem_addr[22]
.sym 115223 $abc$61454$n8191
.sym 115224 $abc$61454$n8175
.sym 115225 soc.cpu.mem_addr[14]
.sym 115228 $abc$61454$n8041_1
.sym 115229 $abc$61454$n4272
.sym 115230 $abc$61454$n4274
.sym 115231 $abc$61454$n4275
.sym 115234 $abc$61454$n8187
.sym 115235 soc.cpu.mem_addr[20]
.sym 115236 soc.spimemio.rd_inc
.sym 115237 $false
.sym 115240 $abc$61454$n8189
.sym 115241 soc.cpu.mem_addr[21]
.sym 115242 soc.spimemio.rd_inc
.sym 115243 $false
.sym 115246 $abc$61454$n8191
.sym 115247 soc.cpu.mem_addr[22]
.sym 115248 soc.spimemio.rd_inc
.sym 115249 $false
.sym 115250 $abc$61454$n4745
.sym 115251 clk_16mhz$2$2
.sym 115252 $false
.sym 115253 $abc$61454$n4284
.sym 115254 $abc$61454$n4282
.sym 115255 $abc$61454$n6256_1
.sym 115256 $abc$61454$n4253
.sym 115257 soc.spimemio.rdata[24]
.sym 115258 soc.spimemio.rd_addr[16]
.sym 115259 soc.spimemio.rdata[31]
.sym 115260 soc.spimemio.rd_addr[18]
.sym 115327 $abc$61454$n9236
.sym 115328 soc.spimemio.xfer.count[0]
.sym 115329 soc.spimemio.xfer.flash_clk
.sym 115330 $abc$61454$n4255
.sym 115333 soc.cpu.mem_addr[19]
.sym 115334 soc.spimemio.rd_addr[19]
.sym 115335 $false
.sym 115336 $false
.sym 115339 $abc$61454$n4255
.sym 115340 $abc$61454$n4257
.sym 115341 $false
.sym 115342 $false
.sym 115345 $false
.sym 115346 soc.spimemio.xfer.count[2]
.sym 115347 $false
.sym 115348 $auto$alumacc.cc:474:replace_alu$7528.C[2]
.sym 115351 $false
.sym 115352 soc.spimemio.xfer.count[0]
.sym 115353 $abc$61454$n10499
.sym 115354 $false
.sym 115357 $abc$61454$n9238
.sym 115358 soc.spimemio.xfer.count[2]
.sym 115359 soc.spimemio.xfer.flash_clk
.sym 115360 $false
.sym 115363 soc.spimemio.xfer.count[3]
.sym 115364 soc.spimemio.xfer.count[2]
.sym 115365 soc.spimemio.xfer.count[1]
.sym 115366 soc.spimemio.xfer.count[0]
.sym 115369 soc.spimemio.xfer.ibuffer[6]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$61454$n4732
.sym 115374 clk_16mhz$2$2
.sym 115375 $false
.sym 115376 $abc$61454$n4243
.sym 115377 $abc$61454$n4260
.sym 115378 $abc$61454$n4261
.sym 115379 $abc$61454$n4242
.sym 115380 soc.spimemio.xfer.next_fetch
.sym 115381 $abc$61454$n6254
.sym 115382 $abc$61454$n4259
.sym 115383 $abc$61454$n8212_1
.sym 115450 $abc$61454$n8209_1
.sym 115451 soc.spimemio.xfer.count[0]
.sym 115452 $abc$61454$n4765
.sym 115453 soc.spimemio.xfer.flash_clk
.sym 115456 $false
.sym 115457 soc.spimemio.xfer.count[0]
.sym 115458 $false
.sym 115459 $false
.sym 115462 $abc$61454$n9236
.sym 115463 $abc$61454$n9259
.sym 115464 soc.spimemio.xfer.xfer_ddr
.sym 115465 soc.spimemio.xfer.xfer_dspi
.sym 115468 soc.spimemio.xfer.count[3]
.sym 115469 $abc$61454$n6254
.sym 115470 $abc$61454$n4295
.sym 115471 $abc$61454$n4765
.sym 115480 $abc$61454$n6252
.sym 115481 $abc$61454$n6249
.sym 115482 soc.spimemio.xfer.count[2]
.sym 115483 $abc$61454$n4765
.sym 115486 $abc$61454$n8212_1
.sym 115487 soc.spimemio.xfer.count[1]
.sym 115488 soc.spimemio.xfer.xfer_qspi
.sym 115489 $abc$61454$n4765
.sym 115492 $abc$61454$n6244
.sym 115493 soc.spimemio.xfer.xfer_qspi
.sym 115494 $abc$61454$n8210_1
.sym 115495 $abc$61454$n4765
.sym 115496 $abc$61454$n4772
.sym 115497 clk_16mhz$2$2
.sym 115498 $abc$61454$n15
.sym 115499 $abc$61454$n6250_1
.sym 115500 $abc$61454$n4264
.sym 115501 $abc$61454$n6251
.sym 115502 $abc$61454$n9261
.sym 115503 $abc$61454$n4250
.sym 115504 $abc$61454$n6249
.sym 115505 $abc$61454$n6255
.sym 115506 soc.spimemio.buffer[0]
.sym 115573 soc.spimemio.buffer[22]
.sym 115574 $false
.sym 115575 $false
.sym 115576 $false
.sym 115579 soc.spimemio.xfer.ibuffer[5]
.sym 115580 $false
.sym 115581 $false
.sym 115582 $false
.sym 115585 soc.spimemio.buffer[20]
.sym 115586 $false
.sym 115587 $false
.sym 115588 $false
.sym 115597 soc.spimemio.buffer[18]
.sym 115598 $false
.sym 115599 $false
.sym 115600 $false
.sym 115609 soc.spimemio.buffer[14]
.sym 115610 $false
.sym 115611 $false
.sym 115612 $false
.sym 115615 soc.spimemio.buffer[23]
.sym 115616 $false
.sym 115617 $false
.sym 115618 $false
.sym 115619 $abc$61454$n4745
.sym 115620 clk_16mhz$2$2
.sym 115621 $false
.sym 115623 $auto$alumacc.cc:474:replace_alu$7522.C[2]
.sym 115624 $abc$61454$n9262
.sym 115625 soc.spimemio.buffer[4]
.sym 115626 soc.spimemio.buffer[3]
.sym 115627 soc.spimemio.buffer[1]
.sym 115628 soc.spimemio.buffer[7]
.sym 115629 soc.spimemio.buffer[6]
.sym 115696 soc.spimemio.buffer[6]
.sym 115697 $false
.sym 115698 $false
.sym 115699 $false
.sym 115702 soc.spimemio.buffer[2]
.sym 115703 $false
.sym 115704 $false
.sym 115705 $false
.sym 115708 soc.spimemio.buffer[4]
.sym 115709 $false
.sym 115710 $false
.sym 115711 $false
.sym 115720 soc.spimemio.buffer[3]
.sym 115721 $false
.sym 115722 $false
.sym 115723 $false
.sym 115726 soc.spimemio.xfer.ibuffer[6]
.sym 115727 $false
.sym 115728 $false
.sym 115729 $false
.sym 115732 soc.spimemio.buffer[1]
.sym 115733 $false
.sym 115734 $false
.sym 115735 $false
.sym 115738 soc.spimemio.buffer[7]
.sym 115739 $false
.sym 115740 $false
.sym 115741 $false
.sym 115742 $abc$61454$n4745
.sym 115743 clk_16mhz$2$2
.sym 115744 $false
.sym 115825 soc.cpu.mem_wdata[27]
.sym 115826 $false
.sym 115827 $false
.sym 115828 $false
.sym 115831 soc.cpu.mem_wdata[25]
.sym 115832 $false
.sym 115833 $false
.sym 115834 $false
.sym 115837 soc.cpu.mem_wdata[28]
.sym 115838 $false
.sym 115839 $false
.sym 115840 $false
.sym 115843 soc.cpu.mem_wdata[31]
.sym 115844 $false
.sym 115845 $false
.sym 115846 $false
.sym 115861 soc.cpu.mem_wdata[24]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$61454$n4670
.sym 115866 clk_16mhz$2$2
.sym 115867 $abc$61454$n17$2
.sym 116114 $abc$61454$n10508
.sym 116115 soc.simpleuart.recv_divcnt[5]
.sym 116117 soc.simpleuart.recv_divcnt[4]
.sym 116120 soc.simpleuart.recv_divcnt[3]
.sym 116121 soc.simpleuart.recv_divcnt[2]
.sym 116239 $abc$61454$n7784
.sym 116240 $abc$61454$n7786
.sym 116241 $abc$61454$n7788
.sym 116242 $abc$61454$n7790
.sym 116243 $abc$61454$n7792
.sym 116244 $abc$61454$n7794
.sym 116360 $abc$61454$n7796
.sym 116361 $abc$61454$n7798
.sym 116362 $abc$61454$n7800
.sym 116363 $abc$61454$n7802
.sym 116364 $abc$61454$n7804
.sym 116365 $abc$61454$n7806
.sym 116366 $abc$61454$n7808
.sym 116367 $abc$61454$n7810
.sym 116434 soc.simpleuart.recv_divcnt[14]
.sym 116435 $false
.sym 116436 $false
.sym 116437 $false
.sym 116440 $abc$61454$n7451
.sym 116441 $abc$61454$n7802
.sym 116442 $false
.sym 116443 $false
.sym 116446 $abc$61454$n7451
.sym 116447 $abc$61454$n7808
.sym 116448 $false
.sym 116449 $false
.sym 116452 $abc$61454$n7451
.sym 116453 $abc$61454$n7810
.sym 116454 $false
.sym 116455 $false
.sym 116458 $abc$61454$n7451
.sym 116459 $abc$61454$n7796
.sym 116460 $false
.sym 116461 $false
.sym 116464 $abc$61454$n7451
.sym 116465 $abc$61454$n7800
.sym 116466 $false
.sym 116467 $false
.sym 116470 $abc$61454$n7451
.sym 116471 $abc$61454$n7806
.sym 116472 $false
.sym 116473 $false
.sym 116476 $abc$61454$n7451
.sym 116477 $abc$61454$n7798
.sym 116478 $false
.sym 116479 $false
.sym 116480 $true
.sym 116481 clk_16mhz$2$2
.sym 116482 $abc$61454$n17$2
.sym 116483 $abc$61454$n7812
.sym 116484 $abc$61454$n7814
.sym 116485 $abc$61454$n7816
.sym 116486 $abc$61454$n7818
.sym 116487 $abc$61454$n7820
.sym 116488 $abc$61454$n7822
.sym 116489 $abc$61454$n7824
.sym 116490 $abc$61454$n7826
.sym 116569 soc.simpleuart.cfg_divider[30]
.sym 116570 $false
.sym 116571 $false
.sym 116572 $false
.sym 116575 soc.simpleuart.cfg_divider[27]
.sym 116576 $false
.sym 116577 $false
.sym 116578 $false
.sym 116581 soc.simpleuart.cfg_divider[29]
.sym 116582 $false
.sym 116583 $false
.sym 116584 $false
.sym 116587 $abc$61454$n7451
.sym 116588 $abc$61454$n7824
.sym 116589 $false
.sym 116590 $false
.sym 116593 $abc$61454$n7451
.sym 116594 $abc$61454$n7816
.sym 116595 $false
.sym 116596 $false
.sym 116599 $abc$61454$n7451
.sym 116600 $abc$61454$n7814
.sym 116601 $false
.sym 116602 $false
.sym 116603 $true
.sym 116604 clk_16mhz$2$2
.sym 116605 $abc$61454$n17$2
.sym 116606 $abc$61454$n7828
.sym 116607 $abc$61454$n7830
.sym 116608 $abc$61454$n7832
.sym 116609 $abc$61454$n7834
.sym 116610 $abc$61454$n7836
.sym 116611 $abc$61454$n7838
.sym 116612 $abc$61454$n7840
.sym 116613 $abc$61454$n7842
.sym 116692 $abc$61454$n7451
.sym 116693 $abc$61454$n7836
.sym 116694 $false
.sym 116695 $false
.sym 116698 $abc$61454$n7451
.sym 116699 $abc$61454$n7828
.sym 116700 $false
.sym 116701 $false
.sym 116710 $abc$61454$n7451
.sym 116711 $abc$61454$n7830
.sym 116712 $false
.sym 116713 $false
.sym 116722 $abc$61454$n7451
.sym 116723 $abc$61454$n7834
.sym 116724 $false
.sym 116725 $false
.sym 116726 $true
.sym 116727 clk_16mhz$2$2
.sym 116728 $abc$61454$n17$2
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117337 $abc$61454$n8237
.sym 117338 $abc$61454$n5782_1
.sym 117339 soc.cpu.pcpi_div.start$2
.sym 117340 $false
.sym 117355 $abc$61454$n8243
.sym 117356 $abc$61454$n5786_1
.sym 117357 soc.cpu.pcpi_div.start$2
.sym 117358 $false
.sym 117359 $abc$61454$n4758$2
.sym 117360 clk_16mhz$2$2
.sym 117361 $false
.sym 117362 soc.cpu.pcpi_div.quotient[12]
.sym 117364 soc.cpu.pcpi_div.quotient[11]
.sym 117448 soc.cpu.pcpi_div.quotient_msk[10]
.sym 117449 soc.cpu.pcpi_div.quotient_msk[11]
.sym 117450 soc.cpu.pcpi_div.quotient_msk[12]
.sym 117451 soc.cpu.pcpi_div.quotient_msk[13]
.sym 117454 soc.cpu.pcpi_div.quotient_msk[12]
.sym 117455 $false
.sym 117456 $false
.sym 117457 $false
.sym 117460 soc.cpu.pcpi_div.quotient_msk[11]
.sym 117461 $false
.sym 117462 $false
.sym 117463 $false
.sym 117478 soc.cpu.pcpi_div.quotient_msk[13]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117482 $abc$61454$n4753$2
.sym 117483 clk_16mhz$2$2
.sym 117484 soc.cpu.pcpi_div.start$2
.sym 117488 soc.cpu.pcpi_div.quotient[15]
.sym 117559 soc.cpu.pcpi_div.quotient_msk[18]
.sym 117560 soc.cpu.pcpi_div.quotient_msk[19]
.sym 117561 $abc$61454$n4932
.sym 117562 $abc$61454$n4933
.sym 117565 soc.cpu.pcpi_div.quotient_msk[14]
.sym 117566 soc.cpu.pcpi_div.quotient_msk[15]
.sym 117567 soc.cpu.pcpi_div.quotient_msk[16]
.sym 117568 soc.cpu.pcpi_div.quotient_msk[17]
.sym 117571 $abc$61454$n4929
.sym 117572 $abc$61454$n4931
.sym 117573 $abc$61454$n4934
.sym 117574 $abc$61454$n4935
.sym 117577 soc.cpu.pcpi_div.quotient_msk[17]
.sym 117578 $false
.sym 117579 $false
.sym 117580 $false
.sym 117583 soc.cpu.pcpi_div.quotient_msk[16]
.sym 117584 $false
.sym 117585 $false
.sym 117586 $false
.sym 117589 soc.cpu.pcpi_div.quotient_msk[18]
.sym 117590 $false
.sym 117591 $false
.sym 117592 $false
.sym 117595 soc.cpu.pcpi_div.quotient_msk[14]
.sym 117596 $false
.sym 117597 $false
.sym 117598 $false
.sym 117601 soc.cpu.pcpi_div.quotient_msk[15]
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$61454$n4753$2
.sym 117606 clk_16mhz$2$2
.sym 117607 soc.cpu.pcpi_div.start$2
.sym 117608 $abc$61454$n4750
.sym 117609 $abc$61454$n4936
.sym 117613 soc.cpu.pcpi_div.running
.sym 117682 $abc$61454$n4928
.sym 117683 $abc$61454$n4936
.sym 117684 $abc$61454$n4937
.sym 117685 $abc$61454$n4938
.sym 117688 soc.cpu.pcpi_div.quotient_msk[26]
.sym 117689 soc.cpu.pcpi_div.quotient_msk[27]
.sym 117690 soc.cpu.pcpi_div.quotient_msk[28]
.sym 117691 soc.cpu.pcpi_div.quotient_msk[29]
.sym 117694 soc.cpu.pcpi_div.quotient_msk[29]
.sym 117695 $false
.sym 117696 $false
.sym 117697 $false
.sym 117700 soc.cpu.pcpi_div.quotient_msk[19]
.sym 117701 $false
.sym 117702 $false
.sym 117703 $false
.sym 117706 soc.cpu.pcpi_div.quotient_msk[28]
.sym 117707 $false
.sym 117708 $false
.sym 117709 $false
.sym 117712 soc.cpu.pcpi_div.quotient_msk[30]
.sym 117713 $false
.sym 117714 $false
.sym 117715 $false
.sym 117718 soc.cpu.pcpi_div.quotient_msk[31]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117724 soc.cpu.pcpi_div.quotient_msk[27]
.sym 117725 $false
.sym 117726 $false
.sym 117727 $false
.sym 117728 $abc$61454$n4753$2
.sym 117729 clk_16mhz$2$2
.sym 117730 soc.cpu.pcpi_div.start$2
.sym 117731 $abc$61454$n8254_1
.sym 117732 $abc$61454$n4979
.sym 117733 $abc$61454$n8255_1
.sym 117734 $abc$61454$n4980
.sym 117735 soc.cpu.pcpi_div.divisor[11]
.sym 117736 soc.cpu.pcpi_div.divisor[13]
.sym 117737 soc.cpu.pcpi_div.divisor[12]
.sym 117738 soc.cpu.pcpi_div.divisor[7]
.sym 117805 $false
.sym 117806 soc.cpu.pcpi_div.dividend[0]
.sym 117807 $abc$61454$n10373
.sym 117808 $false
.sym 117811 $abc$61454$n8231
.sym 117812 $abc$61454$n5777
.sym 117813 soc.cpu.pcpi_div.start$2
.sym 117814 $false
.sym 117823 $abc$61454$n8264
.sym 117824 $abc$61454$n5800_1
.sym 117825 soc.cpu.pcpi_div.start$2
.sym 117826 $false
.sym 117851 $abc$61454$n4758$2
.sym 117852 clk_16mhz$2$2
.sym 117853 $false
.sym 117854 $abc$61454$n10397
.sym 117855 $abc$61454$n10383
.sym 117856 $abc$61454$n4946
.sym 117857 $abc$61454$n8256
.sym 117858 $abc$61454$n4947_1
.sym 117859 soc.cpu.pcpi_div.divisor[10]
.sym 117860 soc.cpu.pcpi_div.divisor[9]
.sym 117861 soc.cpu.pcpi_div.divisor[8]
.sym 117890 $true
.sym 117927 $auto$alumacc.cc:474:replace_alu$7516.C[1]
.sym 117929 soc.cpu.pcpi_div.dividend[0]
.sym 117930 $abc$61454$n10373
.sym 117933 $auto$alumacc.cc:474:replace_alu$7516.C[2]
.sym 117934 $false
.sym 117935 soc.cpu.pcpi_div.dividend[1]
.sym 117936 $abc$61454$n10375
.sym 117937 $auto$alumacc.cc:474:replace_alu$7516.C[1]
.sym 117939 $auto$alumacc.cc:474:replace_alu$7516.C[3]
.sym 117940 $false
.sym 117941 soc.cpu.pcpi_div.dividend[2]
.sym 117942 $abc$61454$n10377
.sym 117943 $auto$alumacc.cc:474:replace_alu$7516.C[2]
.sym 117945 $auto$alumacc.cc:474:replace_alu$7516.C[4]
.sym 117946 $false
.sym 117947 soc.cpu.pcpi_div.dividend[3]
.sym 117948 $abc$61454$n10379
.sym 117949 $auto$alumacc.cc:474:replace_alu$7516.C[3]
.sym 117951 $auto$alumacc.cc:474:replace_alu$7516.C[5]
.sym 117952 $false
.sym 117953 soc.cpu.pcpi_div.dividend[4]
.sym 117954 $abc$61454$n10381
.sym 117955 $auto$alumacc.cc:474:replace_alu$7516.C[4]
.sym 117957 $auto$alumacc.cc:474:replace_alu$7516.C[6]
.sym 117958 $false
.sym 117959 soc.cpu.pcpi_div.dividend[5]
.sym 117960 $abc$61454$n10383
.sym 117961 $auto$alumacc.cc:474:replace_alu$7516.C[5]
.sym 117963 $auto$alumacc.cc:474:replace_alu$7516.C[7]
.sym 117964 $false
.sym 117965 soc.cpu.pcpi_div.dividend[6]
.sym 117966 $abc$61454$n10385
.sym 117967 $auto$alumacc.cc:474:replace_alu$7516.C[6]
.sym 117969 $auto$alumacc.cc:474:replace_alu$7516.C[8]
.sym 117970 $false
.sym 117971 soc.cpu.pcpi_div.dividend[7]
.sym 117972 $abc$61454$n10387
.sym 117973 $auto$alumacc.cc:474:replace_alu$7516.C[7]
.sym 117977 $abc$61454$n10395
.sym 117978 $abc$61454$n10391
.sym 117979 $abc$61454$n10401
.sym 117980 $abc$61454$n10393
.sym 117981 $abc$61454$n4958
.sym 117982 $abc$61454$n10389
.sym 117983 $abc$61454$n10399
.sym 118013 $auto$alumacc.cc:474:replace_alu$7516.C[8]
.sym 118050 $auto$alumacc.cc:474:replace_alu$7516.C[9]
.sym 118051 $false
.sym 118052 soc.cpu.pcpi_div.dividend[8]
.sym 118053 $abc$61454$n10389
.sym 118054 $auto$alumacc.cc:474:replace_alu$7516.C[8]
.sym 118056 $auto$alumacc.cc:474:replace_alu$7516.C[10]
.sym 118057 $false
.sym 118058 soc.cpu.pcpi_div.dividend[9]
.sym 118059 $abc$61454$n10391
.sym 118060 $auto$alumacc.cc:474:replace_alu$7516.C[9]
.sym 118062 $auto$alumacc.cc:474:replace_alu$7516.C[11]
.sym 118063 $false
.sym 118064 soc.cpu.pcpi_div.dividend[10]
.sym 118065 $abc$61454$n10393
.sym 118066 $auto$alumacc.cc:474:replace_alu$7516.C[10]
.sym 118068 $auto$alumacc.cc:474:replace_alu$7516.C[12]
.sym 118069 $false
.sym 118070 soc.cpu.pcpi_div.dividend[11]
.sym 118071 $abc$61454$n10395
.sym 118072 $auto$alumacc.cc:474:replace_alu$7516.C[11]
.sym 118074 $auto$alumacc.cc:474:replace_alu$7516.C[13]
.sym 118075 $false
.sym 118076 soc.cpu.pcpi_div.dividend[12]
.sym 118077 $abc$61454$n10397
.sym 118078 $auto$alumacc.cc:474:replace_alu$7516.C[12]
.sym 118080 $auto$alumacc.cc:474:replace_alu$7516.C[14]
.sym 118081 $false
.sym 118082 soc.cpu.pcpi_div.dividend[13]
.sym 118083 $abc$61454$n10399
.sym 118084 $auto$alumacc.cc:474:replace_alu$7516.C[13]
.sym 118086 $auto$alumacc.cc:474:replace_alu$7516.C[15]
.sym 118087 $false
.sym 118088 soc.cpu.pcpi_div.dividend[14]
.sym 118089 $abc$61454$n10401
.sym 118090 $auto$alumacc.cc:474:replace_alu$7516.C[14]
.sym 118092 $auto$alumacc.cc:474:replace_alu$7516.C[16]
.sym 118093 $false
.sym 118094 soc.cpu.pcpi_div.dividend[15]
.sym 118095 $abc$61454$n10403
.sym 118096 $auto$alumacc.cc:474:replace_alu$7516.C[15]
.sym 118100 $abc$61454$n4959
.sym 118101 $abc$61454$n4957
.sym 118102 $abc$61454$n10403
.sym 118103 $abc$61454$n4967
.sym 118104 soc.cpu.pcpi_div.divisor[23]
.sym 118105 soc.cpu.pcpi_div.divisor[24]
.sym 118106 soc.cpu.pcpi_div.divisor[14]
.sym 118107 soc.cpu.pcpi_div.divisor[15]
.sym 118136 $auto$alumacc.cc:474:replace_alu$7516.C[16]
.sym 118173 $auto$alumacc.cc:474:replace_alu$7516.C[17]
.sym 118174 $false
.sym 118175 soc.cpu.pcpi_div.dividend[16]
.sym 118176 $abc$61454$n10405
.sym 118177 $auto$alumacc.cc:474:replace_alu$7516.C[16]
.sym 118179 $auto$alumacc.cc:474:replace_alu$7516.C[18]
.sym 118180 $false
.sym 118181 soc.cpu.pcpi_div.dividend[17]
.sym 118182 $abc$61454$n10407
.sym 118183 $auto$alumacc.cc:474:replace_alu$7516.C[17]
.sym 118185 $auto$alumacc.cc:474:replace_alu$7516.C[19]
.sym 118186 $false
.sym 118187 soc.cpu.pcpi_div.dividend[18]
.sym 118188 $abc$61454$n10409
.sym 118189 $auto$alumacc.cc:474:replace_alu$7516.C[18]
.sym 118191 $auto$alumacc.cc:474:replace_alu$7516.C[20]
.sym 118192 $false
.sym 118193 soc.cpu.pcpi_div.dividend[19]
.sym 118194 $abc$61454$n10411
.sym 118195 $auto$alumacc.cc:474:replace_alu$7516.C[19]
.sym 118197 $auto$alumacc.cc:474:replace_alu$7516.C[21]
.sym 118198 $false
.sym 118199 soc.cpu.pcpi_div.dividend[20]
.sym 118200 $abc$61454$n10413
.sym 118201 $auto$alumacc.cc:474:replace_alu$7516.C[20]
.sym 118203 $auto$alumacc.cc:474:replace_alu$7516.C[22]
.sym 118204 $false
.sym 118205 soc.cpu.pcpi_div.dividend[21]
.sym 118206 $abc$61454$n10415
.sym 118207 $auto$alumacc.cc:474:replace_alu$7516.C[21]
.sym 118209 $auto$alumacc.cc:474:replace_alu$7516.C[23]
.sym 118210 $false
.sym 118211 soc.cpu.pcpi_div.dividend[22]
.sym 118212 $abc$61454$n10417
.sym 118213 $auto$alumacc.cc:474:replace_alu$7516.C[22]
.sym 118215 $auto$alumacc.cc:474:replace_alu$7516.C[24]
.sym 118216 $false
.sym 118217 soc.cpu.pcpi_div.dividend[23]
.sym 118218 $abc$61454$n10419
.sym 118219 $auto$alumacc.cc:474:replace_alu$7516.C[23]
.sym 118223 $abc$61454$n4948
.sym 118224 $abc$61454$n10421
.sym 118225 $abc$61454$n8257_1
.sym 118226 $abc$61454$n10433
.sym 118227 $abc$61454$n10435
.sym 118228 $abc$61454$n10429
.sym 118229 soc.cpu.pcpi_div.divisor[28]
.sym 118259 $auto$alumacc.cc:474:replace_alu$7516.C[24]
.sym 118296 $auto$alumacc.cc:474:replace_alu$7516.C[25]
.sym 118297 $false
.sym 118298 soc.cpu.pcpi_div.dividend[24]
.sym 118299 $abc$61454$n10421
.sym 118300 $auto$alumacc.cc:474:replace_alu$7516.C[24]
.sym 118302 $auto$alumacc.cc:474:replace_alu$7516.C[26]
.sym 118303 $false
.sym 118304 soc.cpu.pcpi_div.dividend[25]
.sym 118305 $abc$61454$n10423
.sym 118306 $auto$alumacc.cc:474:replace_alu$7516.C[25]
.sym 118308 $auto$alumacc.cc:474:replace_alu$7516.C[27]
.sym 118309 $false
.sym 118310 soc.cpu.pcpi_div.dividend[26]
.sym 118311 $abc$61454$n10425
.sym 118312 $auto$alumacc.cc:474:replace_alu$7516.C[26]
.sym 118314 $auto$alumacc.cc:474:replace_alu$7516.C[28]
.sym 118315 $false
.sym 118316 soc.cpu.pcpi_div.dividend[27]
.sym 118317 $abc$61454$n10427
.sym 118318 $auto$alumacc.cc:474:replace_alu$7516.C[27]
.sym 118320 $auto$alumacc.cc:474:replace_alu$7516.C[29]
.sym 118321 $false
.sym 118322 soc.cpu.pcpi_div.dividend[28]
.sym 118323 $abc$61454$n10429
.sym 118324 $auto$alumacc.cc:474:replace_alu$7516.C[28]
.sym 118326 $auto$alumacc.cc:474:replace_alu$7516.C[30]
.sym 118327 $false
.sym 118328 soc.cpu.pcpi_div.dividend[29]
.sym 118329 $abc$61454$n10431
.sym 118330 $auto$alumacc.cc:474:replace_alu$7516.C[29]
.sym 118332 $auto$alumacc.cc:474:replace_alu$7516.C[31]
.sym 118333 $false
.sym 118334 soc.cpu.pcpi_div.dividend[30]
.sym 118335 $abc$61454$n10433
.sym 118336 $auto$alumacc.cc:474:replace_alu$7516.C[30]
.sym 118339 $false
.sym 118340 soc.cpu.pcpi_div.dividend[31]
.sym 118341 $abc$61454$n10435
.sym 118342 $auto$alumacc.cc:474:replace_alu$7516.C[31]
.sym 118346 $abc$61454$n311
.sym 118347 $abc$61454$n4943
.sym 118348 $abc$61454$n4944
.sym 118349 $abc$61454$n291
.sym 118350 $abc$61454$n4950
.sym 118351 $abc$61454$n4949_1
.sym 118352 $abc$61454$n4945
.sym 118353 soc.cpu.pcpi_div.divisor[26]
.sym 118420 soc.cpu.pcpi_div.divisor[47]
.sym 118421 soc.cpu.pcpi_div.divisor[59]
.sym 118422 $abc$61454$n4953
.sym 118423 $abc$61454$n4954
.sym 118432 soc.cpu.pcpi_div.divisor[40]
.sym 118433 soc.cpu.pcpi_div.divisor[43]
.sym 118434 soc.cpu.pcpi_div.divisor[46]
.sym 118435 $false
.sym 118438 soc.cpu.pcpi_div.divisor[26]
.sym 118439 $false
.sym 118440 $false
.sym 118441 $false
.sym 118444 soc.cpu.pcpi_div.divisor[32]
.sym 118445 soc.cpu.pcpi_div.divisor[57]
.sym 118446 soc.cpu.pcpi_div.divisor[60]
.sym 118447 soc.cpu.pcpi_div.divisor[61]
.sym 118450 soc.cpu.pcpi_div.divisor[36]
.sym 118451 soc.cpu.pcpi_div.divisor[37]
.sym 118452 soc.cpu.pcpi_div.divisor[38]
.sym 118453 soc.cpu.pcpi_div.divisor[39]
.sym 118456 soc.cpu.pcpi_div.divisor[56]
.sym 118457 soc.cpu.pcpi_div.divisor[62]
.sym 118458 $abc$61454$n4952
.sym 118459 $abc$61454$n4955
.sym 118462 $abc$61454$n8324
.sym 118463 $abc$61454$n5840
.sym 118464 soc.cpu.pcpi_div.start$2
.sym 118465 $false
.sym 118466 $abc$61454$n4758$2
.sym 118467 clk_16mhz$2$2
.sym 118468 $false
.sym 118469 $abc$61454$n284
.sym 118470 $abc$61454$n308
.sym 118472 $abc$61454$n309
.sym 118473 $abc$61454$n293
.sym 118474 $abc$61454$n297
.sym 118476 $abc$61454$n266
.sym 118549 soc.cpu.pcpi_div.divisor[39]
.sym 118550 $false
.sym 118551 $false
.sym 118552 $false
.sym 118561 soc.cpu.pcpi_div.divisor[61]
.sym 118562 $false
.sym 118563 $false
.sym 118564 $false
.sym 118592 $abc$61454$n270
.sym 118593 $abc$61454$n299
.sym 118594 $abc$61454$n276
.sym 118596 $abc$61454$n287
.sym 118597 $abc$61454$n285
.sym 118599 $abc$61454$n296
.sym 118678 soc.cpu.pcpi_div.divisor[60]
.sym 118679 $false
.sym 118680 $false
.sym 118681 $false
.sym 118716 $abc$61454$n5346
.sym 118718 $abc$61454$n272
.sym 118720 $abc$61454$n4758
.sym 118751 $true
.sym 118788 $auto$alumacc.cc:474:replace_alu$7528.C[1]$2
.sym 118790 soc.spimemio.xfer.count[0]
.sym 118791 $abc$61454$n10499
.sym 118794 $auto$alumacc.cc:474:replace_alu$7528.C[2]$2
.sym 118796 soc.spimemio.xfer.count[1]
.sym 118797 $true$2
.sym 118798 $auto$alumacc.cc:474:replace_alu$7528.C[1]$2
.sym 118800 $auto$alumacc.cc:474:replace_alu$7528.C[3]
.sym 118802 soc.spimemio.xfer.count[2]
.sym 118803 $true$2
.sym 118804 $auto$alumacc.cc:474:replace_alu$7528.C[2]$2
.sym 118807 $false
.sym 118808 soc.spimemio.xfer.count[3]
.sym 118809 $false
.sym 118810 $auto$alumacc.cc:474:replace_alu$7528.C[3]
.sym 118813 $false
.sym 118814 soc.spimemio.xfer.count[1]
.sym 118815 $false
.sym 118816 $auto$alumacc.cc:474:replace_alu$7528.C[1]
.sym 118825 $abc$61454$n9237
.sym 118826 soc.spimemio.xfer.count[1]
.sym 118827 soc.spimemio.xfer.flash_clk
.sym 118828 $abc$61454$n4257
.sym 118831 soc.cpu.mem_addr[1]
.sym 118832 $false
.sym 118833 $false
.sym 118834 $false
.sym 118835 $abc$61454$n4726
.sym 118836 clk_16mhz$2$2
.sym 118837 $false
.sym 118838 $abc$61454$n6170
.sym 118839 $abc$61454$n6164
.sym 118840 $abc$61454$n6165
.sym 118841 $abc$61454$n6168
.sym 118842 $abc$61454$n6166_1
.sym 118843 $abc$61454$n6169_1
.sym 118844 soc.spimemio.xfer.ibuffer[1]
.sym 118845 soc.spimemio.xfer.ibuffer[0]
.sym 118912 soc.spimemio.xfer.xfer_qspi
.sym 118913 soc.spimemio.xfer.xfer_dspi
.sym 118914 soc.spimemio.xfer.xfer_ddr
.sym 118915 $false
.sym 118918 soc.spimemio.xfer.flash_clk
.sym 118919 $abc$61454$n4989
.sym 118920 $abc$61454$n4797
.sym 118921 $false
.sym 118924 soc.spimemio.rd_inc
.sym 118925 $abc$61454$n4745
.sym 118926 $false
.sym 118927 $false
.sym 118930 soc.cpu.mem_addr[9]
.sym 118931 $abc$61454$n8165
.sym 118932 $abc$61454$n3941
.sym 118933 $abc$61454$n4292
.sym 118936 $abc$61454$n8167
.sym 118937 soc.cpu.mem_addr[10]
.sym 118938 soc.cpu.mem_addr[7]
.sym 118939 $abc$61454$n8161
.sym 118942 soc.cpu.mem_addr[1]
.sym 118943 soc.spimemio.rd_addr[1]
.sym 118944 $false
.sym 118945 $false
.sym 118948 soc.cpu.pcpi_div.divisor[57]
.sym 118949 $false
.sym 118950 $false
.sym 118951 $false
.sym 118954 $abc$61454$n8167
.sym 118955 soc.cpu.mem_addr[10]
.sym 118956 soc.spimemio.rd_inc
.sym 118957 $false
.sym 118958 $abc$61454$n4745
.sym 118959 clk_16mhz$2$2
.sym 118960 $false
.sym 118963 $abc$61454$n8155
.sym 118964 $abc$61454$n8157
.sym 118965 $abc$61454$n8159
.sym 118966 $abc$61454$n8161
.sym 118967 $abc$61454$n8163
.sym 118968 $abc$61454$n8165
.sym 119035 $abc$61454$n4282
.sym 119036 $abc$61454$n4285
.sym 119037 $abc$61454$n4288
.sym 119038 $abc$61454$n4291
.sym 119041 soc.cpu.mem_addr[7]
.sym 119042 soc.spimemio.rd_addr[7]
.sym 119043 soc.cpu.mem_addr[9]
.sym 119044 soc.spimemio.rd_addr[9]
.sym 119047 soc.cpu.mem_addr[23]
.sym 119048 $abc$61454$n8193
.sym 119049 $abc$61454$n4289
.sym 119050 $abc$61454$n4290
.sym 119053 soc.cpu.mem_addr[6]
.sym 119054 soc.spimemio.rd_addr[6]
.sym 119055 soc.cpu.mem_addr[7]
.sym 119056 soc.spimemio.rd_addr[7]
.sym 119059 soc.cpu.mem_addr[6]
.sym 119060 $abc$61454$n8159
.sym 119061 soc.cpu.mem_addr[11]
.sym 119062 $abc$61454$n8169
.sym 119065 $abc$61454$n8165
.sym 119066 soc.cpu.mem_addr[9]
.sym 119067 soc.spimemio.rd_inc
.sym 119068 $false
.sym 119071 $abc$61454$n8161
.sym 119072 soc.cpu.mem_addr[7]
.sym 119073 soc.spimemio.rd_inc
.sym 119074 $false
.sym 119077 $abc$61454$n8159
.sym 119078 soc.cpu.mem_addr[6]
.sym 119079 soc.spimemio.rd_inc
.sym 119080 $false
.sym 119081 $abc$61454$n4745
.sym 119082 clk_16mhz$2$2
.sym 119083 $false
.sym 119084 $abc$61454$n8167
.sym 119085 $abc$61454$n8169
.sym 119086 $abc$61454$n8171
.sym 119087 $abc$61454$n8173
.sym 119088 $abc$61454$n8175
.sym 119089 $abc$61454$n8177
.sym 119090 $abc$61454$n8179
.sym 119091 $abc$61454$n8181
.sym 119158 soc.cpu.mem_addr[15]
.sym 119159 soc.spimemio.rd_addr[15]
.sym 119160 soc.cpu.mem_addr[17]
.sym 119161 soc.spimemio.rd_addr[17]
.sym 119164 soc.cpu.mem_addr[5]
.sym 119165 soc.spimemio.rd_addr[5]
.sym 119166 $false
.sym 119167 $false
.sym 119170 soc.cpu.mem_addr[9]
.sym 119171 soc.spimemio.rd_addr[9]
.sym 119172 soc.cpu.mem_addr[15]
.sym 119173 soc.spimemio.rd_addr[15]
.sym 119176 $abc$61454$n8157
.sym 119177 soc.cpu.mem_addr[5]
.sym 119178 soc.spimemio.rd_inc
.sym 119179 $false
.sym 119182 $abc$61454$n8171
.sym 119183 soc.cpu.mem_addr[12]
.sym 119184 soc.spimemio.rd_inc
.sym 119185 $false
.sym 119188 $abc$61454$n8177
.sym 119189 soc.cpu.mem_addr[15]
.sym 119190 soc.spimemio.rd_inc
.sym 119191 $false
.sym 119194 $abc$61454$n8169
.sym 119195 soc.cpu.mem_addr[11]
.sym 119196 soc.spimemio.rd_inc
.sym 119197 $false
.sym 119200 $abc$61454$n8181
.sym 119201 soc.cpu.mem_addr[17]
.sym 119202 soc.spimemio.rd_inc
.sym 119203 $false
.sym 119204 $abc$61454$n4745
.sym 119205 clk_16mhz$2$2
.sym 119206 $false
.sym 119207 $abc$61454$n8183
.sym 119208 $abc$61454$n8185
.sym 119209 $abc$61454$n8187
.sym 119210 $abc$61454$n8189
.sym 119211 $abc$61454$n8191
.sym 119212 $abc$61454$n8193
.sym 119213 $abc$61454$n1432
.sym 119214 $abc$61454$n3927
.sym 119281 soc.cpu.mem_addr[18]
.sym 119282 soc.spimemio.rd_addr[18]
.sym 119283 $false
.sym 119284 $false
.sym 119287 $abc$61454$n3927
.sym 119288 $abc$61454$n3928
.sym 119289 $abc$61454$n3929
.sym 119290 $abc$61454$n3930
.sym 119293 soc.cpu.mem_addr[16]
.sym 119294 soc.spimemio.rd_addr[16]
.sym 119295 soc.spimemio.rd_addr[12]
.sym 119296 soc.cpu.mem_addr[12]
.sym 119299 soc.cpu.mem_addr[20]
.sym 119300 $abc$61454$n8187
.sym 119301 $abc$61454$n8183
.sym 119302 soc.cpu.mem_addr[18]
.sym 119305 soc.cpu.mem_addr[18]
.sym 119306 $abc$61454$n8183
.sym 119307 $abc$61454$n8179
.sym 119308 soc.cpu.mem_addr[16]
.sym 119311 soc.cpu.mem_addr[11]
.sym 119312 soc.spimemio.rd_addr[11]
.sym 119313 $false
.sym 119314 $false
.sym 119317 soc.cpu.mem_addr[17]
.sym 119318 $abc$61454$n8181
.sym 119319 $abc$61454$n4286
.sym 119320 $abc$61454$n4287
.sym 119323 soc.spimemio.rd_addr[18]
.sym 119324 soc.cpu.mem_addr[18]
.sym 119325 soc.cpu.mem_addr[12]
.sym 119326 soc.spimemio.rd_addr[12]
.sym 119330 $abc$61454$n4283
.sym 119331 soc.spimemio.rd_addr[19]
.sym 119335 soc.spimemio.rdata[5]
.sym 119336 soc.spimemio.rd_addr[13]
.sym 119337 soc.spimemio.rdata[26]
.sym 119404 soc.cpu.mem_addr[16]
.sym 119405 $abc$61454$n8179
.sym 119406 soc.cpu.mem_addr[15]
.sym 119407 $abc$61454$n8177
.sym 119410 soc.cpu.mem_addr[5]
.sym 119411 $abc$61454$n8157
.sym 119412 $abc$61454$n4283
.sym 119413 $abc$61454$n4284
.sym 119416 $abc$61454$n9239
.sym 119417 soc.spimemio.xfer.count[3]
.sym 119418 soc.spimemio.xfer.flash_clk
.sym 119419 $abc$61454$n4257
.sym 119422 $abc$61454$n9239
.sym 119423 soc.spimemio.xfer.count[3]
.sym 119424 soc.spimemio.xfer.flash_clk
.sym 119425 $abc$61454$n4254
.sym 119428 soc.spimemio.xfer.ibuffer[0]
.sym 119429 $false
.sym 119430 $false
.sym 119431 $false
.sym 119434 $abc$61454$n8179
.sym 119435 soc.cpu.mem_addr[16]
.sym 119436 soc.spimemio.rd_inc
.sym 119437 $false
.sym 119440 soc.spimemio.xfer.ibuffer[7]
.sym 119441 $false
.sym 119442 $false
.sym 119443 $false
.sym 119446 $abc$61454$n8183
.sym 119447 soc.cpu.mem_addr[18]
.sym 119448 soc.spimemio.rd_inc
.sym 119449 $false
.sym 119450 $abc$61454$n4745
.sym 119451 clk_16mhz$2$2
.sym 119452 $false
.sym 119453 $abc$61454$n4244
.sym 119454 $abc$61454$n5343
.sym 119455 $abc$61454$n4248
.sym 119456 $abc$61454$n6257
.sym 119457 $abc$61454$n6244
.sym 119458 $abc$61454$n4245
.sym 119459 $abc$61454$n4246
.sym 119460 $abc$61454$n4251
.sym 119527 $abc$61454$n4250
.sym 119528 $abc$61454$n4251
.sym 119529 $abc$61454$n4244
.sym 119530 soc.spimemio.xfer.count[1]
.sym 119533 $abc$61454$n9259
.sym 119534 soc.spimemio.xfer.count[0]
.sym 119535 $abc$61454$n4261
.sym 119536 soc.spimemio.xfer.flash_clk
.sym 119539 $abc$61454$n10499
.sym 119540 soc.spimemio.xfer.count[1]
.sym 119541 soc.spimemio.xfer.flash_clk
.sym 119542 $false
.sym 119545 $abc$61454$n4253
.sym 119546 $abc$61454$n4256
.sym 119547 $abc$61454$n4243
.sym 119548 $abc$61454$n4765
.sym 119551 $abc$61454$n4264
.sym 119552 $abc$61454$n4259
.sym 119553 $abc$61454$n4262
.sym 119554 $abc$61454$n4242
.sym 119557 $abc$61454$n6255
.sym 119558 $abc$61454$n6256_1
.sym 119559 $abc$61454$n6257
.sym 119560 $false
.sym 119563 $abc$61454$n9262
.sym 119564 soc.spimemio.xfer.count[3]
.sym 119565 soc.spimemio.xfer.flash_clk
.sym 119566 $abc$61454$n4260
.sym 119569 soc.spimemio.xfer.xfer_dspi
.sym 119570 soc.spimemio.xfer.xfer_ddr
.sym 119571 $abc$61454$n4261
.sym 119572 $abc$61454$n4256
.sym 119576 $abc$61454$n6189
.sym 119577 $abc$61454$n6190
.sym 119578 soc.spimemio.buffer[18]
.sym 119579 soc.spimemio.buffer[16]
.sym 119580 soc.spimemio.buffer[21]
.sym 119581 soc.spimemio.buffer[20]
.sym 119582 soc.spimemio.buffer[22]
.sym 119583 soc.spimemio.buffer[23]
.sym 119650 $abc$61454$n9261
.sym 119651 soc.spimemio.xfer.count[2]
.sym 119652 soc.spimemio.xfer.flash_clk
.sym 119653 $abc$61454$n4263
.sym 119656 $abc$61454$n9261
.sym 119657 soc.spimemio.xfer.count[2]
.sym 119658 soc.spimemio.xfer.flash_clk
.sym 119659 soc.spimemio.xfer.xfer_dspi
.sym 119662 $abc$61454$n10499
.sym 119663 soc.spimemio.xfer.count[2]
.sym 119664 soc.spimemio.xfer.flash_clk
.sym 119665 $abc$61454$n4247
.sym 119668 $false
.sym 119669 soc.spimemio.xfer.count[2]
.sym 119670 $false
.sym 119671 $auto$alumacc.cc:474:replace_alu$7522.C[2]
.sym 119674 $abc$61454$n10499
.sym 119675 soc.spimemio.xfer.count[2]
.sym 119676 $false
.sym 119677 $false
.sym 119680 $abc$61454$n4252
.sym 119681 $abc$61454$n4250
.sym 119682 $abc$61454$n6251
.sym 119683 $abc$61454$n6250_1
.sym 119686 $abc$61454$n9262
.sym 119687 soc.spimemio.xfer.count[3]
.sym 119688 soc.spimemio.xfer.flash_clk
.sym 119689 $abc$61454$n4263
.sym 119692 soc.spimemio.xfer.ibuffer[0]
.sym 119693 $false
.sym 119694 $false
.sym 119695 $false
.sym 119696 $abc$61454$n4729
.sym 119697 clk_16mhz$2$2
.sym 119698 $false
.sym 119704 soc.spimemio.buffer[2]
.sym 119735 $true
.sym 119772 $auto$alumacc.cc:474:replace_alu$7522.C[2]$2
.sym 119774 soc.spimemio.xfer.count[1]
.sym 119775 $abc$61454$n10499
.sym 119778 $auto$alumacc.cc:474:replace_alu$7522.C[3]
.sym 119780 soc.spimemio.xfer.count[2]
.sym 119781 $true$2
.sym 119782 $auto$alumacc.cc:474:replace_alu$7522.C[2]$2
.sym 119785 $false
.sym 119786 soc.spimemio.xfer.count[3]
.sym 119787 $false
.sym 119788 $auto$alumacc.cc:474:replace_alu$7522.C[3]
.sym 119791 soc.spimemio.xfer.ibuffer[4]
.sym 119792 $false
.sym 119793 $false
.sym 119794 $false
.sym 119797 soc.spimemio.xfer.ibuffer[3]
.sym 119798 $false
.sym 119799 $false
.sym 119800 $false
.sym 119803 soc.spimemio.xfer.ibuffer[1]
.sym 119804 $false
.sym 119805 $false
.sym 119806 $false
.sym 119809 soc.spimemio.xfer.ibuffer[7]
.sym 119810 $false
.sym 119811 $false
.sym 119812 $false
.sym 119815 soc.spimemio.xfer.ibuffer[6]
.sym 119816 $false
.sym 119817 $false
.sym 119818 $false
.sym 119819 $abc$61454$n4729
.sym 119820 clk_16mhz$2$2
.sym 119821 $false
.sym 120195 $abc$61454$n10502
.sym 120196 $abc$61454$n7780
.sym 120197 $abc$61454$n10504
.sym 120198 soc.simpleuart.recv_divcnt[0]
.sym 120265 soc.simpleuart.recv_divcnt[5]
.sym 120266 $false
.sym 120267 $false
.sym 120268 $false
.sym 120271 $abc$61454$n7451
.sym 120272 $abc$61454$n7790
.sym 120273 $false
.sym 120274 $false
.sym 120283 $abc$61454$n7451
.sym 120284 $abc$61454$n7788
.sym 120285 $false
.sym 120286 $false
.sym 120301 $abc$61454$n7451
.sym 120302 $abc$61454$n7786
.sym 120303 $false
.sym 120304 $false
.sym 120307 $abc$61454$n7451
.sym 120308 $abc$61454$n7784
.sym 120309 $false
.sym 120310 $false
.sym 120311 $true
.sym 120312 clk_16mhz$2$2
.sym 120313 $abc$61454$n17$2
.sym 120314 $abc$61454$n10510
.sym 120315 $abc$61454$n10355
.sym 120316 $abc$61454$n10192
.sym 120317 $abc$61454$n10349
.sym 120318 $abc$61454$n10353
.sym 120319 soc.simpleuart.recv_divcnt[1]
.sym 120320 soc.simpleuart.recv_divcnt[7]
.sym 120321 soc.simpleuart.recv_divcnt[6]
.sym 120350 $true
.sym 120387 soc.simpleuart.recv_divcnt[0]$2
.sym 120388 $false
.sym 120389 soc.simpleuart.recv_divcnt[0]
.sym 120390 $false
.sym 120391 $false
.sym 120393 $auto$alumacc.cc:474:replace_alu$7540.C[2]
.sym 120395 $false
.sym 120396 soc.simpleuart.recv_divcnt[1]
.sym 120399 $auto$alumacc.cc:474:replace_alu$7540.C[3]
.sym 120400 $false
.sym 120401 $false
.sym 120402 soc.simpleuart.recv_divcnt[2]
.sym 120403 $auto$alumacc.cc:474:replace_alu$7540.C[2]
.sym 120405 $auto$alumacc.cc:474:replace_alu$7540.C[4]
.sym 120406 $false
.sym 120407 $false
.sym 120408 soc.simpleuart.recv_divcnt[3]
.sym 120409 $auto$alumacc.cc:474:replace_alu$7540.C[3]
.sym 120411 $auto$alumacc.cc:474:replace_alu$7540.C[5]
.sym 120412 $false
.sym 120413 $false
.sym 120414 soc.simpleuart.recv_divcnt[4]
.sym 120415 $auto$alumacc.cc:474:replace_alu$7540.C[4]
.sym 120417 $auto$alumacc.cc:474:replace_alu$7540.C[6]
.sym 120418 $false
.sym 120419 $false
.sym 120420 soc.simpleuart.recv_divcnt[5]
.sym 120421 $auto$alumacc.cc:474:replace_alu$7540.C[5]
.sym 120423 $auto$alumacc.cc:474:replace_alu$7540.C[7]
.sym 120424 $false
.sym 120425 $false
.sym 120426 soc.simpleuart.recv_divcnt[6]
.sym 120427 $auto$alumacc.cc:474:replace_alu$7540.C[6]
.sym 120429 $auto$alumacc.cc:474:replace_alu$7540.C[8]
.sym 120430 $false
.sym 120431 $false
.sym 120432 soc.simpleuart.recv_divcnt[7]
.sym 120433 $auto$alumacc.cc:474:replace_alu$7540.C[7]
.sym 120437 $abc$61454$n10512
.sym 120438 $abc$61454$n10357
.sym 120439 $abc$61454$n10351
.sym 120440 $abc$61454$n10522
.sym 120441 $abc$61454$n10361
.sym 120442 $abc$61454$n10516
.sym 120443 $abc$61454$n10359
.sym 120444 soc.simpleuart.recv_divcnt[12]
.sym 120473 $auto$alumacc.cc:474:replace_alu$7540.C[8]
.sym 120510 $auto$alumacc.cc:474:replace_alu$7540.C[9]
.sym 120511 $false
.sym 120512 $false
.sym 120513 soc.simpleuart.recv_divcnt[8]
.sym 120514 $auto$alumacc.cc:474:replace_alu$7540.C[8]
.sym 120516 $auto$alumacc.cc:474:replace_alu$7540.C[10]
.sym 120517 $false
.sym 120518 $false
.sym 120519 soc.simpleuart.recv_divcnt[9]
.sym 120520 $auto$alumacc.cc:474:replace_alu$7540.C[9]
.sym 120522 $auto$alumacc.cc:474:replace_alu$7540.C[11]
.sym 120523 $false
.sym 120524 $false
.sym 120525 soc.simpleuart.recv_divcnt[10]
.sym 120526 $auto$alumacc.cc:474:replace_alu$7540.C[10]
.sym 120528 $auto$alumacc.cc:474:replace_alu$7540.C[12]
.sym 120529 $false
.sym 120530 $false
.sym 120531 soc.simpleuart.recv_divcnt[11]
.sym 120532 $auto$alumacc.cc:474:replace_alu$7540.C[11]
.sym 120534 $auto$alumacc.cc:474:replace_alu$7540.C[13]
.sym 120535 $false
.sym 120536 $false
.sym 120537 soc.simpleuart.recv_divcnt[12]
.sym 120538 $auto$alumacc.cc:474:replace_alu$7540.C[12]
.sym 120540 $auto$alumacc.cc:474:replace_alu$7540.C[14]
.sym 120541 $false
.sym 120542 $false
.sym 120543 soc.simpleuart.recv_divcnt[13]
.sym 120544 $auto$alumacc.cc:474:replace_alu$7540.C[13]
.sym 120546 $auto$alumacc.cc:474:replace_alu$7540.C[15]
.sym 120547 $false
.sym 120548 $false
.sym 120549 soc.simpleuart.recv_divcnt[14]
.sym 120550 $auto$alumacc.cc:474:replace_alu$7540.C[14]
.sym 120552 $auto$alumacc.cc:474:replace_alu$7540.C[16]
.sym 120553 $false
.sym 120554 $false
.sym 120555 soc.simpleuart.recv_divcnt[15]
.sym 120556 $auto$alumacc.cc:474:replace_alu$7540.C[15]
.sym 120560 $abc$61454$n10367
.sym 120561 $abc$61454$n10520
.sym 120562 $abc$61454$n10363
.sym 120563 $abc$61454$n10524
.sym 120564 $abc$61454$n10518
.sym 120565 soc.simpleuart.recv_divcnt[19]
.sym 120566 soc.simpleuart.recv_divcnt[16]
.sym 120567 soc.simpleuart.recv_divcnt[21]
.sym 120596 $auto$alumacc.cc:474:replace_alu$7540.C[16]
.sym 120633 $auto$alumacc.cc:474:replace_alu$7540.C[17]
.sym 120634 $false
.sym 120635 $false
.sym 120636 soc.simpleuart.recv_divcnt[16]
.sym 120637 $auto$alumacc.cc:474:replace_alu$7540.C[16]
.sym 120639 $auto$alumacc.cc:474:replace_alu$7540.C[18]
.sym 120640 $false
.sym 120641 $false
.sym 120642 soc.simpleuart.recv_divcnt[17]
.sym 120643 $auto$alumacc.cc:474:replace_alu$7540.C[17]
.sym 120645 $auto$alumacc.cc:474:replace_alu$7540.C[19]
.sym 120646 $false
.sym 120647 $false
.sym 120648 soc.simpleuart.recv_divcnt[18]
.sym 120649 $auto$alumacc.cc:474:replace_alu$7540.C[18]
.sym 120651 $auto$alumacc.cc:474:replace_alu$7540.C[20]
.sym 120652 $false
.sym 120653 $false
.sym 120654 soc.simpleuart.recv_divcnt[19]
.sym 120655 $auto$alumacc.cc:474:replace_alu$7540.C[19]
.sym 120657 $auto$alumacc.cc:474:replace_alu$7540.C[21]
.sym 120658 $false
.sym 120659 $false
.sym 120660 soc.simpleuart.recv_divcnt[20]
.sym 120661 $auto$alumacc.cc:474:replace_alu$7540.C[20]
.sym 120663 $auto$alumacc.cc:474:replace_alu$7540.C[22]
.sym 120664 $false
.sym 120665 $false
.sym 120666 soc.simpleuart.recv_divcnt[21]
.sym 120667 $auto$alumacc.cc:474:replace_alu$7540.C[21]
.sym 120669 $auto$alumacc.cc:474:replace_alu$7540.C[23]
.sym 120670 $false
.sym 120671 $false
.sym 120672 soc.simpleuart.recv_divcnt[22]
.sym 120673 $auto$alumacc.cc:474:replace_alu$7540.C[22]
.sym 120675 $auto$alumacc.cc:474:replace_alu$7540.C[24]
.sym 120676 $false
.sym 120677 $false
.sym 120678 soc.simpleuart.recv_divcnt[23]
.sym 120679 $auto$alumacc.cc:474:replace_alu$7540.C[23]
.sym 120683 $abc$61454$n10534
.sym 120684 $abc$61454$n10526
.sym 120685 soc.simpleuart.recv_divcnt[23]
.sym 120686 soc.simpleuart.recv_divcnt[26]
.sym 120687 soc.simpleuart.recv_divcnt[30]
.sym 120688 soc.simpleuart.recv_divcnt[20]
.sym 120689 soc.simpleuart.recv_divcnt[29]
.sym 120690 soc.simpleuart.recv_divcnt[31]
.sym 120719 $auto$alumacc.cc:474:replace_alu$7540.C[24]
.sym 120756 $auto$alumacc.cc:474:replace_alu$7540.C[25]
.sym 120757 $false
.sym 120758 $false
.sym 120759 soc.simpleuart.recv_divcnt[24]
.sym 120760 $auto$alumacc.cc:474:replace_alu$7540.C[24]
.sym 120762 $auto$alumacc.cc:474:replace_alu$7540.C[26]
.sym 120763 $false
.sym 120764 $false
.sym 120765 soc.simpleuart.recv_divcnt[25]
.sym 120766 $auto$alumacc.cc:474:replace_alu$7540.C[25]
.sym 120768 $auto$alumacc.cc:474:replace_alu$7540.C[27]
.sym 120769 $false
.sym 120770 $false
.sym 120771 soc.simpleuart.recv_divcnt[26]
.sym 120772 $auto$alumacc.cc:474:replace_alu$7540.C[26]
.sym 120774 $auto$alumacc.cc:474:replace_alu$7540.C[28]
.sym 120775 $false
.sym 120776 $false
.sym 120777 soc.simpleuart.recv_divcnt[27]
.sym 120778 $auto$alumacc.cc:474:replace_alu$7540.C[27]
.sym 120780 $auto$alumacc.cc:474:replace_alu$7540.C[29]
.sym 120781 $false
.sym 120782 $false
.sym 120783 soc.simpleuart.recv_divcnt[28]
.sym 120784 $auto$alumacc.cc:474:replace_alu$7540.C[28]
.sym 120786 $auto$alumacc.cc:474:replace_alu$7540.C[30]
.sym 120787 $false
.sym 120788 $false
.sym 120789 soc.simpleuart.recv_divcnt[29]
.sym 120790 $auto$alumacc.cc:474:replace_alu$7540.C[29]
.sym 120792 $auto$alumacc.cc:474:replace_alu$7540.C[31]
.sym 120793 $false
.sym 120794 $false
.sym 120795 soc.simpleuart.recv_divcnt[30]
.sym 120796 $auto$alumacc.cc:474:replace_alu$7540.C[30]
.sym 120799 $false
.sym 120800 $false
.sym 120801 soc.simpleuart.recv_divcnt[31]
.sym 120802 $auto$alumacc.cc:474:replace_alu$7540.C[31]
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121513 soc.cpu.pcpi_div.quotient_msk[12]
.sym 121514 soc.cpu.pcpi_div.quotient[12]
.sym 121515 $false
.sym 121516 $false
.sym 121525 soc.cpu.pcpi_div.quotient_msk[11]
.sym 121526 soc.cpu.pcpi_div.quotient[11]
.sym 121527 $false
.sym 121528 $false
.sym 121559 $abc$61454$n4758$2
.sym 121560 clk_16mhz$2$2
.sym 121561 soc.cpu.pcpi_div.start$2
.sym 121654 soc.cpu.pcpi_div.quotient_msk[15]
.sym 121655 soc.cpu.pcpi_div.quotient[15]
.sym 121656 $false
.sym 121657 $false
.sym 121682 $abc$61454$n4758$2
.sym 121683 clk_16mhz$2$2
.sym 121684 soc.cpu.pcpi_div.start$2
.sym 121688 soc.cpu.pcpi_div.quotient_msk[31]
.sym 121759 $abc$61454$n4927
.sym 121760 soc.cpu.pcpi_div.start$2
.sym 121761 resetn$2
.sym 121762 $false
.sym 121765 soc.cpu.pcpi_div.quotient_msk[30]
.sym 121766 soc.cpu.pcpi_div.quotient_msk[31]
.sym 121767 soc.cpu.pcpi_div.running
.sym 121768 $false
.sym 121789 soc.cpu.pcpi_div.start$2
.sym 121790 $false
.sym 121791 $false
.sym 121792 $false
.sym 121805 $abc$61454$n4750
.sym 121806 clk_16mhz$2$2
.sym 121807 $abc$61454$n17$2
.sym 121808 $abc$61454$n8112_1
.sym 121809 $abc$61454$n10387
.sym 121811 $abc$61454$n8107
.sym 121812 $abc$61454$n10411
.sym 121813 $abc$61454$n10415
.sym 121814 soc.cpu.pcpi_div.divisor[5]
.sym 121815 soc.cpu.pcpi_div.divisor[6]
.sym 121882 soc.cpu.pcpi_div.divisor[11]
.sym 121883 soc.cpu.pcpi_div.dividend[11]
.sym 121884 soc.cpu.pcpi_div.dividend[21]
.sym 121885 soc.cpu.pcpi_div.divisor[21]
.sym 121888 soc.cpu.pcpi_div.dividend[12]
.sym 121889 soc.cpu.pcpi_div.divisor[12]
.sym 121890 soc.cpu.pcpi_div.dividend[14]
.sym 121891 soc.cpu.pcpi_div.divisor[14]
.sym 121894 $abc$61454$n8254_1
.sym 121895 $abc$61454$n4979
.sym 121896 $abc$61454$n4980
.sym 121897 $abc$61454$n8112_1
.sym 121900 soc.cpu.pcpi_div.divisor[7]
.sym 121901 soc.cpu.pcpi_div.dividend[7]
.sym 121902 soc.cpu.pcpi_div.dividend[5]
.sym 121903 soc.cpu.pcpi_div.divisor[5]
.sym 121906 soc.cpu.pcpi_div.divisor[12]
.sym 121907 $false
.sym 121908 $false
.sym 121909 $false
.sym 121912 soc.cpu.pcpi_div.divisor[14]
.sym 121913 $false
.sym 121914 $false
.sym 121915 $false
.sym 121918 soc.cpu.pcpi_div.divisor[13]
.sym 121919 $false
.sym 121920 $false
.sym 121921 $false
.sym 121924 soc.cpu.pcpi_div.divisor[8]
.sym 121925 $false
.sym 121926 $false
.sym 121927 $false
.sym 121928 $abc$61454$n4753$2
.sym 121929 clk_16mhz$2$2
.sym 121930 soc.cpu.pcpi_div.start$2
.sym 121931 $abc$61454$n4976
.sym 121932 $abc$61454$n10381
.sym 121933 $abc$61454$n10413
.sym 121934 $abc$61454$n8111
.sym 121935 $abc$61454$n10417
.sym 121936 $abc$61454$n10385
.sym 121937 $abc$61454$n4969
.sym 121938 $abc$61454$n8110
.sym 122005 soc.cpu.pcpi_div.divisor[12]
.sym 122006 $false
.sym 122007 $false
.sym 122008 $false
.sym 122011 soc.cpu.pcpi_div.divisor[5]
.sym 122012 $false
.sym 122013 $false
.sym 122014 $false
.sym 122017 soc.cpu.pcpi_div.dividend[10]
.sym 122018 soc.cpu.pcpi_div.divisor[10]
.sym 122019 $abc$61454$n4947_1
.sym 122020 $false
.sym 122023 soc.cpu.pcpi_div.dividend[9]
.sym 122024 soc.cpu.pcpi_div.divisor[9]
.sym 122025 $abc$61454$n8255_1
.sym 122026 $abc$61454$n8111
.sym 122029 soc.cpu.pcpi_div.dividend[11]
.sym 122030 soc.cpu.pcpi_div.divisor[11]
.sym 122031 soc.cpu.pcpi_div.dividend[4]
.sym 122032 soc.cpu.pcpi_div.divisor[4]
.sym 122035 soc.cpu.pcpi_div.divisor[11]
.sym 122036 $false
.sym 122037 $false
.sym 122038 $false
.sym 122041 soc.cpu.pcpi_div.divisor[10]
.sym 122042 $false
.sym 122043 $false
.sym 122044 $false
.sym 122047 soc.cpu.pcpi_div.divisor[9]
.sym 122048 $false
.sym 122049 $false
.sym 122050 $false
.sym 122051 $abc$61454$n4753$2
.sym 122052 clk_16mhz$2$2
.sym 122053 soc.cpu.pcpi_div.start$2
.sym 122128 soc.cpu.pcpi_div.divisor[11]
.sym 122129 $false
.sym 122130 $false
.sym 122131 $false
.sym 122134 soc.cpu.pcpi_div.divisor[9]
.sym 122135 $false
.sym 122136 $false
.sym 122137 $false
.sym 122140 soc.cpu.pcpi_div.divisor[14]
.sym 122141 $false
.sym 122142 $false
.sym 122143 $false
.sym 122146 soc.cpu.pcpi_div.divisor[10]
.sym 122147 $false
.sym 122148 $false
.sym 122149 $false
.sym 122152 soc.cpu.pcpi_div.dividend[8]
.sym 122153 soc.cpu.pcpi_div.divisor[8]
.sym 122154 soc.cpu.pcpi_div.dividend[13]
.sym 122155 soc.cpu.pcpi_div.divisor[13]
.sym 122158 soc.cpu.pcpi_div.divisor[8]
.sym 122159 $false
.sym 122160 $false
.sym 122161 $false
.sym 122164 soc.cpu.pcpi_div.divisor[13]
.sym 122165 $false
.sym 122166 $false
.sym 122167 $false
.sym 122251 soc.cpu.pcpi_div.divisor[33]
.sym 122252 soc.cpu.pcpi_div.divisor[34]
.sym 122253 soc.cpu.pcpi_div.divisor[35]
.sym 122254 $false
.sym 122257 soc.cpu.pcpi_div.dividend[15]
.sym 122258 soc.cpu.pcpi_div.divisor[15]
.sym 122259 $abc$61454$n4958
.sym 122260 $abc$61454$n4959
.sym 122263 soc.cpu.pcpi_div.divisor[15]
.sym 122264 $false
.sym 122265 $false
.sym 122266 $false
.sym 122269 soc.cpu.pcpi_div.divisor[48]
.sym 122270 soc.cpu.pcpi_div.divisor[51]
.sym 122271 soc.cpu.pcpi_div.divisor[53]
.sym 122272 soc.cpu.pcpi_div.divisor[58]
.sym 122275 soc.cpu.pcpi_div.divisor[24]
.sym 122276 $false
.sym 122277 $false
.sym 122278 $false
.sym 122281 soc.cpu.pcpi_div.divisor[25]
.sym 122282 $false
.sym 122283 $false
.sym 122284 $false
.sym 122287 soc.cpu.pcpi_div.divisor[15]
.sym 122288 $false
.sym 122289 $false
.sym 122290 $false
.sym 122293 soc.cpu.pcpi_div.divisor[16]
.sym 122294 $false
.sym 122295 $false
.sym 122296 $false
.sym 122297 $abc$61454$n4753$2
.sym 122298 clk_16mhz$2$2
.sym 122299 soc.cpu.pcpi_div.start$2
.sym 122374 soc.cpu.pcpi_div.dividend[24]
.sym 122375 soc.cpu.pcpi_div.divisor[24]
.sym 122376 soc.cpu.pcpi_div.dividend[28]
.sym 122377 soc.cpu.pcpi_div.divisor[28]
.sym 122380 soc.cpu.pcpi_div.divisor[24]
.sym 122381 $false
.sym 122382 $false
.sym 122383 $false
.sym 122386 $abc$61454$n8256
.sym 122387 $abc$61454$n4943
.sym 122388 $abc$61454$n4961
.sym 122389 $false
.sym 122392 soc.cpu.pcpi_div.divisor[30]
.sym 122393 $false
.sym 122394 $false
.sym 122395 $false
.sym 122398 soc.cpu.pcpi_div.divisor[31]
.sym 122399 $false
.sym 122400 $false
.sym 122401 $false
.sym 122404 soc.cpu.pcpi_div.divisor[28]
.sym 122405 $false
.sym 122406 $false
.sym 122407 $false
.sym 122410 soc.cpu.pcpi_div.divisor[29]
.sym 122411 $false
.sym 122412 $false
.sym 122413 $false
.sym 122420 $abc$61454$n4753$2
.sym 122421 clk_16mhz$2$2
.sym 122422 soc.cpu.pcpi_div.start$2
.sym 122497 soc.cpu.pcpi_div.divisor[32]
.sym 122498 $false
.sym 122499 $false
.sym 122500 $false
.sym 122503 $abc$61454$n4944
.sym 122504 $abc$61454$n4951_1
.sym 122505 $abc$61454$n4956
.sym 122506 $false
.sym 122509 soc.cpu.pcpi_div.dividend[26]
.sym 122510 soc.cpu.pcpi_div.divisor[26]
.sym 122511 $abc$61454$n4945
.sym 122512 $false
.sym 122515 soc.cpu.pcpi_div.divisor[45]
.sym 122516 $false
.sym 122517 $false
.sym 122518 $false
.sym 122521 soc.cpu.pcpi_div.divisor[49]
.sym 122522 soc.cpu.pcpi_div.divisor[50]
.sym 122523 soc.cpu.pcpi_div.divisor[52]
.sym 122524 soc.cpu.pcpi_div.divisor[55]
.sym 122527 soc.cpu.pcpi_div.divisor[41]
.sym 122528 soc.cpu.pcpi_div.divisor[42]
.sym 122529 soc.cpu.pcpi_div.divisor[44]
.sym 122530 soc.cpu.pcpi_div.divisor[45]
.sym 122533 $abc$61454$n4946
.sym 122534 $abc$61454$n4948
.sym 122535 $abc$61454$n4949_1
.sym 122536 $abc$61454$n4950
.sym 122539 soc.cpu.pcpi_div.divisor[27]
.sym 122540 $false
.sym 122541 $false
.sym 122542 $false
.sym 122543 $abc$61454$n4753$2
.sym 122544 clk_16mhz$2$2
.sym 122545 soc.cpu.pcpi_div.start$2
.sym 122620 soc.cpu.pcpi_div.divisor[50]
.sym 122621 $false
.sym 122622 $false
.sym 122623 $false
.sym 122626 soc.cpu.pcpi_div.divisor[34]
.sym 122627 $false
.sym 122628 $false
.sym 122629 $false
.sym 122638 soc.cpu.pcpi_div.divisor[33]
.sym 122639 $false
.sym 122640 $false
.sym 122641 $false
.sym 122644 soc.cpu.pcpi_div.divisor[44]
.sym 122645 $false
.sym 122646 $false
.sym 122647 $false
.sym 122650 soc.cpu.pcpi_div.divisor[41]
.sym 122651 $false
.sym 122652 $false
.sym 122653 $false
.sym 122662 soc.cpu.pcpi_div.divisor[62]
.sym 122663 $false
.sym 122664 $false
.sym 122665 $false
.sym 122743 soc.cpu.pcpi_div.divisor[59]
.sym 122744 $false
.sym 122745 $false
.sym 122746 $false
.sym 122749 soc.cpu.pcpi_div.divisor[40]
.sym 122750 $false
.sym 122751 $false
.sym 122752 $false
.sym 122755 soc.cpu.pcpi_div.divisor[55]
.sym 122756 $false
.sym 122757 $false
.sym 122758 $false
.sym 122767 soc.cpu.pcpi_div.divisor[48]
.sym 122768 $false
.sym 122769 $false
.sym 122770 $false
.sym 122773 soc.cpu.pcpi_div.divisor[49]
.sym 122774 $false
.sym 122775 $false
.sym 122776 $false
.sym 122785 soc.cpu.pcpi_div.divisor[42]
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122828 $true
.sym 122865 $auto$alumacc.cc:474:replace_alu$7525.C[3]
.sym 122867 soc.spimemio.xfer.count[2]
.sym 122868 $abc$61454$n10499
.sym 122872 $false
.sym 122873 soc.spimemio.xfer.count[3]
.sym 122874 $false
.sym 122875 $auto$alumacc.cc:474:replace_alu$7525.C[3]
.sym 122884 soc.cpu.pcpi_div.divisor[58]
.sym 122885 $false
.sym 122886 $false
.sym 122887 $false
.sym 122896 $abc$61454$n10272
.sym 122897 $abc$61454$n8257_1
.sym 122898 $abc$61454$n4750
.sym 122899 $abc$61454$n4753$2
.sym 122922 $abc$61454$n10272
.sym 122989 soc.spimemio.xfer.flash_clk
.sym 122990 $abc$61454$n4257
.sym 122991 soc.spimemio.xfer.ibuffer[0]
.sym 122992 $false
.sym 122995 $abc$61454$n6165
.sym 122996 flash_io0_di
.sym 122997 $abc$61454$n6166_1
.sym 122998 $abc$61454$n4257
.sym 123001 $abc$61454$n4252
.sym 123002 soc.spimemio.xfer.flash_clk
.sym 123003 $false
.sym 123004 $false
.sym 123007 flash_io1_di
.sym 123008 $abc$61454$n4252
.sym 123009 $abc$61454$n6169_1
.sym 123010 $false
.sym 123013 soc.spimemio.xfer.flash_clk
.sym 123014 flash_io1_di
.sym 123015 $false
.sym 123016 $false
.sym 123019 $abc$61454$n4247
.sym 123020 $abc$61454$n4263
.sym 123021 $abc$61454$n6166_1
.sym 123022 $abc$61454$n6170
.sym 123025 $abc$61454$n6165
.sym 123026 $abc$61454$n6168
.sym 123027 $abc$61454$n4765
.sym 123028 soc.spimemio.xfer.ibuffer[1]
.sym 123031 $abc$61454$n6165
.sym 123032 $abc$61454$n6164
.sym 123033 $abc$61454$n4765
.sym 123034 soc.spimemio.xfer.ibuffer[0]
.sym 123035 $abc$61454$n4797
.sym 123036 clk_16mhz$2$2
.sym 123037 $false
.sym 123038 $abc$61454$n6173
.sym 123039 soc.spimemio.rdata[13]
.sym 123040 soc.spimemio.rdata[10]
.sym 123042 soc.spimemio.rd_addr[23]
.sym 123043 soc.spimemio.rdata[8]
.sym 123044 soc.spimemio.rdata[11]
.sym 123074 $true
.sym 123111 soc.spimemio.rd_addr[2]$2
.sym 123112 $false
.sym 123113 soc.spimemio.rd_addr[2]
.sym 123114 $false
.sym 123115 $false
.sym 123117 $auto$alumacc.cc:474:replace_alu$7531.C[4]
.sym 123119 $false
.sym 123120 soc.spimemio.rd_addr[3]
.sym 123123 $auto$alumacc.cc:474:replace_alu$7531.C[5]
.sym 123124 $false
.sym 123125 $false
.sym 123126 soc.spimemio.rd_addr[4]
.sym 123127 $auto$alumacc.cc:474:replace_alu$7531.C[4]
.sym 123129 $auto$alumacc.cc:474:replace_alu$7531.C[6]
.sym 123130 $false
.sym 123131 $false
.sym 123132 soc.spimemio.rd_addr[5]
.sym 123133 $auto$alumacc.cc:474:replace_alu$7531.C[5]
.sym 123135 $auto$alumacc.cc:474:replace_alu$7531.C[7]
.sym 123136 $false
.sym 123137 $false
.sym 123138 soc.spimemio.rd_addr[6]
.sym 123139 $auto$alumacc.cc:474:replace_alu$7531.C[6]
.sym 123141 $auto$alumacc.cc:474:replace_alu$7531.C[8]
.sym 123142 $false
.sym 123143 $false
.sym 123144 soc.spimemio.rd_addr[7]
.sym 123145 $auto$alumacc.cc:474:replace_alu$7531.C[7]
.sym 123147 $auto$alumacc.cc:474:replace_alu$7531.C[9]
.sym 123148 $false
.sym 123149 $false
.sym 123150 soc.spimemio.rd_addr[8]
.sym 123151 $auto$alumacc.cc:474:replace_alu$7531.C[8]
.sym 123153 $auto$alumacc.cc:474:replace_alu$7531.C[10]
.sym 123154 $false
.sym 123155 $false
.sym 123156 soc.spimemio.rd_addr[9]
.sym 123157 $auto$alumacc.cc:474:replace_alu$7531.C[9]
.sym 123161 $abc$61454$n6172_1
.sym 123162 soc.spimemio.buffer[11]
.sym 123163 soc.spimemio.buffer[13]
.sym 123165 soc.spimemio.buffer[15]
.sym 123167 soc.spimemio.buffer[8]
.sym 123168 soc.spimemio.buffer[10]
.sym 123197 $auto$alumacc.cc:474:replace_alu$7531.C[10]
.sym 123234 $auto$alumacc.cc:474:replace_alu$7531.C[11]
.sym 123235 $false
.sym 123236 $false
.sym 123237 soc.spimemio.rd_addr[10]
.sym 123238 $auto$alumacc.cc:474:replace_alu$7531.C[10]
.sym 123240 $auto$alumacc.cc:474:replace_alu$7531.C[12]
.sym 123241 $false
.sym 123242 $false
.sym 123243 soc.spimemio.rd_addr[11]
.sym 123244 $auto$alumacc.cc:474:replace_alu$7531.C[11]
.sym 123246 $auto$alumacc.cc:474:replace_alu$7531.C[13]
.sym 123247 $false
.sym 123248 $false
.sym 123249 soc.spimemio.rd_addr[12]
.sym 123250 $auto$alumacc.cc:474:replace_alu$7531.C[12]
.sym 123252 $auto$alumacc.cc:474:replace_alu$7531.C[14]
.sym 123253 $false
.sym 123254 $false
.sym 123255 soc.spimemio.rd_addr[13]
.sym 123256 $auto$alumacc.cc:474:replace_alu$7531.C[13]
.sym 123258 $auto$alumacc.cc:474:replace_alu$7531.C[15]
.sym 123259 $false
.sym 123260 $false
.sym 123261 soc.spimemio.rd_addr[14]
.sym 123262 $auto$alumacc.cc:474:replace_alu$7531.C[14]
.sym 123264 $auto$alumacc.cc:474:replace_alu$7531.C[16]
.sym 123265 $false
.sym 123266 $false
.sym 123267 soc.spimemio.rd_addr[15]
.sym 123268 $auto$alumacc.cc:474:replace_alu$7531.C[15]
.sym 123270 $auto$alumacc.cc:474:replace_alu$7531.C[17]
.sym 123271 $false
.sym 123272 $false
.sym 123273 soc.spimemio.rd_addr[16]
.sym 123274 $auto$alumacc.cc:474:replace_alu$7531.C[16]
.sym 123276 $auto$alumacc.cc:474:replace_alu$7531.C[18]
.sym 123277 $false
.sym 123278 $false
.sym 123279 soc.spimemio.rd_addr[17]
.sym 123280 $auto$alumacc.cc:474:replace_alu$7531.C[17]
.sym 123284 $abc$61454$n6177
.sym 123285 $abc$61454$n6181
.sym 123286 $abc$61454$n6179
.sym 123287 $abc$61454$n6176
.sym 123288 $abc$61454$n6175_1
.sym 123289 $abc$61454$n6180
.sym 123290 soc.spimemio.xfer.ibuffer[3]
.sym 123291 soc.spimemio.xfer.ibuffer[2]
.sym 123320 $auto$alumacc.cc:474:replace_alu$7531.C[18]
.sym 123357 $auto$alumacc.cc:474:replace_alu$7531.C[19]
.sym 123358 $false
.sym 123359 $false
.sym 123360 soc.spimemio.rd_addr[18]
.sym 123361 $auto$alumacc.cc:474:replace_alu$7531.C[18]
.sym 123363 $auto$alumacc.cc:474:replace_alu$7531.C[20]
.sym 123364 $false
.sym 123365 $false
.sym 123366 soc.spimemio.rd_addr[19]
.sym 123367 $auto$alumacc.cc:474:replace_alu$7531.C[19]
.sym 123369 $auto$alumacc.cc:474:replace_alu$7531.C[21]
.sym 123370 $false
.sym 123371 $false
.sym 123372 soc.spimemio.rd_addr[20]
.sym 123373 $auto$alumacc.cc:474:replace_alu$7531.C[20]
.sym 123375 $auto$alumacc.cc:474:replace_alu$7531.C[22]
.sym 123376 $false
.sym 123377 $false
.sym 123378 soc.spimemio.rd_addr[21]
.sym 123379 $auto$alumacc.cc:474:replace_alu$7531.C[21]
.sym 123381 $auto$alumacc.cc:474:replace_alu$7531.C[23]
.sym 123382 $false
.sym 123383 $false
.sym 123384 soc.spimemio.rd_addr[22]
.sym 123385 $auto$alumacc.cc:474:replace_alu$7531.C[22]
.sym 123387 $auto$alumacc.cc:474:replace_alu$7531.C[24]
.sym 123388 $false
.sym 123389 $false
.sym 123390 soc.spimemio.rd_addr[23]
.sym 123391 $auto$alumacc.cc:474:replace_alu$7531.C[23]
.sym 123394 $false
.sym 123395 $false
.sym 123396 $false
.sym 123397 $auto$alumacc.cc:474:replace_alu$7531.C[24]
.sym 123400 soc.cpu.mem_addr[13]
.sym 123401 soc.spimemio.rd_addr[13]
.sym 123402 $false
.sym 123403 $false
.sym 123408 $abc$61454$n4262
.sym 123414 soc.spimemio.buffer[5]
.sym 123481 soc.cpu.mem_addr[13]
.sym 123482 $abc$61454$n8173
.sym 123483 soc.cpu.mem_addr[19]
.sym 123484 $abc$61454$n8185
.sym 123487 $abc$61454$n8185
.sym 123488 soc.cpu.mem_addr[19]
.sym 123489 soc.spimemio.rd_inc
.sym 123490 $false
.sym 123511 soc.spimemio.buffer[5]
.sym 123512 $false
.sym 123513 $false
.sym 123514 $false
.sym 123517 $abc$61454$n8173
.sym 123518 soc.cpu.mem_addr[13]
.sym 123519 soc.spimemio.rd_inc
.sym 123520 $false
.sym 123523 soc.spimemio.xfer.ibuffer[2]
.sym 123524 $false
.sym 123525 $false
.sym 123526 $false
.sym 123527 $abc$61454$n4745
.sym 123528 clk_16mhz$2$2
.sym 123529 $false
.sym 123530 $abc$61454$n6188
.sym 123531 $abc$61454$n6191
.sym 123532 $abc$61454$n6201_1
.sym 123533 $abc$61454$n6196
.sym 123534 $abc$61454$n6186
.sym 123535 soc.spimemio.xfer.ibuffer[6]
.sym 123536 soc.spimemio.xfer.ibuffer[5]
.sym 123537 soc.spimemio.xfer.ibuffer[7]
.sym 123604 $abc$61454$n10499
.sym 123605 soc.spimemio.xfer.count[2]
.sym 123606 soc.spimemio.xfer.flash_clk
.sym 123607 $abc$61454$n4245
.sym 123610 $false
.sym 123611 soc.spimemio.xfer.count[0]
.sym 123612 $false
.sym 123613 $false
.sym 123616 $abc$61454$n5343
.sym 123617 soc.spimemio.xfer.count[0]
.sym 123618 soc.spimemio.xfer.flash_clk
.sym 123619 $false
.sym 123622 $abc$61454$n5346
.sym 123623 $abc$61454$n4246
.sym 123624 soc.spimemio.xfer.xfer_ddr
.sym 123625 soc.spimemio.xfer.xfer_qspi
.sym 123628 $abc$61454$n5343
.sym 123629 $abc$61454$n4248
.sym 123630 soc.spimemio.xfer.xfer_ddr
.sym 123631 soc.spimemio.xfer.xfer_qspi
.sym 123634 $abc$61454$n4246
.sym 123635 $abc$61454$n4247
.sym 123636 $abc$61454$n4248
.sym 123637 $false
.sym 123640 $abc$61454$n5346
.sym 123641 soc.spimemio.xfer.count[3]
.sym 123642 soc.spimemio.xfer.flash_clk
.sym 123643 $false
.sym 123646 $abc$61454$n5343
.sym 123647 $abc$61454$n5346
.sym 123648 $abc$61454$n4252
.sym 123649 $false
.sym 123653 $abc$61454$n6200
.sym 123655 $abc$61454$n6193
.sym 123656 $abc$61454$n6199
.sym 123657 $abc$61454$n6198_1
.sym 123658 $abc$61454$n6195_1
.sym 123660 $abc$61454$n6194
.sym 123727 soc.spimemio.xfer.ibuffer[1]
.sym 123728 $abc$61454$n4252
.sym 123729 $abc$61454$n6190
.sym 123730 $abc$61454$n4765
.sym 123733 soc.spimemio.xfer.ibuffer[1]
.sym 123734 soc.spimemio.xfer.ibuffer[5]
.sym 123735 soc.spimemio.xfer.flash_clk
.sym 123736 $abc$61454$n4247
.sym 123739 soc.spimemio.xfer.ibuffer[2]
.sym 123740 $false
.sym 123741 $false
.sym 123742 $false
.sym 123745 soc.spimemio.xfer.ibuffer[0]
.sym 123746 $false
.sym 123747 $false
.sym 123748 $false
.sym 123751 soc.spimemio.xfer.ibuffer[5]
.sym 123752 $false
.sym 123753 $false
.sym 123754 $false
.sym 123757 soc.spimemio.xfer.ibuffer[4]
.sym 123758 $false
.sym 123759 $false
.sym 123760 $false
.sym 123763 soc.spimemio.xfer.ibuffer[6]
.sym 123764 $false
.sym 123765 $false
.sym 123766 $false
.sym 123769 soc.spimemio.xfer.ibuffer[7]
.sym 123770 $false
.sym 123771 $false
.sym 123772 $false
.sym 123773 $abc$61454$n4735
.sym 123774 clk_16mhz$2$2
.sym 123775 $false
.sym 123880 soc.spimemio.xfer.ibuffer[2]
.sym 123881 $false
.sym 123882 $false
.sym 123883 $false
.sym 123896 $abc$61454$n4729
.sym 123897 clk_16mhz$2$2
.sym 123898 $false
.sym 124366 soc.simpleuart.recv_divcnt[2]
.sym 124367 $false
.sym 124368 $false
.sym 124369 $false
.sym 124372 $false
.sym 124373 $false
.sym 124374 soc.simpleuart.recv_divcnt[0]
.sym 124375 $false
.sym 124378 soc.simpleuart.recv_divcnt[3]
.sym 124379 $false
.sym 124380 $false
.sym 124381 $false
.sym 124384 $abc$61454$n7451
.sym 124385 $abc$61454$n7780
.sym 124386 $false
.sym 124387 $false
.sym 124388 $true
.sym 124389 clk_16mhz$2$2
.sym 124390 $abc$61454$n17$2
.sym 124465 soc.simpleuart.recv_divcnt[6]
.sym 124466 $false
.sym 124467 $false
.sym 124468 $false
.sym 124471 soc.simpleuart.recv_divcnt[10]
.sym 124472 $false
.sym 124473 $false
.sym 124474 $false
.sym 124477 soc.simpleuart.recv_divcnt[1]
.sym 124478 $false
.sym 124479 $false
.sym 124480 $false
.sym 124483 soc.simpleuart.recv_divcnt[7]
.sym 124484 $false
.sym 124485 $false
.sym 124486 $false
.sym 124489 soc.simpleuart.recv_divcnt[9]
.sym 124490 $false
.sym 124491 $false
.sym 124492 $false
.sym 124495 $abc$61454$n7451
.sym 124496 soc.simpleuart.recv_divcnt[1]
.sym 124497 soc.simpleuart.recv_divcnt[0]
.sym 124498 $false
.sym 124501 $abc$61454$n7451
.sym 124502 $abc$61454$n7794
.sym 124503 $false
.sym 124504 $false
.sym 124507 $abc$61454$n7451
.sym 124508 $abc$61454$n7792
.sym 124509 $false
.sym 124510 $false
.sym 124511 $true
.sym 124512 clk_16mhz$2$2
.sym 124513 $abc$61454$n17$2
.sym 124588 soc.simpleuart.recv_divcnt[13]
.sym 124589 $false
.sym 124590 $false
.sym 124591 $false
.sym 124594 soc.simpleuart.recv_divcnt[11]
.sym 124595 $false
.sym 124596 $false
.sym 124597 $false
.sym 124600 soc.simpleuart.recv_divcnt[8]
.sym 124601 $false
.sym 124602 $false
.sym 124603 $false
.sym 124606 soc.simpleuart.recv_divcnt[21]
.sym 124607 $false
.sym 124608 $false
.sym 124609 $false
.sym 124612 soc.simpleuart.recv_divcnt[18]
.sym 124613 $false
.sym 124614 $false
.sym 124615 $false
.sym 124618 soc.simpleuart.recv_divcnt[15]
.sym 124619 $false
.sym 124620 $false
.sym 124621 $false
.sym 124624 soc.simpleuart.recv_divcnt[12]
.sym 124625 $false
.sym 124626 $false
.sym 124627 $false
.sym 124630 $abc$61454$n7451
.sym 124631 $abc$61454$n7804
.sym 124632 $false
.sym 124633 $false
.sym 124634 $true
.sym 124635 clk_16mhz$2$2
.sym 124636 $abc$61454$n17$2
.sym 124711 soc.simpleuart.recv_divcnt[23]
.sym 124712 $false
.sym 124713 $false
.sym 124714 $false
.sym 124717 soc.simpleuart.recv_divcnt[17]
.sym 124718 $false
.sym 124719 $false
.sym 124720 $false
.sym 124723 soc.simpleuart.recv_divcnt[19]
.sym 124724 $false
.sym 124725 $false
.sym 124726 $false
.sym 124729 soc.simpleuart.recv_divcnt[22]
.sym 124730 $false
.sym 124731 $false
.sym 124732 $false
.sym 124735 soc.simpleuart.recv_divcnt[16]
.sym 124736 $false
.sym 124737 $false
.sym 124738 $false
.sym 124741 $abc$61454$n7451
.sym 124742 $abc$61454$n7818
.sym 124743 $false
.sym 124744 $false
.sym 124747 $abc$61454$n7451
.sym 124748 $abc$61454$n7812
.sym 124749 $false
.sym 124750 $false
.sym 124753 $abc$61454$n7451
.sym 124754 $abc$61454$n7822
.sym 124755 $false
.sym 124756 $false
.sym 124757 $true
.sym 124758 clk_16mhz$2$2
.sym 124759 $abc$61454$n17$2
.sym 124760 $abc$61454$n4681
.sym 124761 $abc$61454$n10365
.sym 124762 $abc$61454$n10528
.sym 124763 $abc$61454$n10371
.sym 124764 $abc$61454$n10530
.sym 124765 $abc$61454$n10345
.sym 124766 $abc$61454$n10532
.sym 124767 $abc$61454$n10369
.sym 124834 soc.simpleuart.recv_divcnt[30]
.sym 124835 $false
.sym 124836 $false
.sym 124837 $false
.sym 124840 soc.simpleuart.recv_divcnt[26]
.sym 124841 $false
.sym 124842 $false
.sym 124843 $false
.sym 124846 $abc$61454$n7451
.sym 124847 $abc$61454$n7826
.sym 124848 $false
.sym 124849 $false
.sym 124852 $abc$61454$n7451
.sym 124853 $abc$61454$n7832
.sym 124854 $false
.sym 124855 $false
.sym 124858 $abc$61454$n7451
.sym 124859 $abc$61454$n7840
.sym 124860 $false
.sym 124861 $false
.sym 124864 $abc$61454$n7451
.sym 124865 $abc$61454$n7820
.sym 124866 $false
.sym 124867 $false
.sym 124870 $abc$61454$n7451
.sym 124871 $abc$61454$n7838
.sym 124872 $false
.sym 124873 $false
.sym 124876 $abc$61454$n7451
.sym 124877 $abc$61454$n7842
.sym 124878 $false
.sym 124879 $false
.sym 124880 $true
.sym 124881 clk_16mhz$2$2
.sym 124882 $abc$61454$n17$2
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125854 soc.cpu.pcpi_div.start$2
.sym 125855 $false
.sym 125856 $false
.sym 125857 $false
.sym 125882 $abc$61454$n4753$2
.sym 125883 clk_16mhz$2$2
.sym 125884 $false
.sym 125885 soc.cpu.pcpi_div.divisor[19]
.sym 125886 soc.cpu.pcpi_div.divisor[20]
.sym 125890 soc.cpu.pcpi_div.divisor[21]
.sym 125891 soc.cpu.pcpi_div.divisor[18]
.sym 125959 soc.cpu.pcpi_div.dividend[18]
.sym 125960 soc.cpu.pcpi_div.divisor[18]
.sym 125961 soc.cpu.pcpi_div.dividend[19]
.sym 125962 soc.cpu.pcpi_div.divisor[19]
.sym 125965 soc.cpu.pcpi_div.divisor[7]
.sym 125966 $false
.sym 125967 $false
.sym 125968 $false
.sym 125977 soc.cpu.pcpi_div.dividend[7]
.sym 125978 soc.cpu.pcpi_div.divisor[7]
.sym 125979 soc.cpu.pcpi_div.divisor[5]
.sym 125980 soc.cpu.pcpi_div.dividend[5]
.sym 125983 soc.cpu.pcpi_div.divisor[19]
.sym 125984 $false
.sym 125985 $false
.sym 125986 $false
.sym 125989 soc.cpu.pcpi_div.divisor[21]
.sym 125990 $false
.sym 125991 $false
.sym 125992 $false
.sym 125995 soc.cpu.pcpi_div.divisor[6]
.sym 125996 $false
.sym 125997 $false
.sym 125998 $false
.sym 126001 soc.cpu.pcpi_div.divisor[7]
.sym 126002 $false
.sym 126003 $false
.sym 126004 $false
.sym 126005 $abc$61454$n4753$2
.sym 126006 clk_16mhz$2$2
.sym 126007 soc.cpu.pcpi_div.start$2
.sym 126008 $abc$61454$n8106
.sym 126009 $abc$61454$n10379
.sym 126010 soc.cpu.pcpi_div.divisor[3]
.sym 126012 soc.cpu.pcpi_div.divisor[22]
.sym 126013 soc.cpu.pcpi_div.divisor[2]
.sym 126014 soc.cpu.pcpi_div.divisor[16]
.sym 126015 soc.cpu.pcpi_div.divisor[4]
.sym 126082 soc.cpu.pcpi_div.dividend[16]
.sym 126083 soc.cpu.pcpi_div.divisor[16]
.sym 126084 soc.cpu.pcpi_div.dividend[20]
.sym 126085 soc.cpu.pcpi_div.divisor[20]
.sym 126088 soc.cpu.pcpi_div.divisor[4]
.sym 126089 $false
.sym 126090 $false
.sym 126091 $false
.sym 126094 soc.cpu.pcpi_div.divisor[20]
.sym 126095 $false
.sym 126096 $false
.sym 126097 $false
.sym 126100 soc.cpu.pcpi_div.dividend[17]
.sym 126101 soc.cpu.pcpi_div.divisor[17]
.sym 126102 $abc$61454$n8110
.sym 126103 $abc$61454$n4976
.sym 126106 soc.cpu.pcpi_div.divisor[22]
.sym 126107 $false
.sym 126108 $false
.sym 126109 $false
.sym 126112 soc.cpu.pcpi_div.divisor[6]
.sym 126113 $false
.sym 126114 $false
.sym 126115 $false
.sym 126118 soc.cpu.pcpi_div.divisor[4]
.sym 126119 soc.cpu.pcpi_div.dividend[4]
.sym 126120 soc.cpu.pcpi_div.dividend[6]
.sym 126121 soc.cpu.pcpi_div.divisor[6]
.sym 126124 soc.cpu.pcpi_div.dividend[22]
.sym 126125 soc.cpu.pcpi_div.divisor[22]
.sym 126126 soc.cpu.pcpi_div.dividend[23]
.sym 126127 soc.cpu.pcpi_div.divisor[23]
.sym 126131 $abc$61454$n10375
.sym 126132 $abc$61454$n10373
.sym 126133 $abc$61454$n10377
.sym 126134 $abc$61454$n8109_1
.sym 126135 $abc$61454$n8108
.sym 126136 $abc$61454$n4961
.sym 126137 soc.cpu.pcpi_div.divisor[1]
.sym 126138 soc.cpu.pcpi_div.divisor[0]
.sym 126167 $true
.sym 126204 $auto$alumacc.cc:474:replace_alu$7378.C[1]
.sym 126206 soc.cpu.pcpi_div.dividend[0]
.sym 126207 $abc$61454$n10373
.sym 126210 $auto$alumacc.cc:474:replace_alu$7378.C[2]
.sym 126212 soc.cpu.pcpi_div.dividend[1]
.sym 126213 $abc$61454$n10375
.sym 126216 $auto$alumacc.cc:474:replace_alu$7378.C[3]
.sym 126218 soc.cpu.pcpi_div.dividend[2]
.sym 126219 $abc$61454$n10377
.sym 126222 $auto$alumacc.cc:474:replace_alu$7378.C[4]
.sym 126224 soc.cpu.pcpi_div.dividend[3]
.sym 126225 $abc$61454$n10379
.sym 126228 $auto$alumacc.cc:474:replace_alu$7378.C[5]
.sym 126230 soc.cpu.pcpi_div.dividend[4]
.sym 126231 $abc$61454$n10381
.sym 126234 $auto$alumacc.cc:474:replace_alu$7378.C[6]
.sym 126236 soc.cpu.pcpi_div.dividend[5]
.sym 126237 $abc$61454$n10383
.sym 126240 $auto$alumacc.cc:474:replace_alu$7378.C[7]
.sym 126242 soc.cpu.pcpi_div.dividend[6]
.sym 126243 $abc$61454$n10385
.sym 126246 $auto$alumacc.cc:474:replace_alu$7378.C[8]
.sym 126248 soc.cpu.pcpi_div.dividend[7]
.sym 126249 $abc$61454$n10387
.sym 126254 $abc$61454$n10405
.sym 126255 $abc$61454$n10419
.sym 126257 $abc$61454$n10409
.sym 126258 $abc$61454$n4966
.sym 126260 $abc$61454$n10407
.sym 126261 soc.cpu.pcpi_div.divisor[17]
.sym 126290 $auto$alumacc.cc:474:replace_alu$7378.C[8]
.sym 126327 $auto$alumacc.cc:474:replace_alu$7378.C[9]
.sym 126329 soc.cpu.pcpi_div.dividend[8]
.sym 126330 $abc$61454$n10389
.sym 126333 $auto$alumacc.cc:474:replace_alu$7378.C[10]
.sym 126335 soc.cpu.pcpi_div.dividend[9]
.sym 126336 $abc$61454$n10391
.sym 126339 $auto$alumacc.cc:474:replace_alu$7378.C[11]
.sym 126341 soc.cpu.pcpi_div.dividend[10]
.sym 126342 $abc$61454$n10393
.sym 126345 $auto$alumacc.cc:474:replace_alu$7378.C[12]
.sym 126347 soc.cpu.pcpi_div.dividend[11]
.sym 126348 $abc$61454$n10395
.sym 126351 $auto$alumacc.cc:474:replace_alu$7378.C[13]
.sym 126353 soc.cpu.pcpi_div.dividend[12]
.sym 126354 $abc$61454$n10397
.sym 126357 $auto$alumacc.cc:474:replace_alu$7378.C[14]
.sym 126359 soc.cpu.pcpi_div.dividend[13]
.sym 126360 $abc$61454$n10399
.sym 126363 $auto$alumacc.cc:474:replace_alu$7378.C[15]
.sym 126365 soc.cpu.pcpi_div.dividend[14]
.sym 126366 $abc$61454$n10401
.sym 126369 $auto$alumacc.cc:474:replace_alu$7378.C[16]
.sym 126371 soc.cpu.pcpi_div.dividend[15]
.sym 126372 $abc$61454$n10403
.sym 126378 $abc$61454$n10423
.sym 126379 $abc$61454$n4956
.sym 126380 $abc$61454$n4960
.sym 126381 $abc$61454$n10431
.sym 126382 soc.cpu.pcpi_div.divisor[27]
.sym 126383 soc.cpu.pcpi_div.divisor[30]
.sym 126384 soc.cpu.pcpi_div.divisor[29]
.sym 126413 $auto$alumacc.cc:474:replace_alu$7378.C[16]
.sym 126450 $auto$alumacc.cc:474:replace_alu$7378.C[17]
.sym 126452 soc.cpu.pcpi_div.dividend[16]
.sym 126453 $abc$61454$n10405
.sym 126456 $auto$alumacc.cc:474:replace_alu$7378.C[18]
.sym 126458 soc.cpu.pcpi_div.dividend[17]
.sym 126459 $abc$61454$n10407
.sym 126462 $auto$alumacc.cc:474:replace_alu$7378.C[19]
.sym 126464 soc.cpu.pcpi_div.dividend[18]
.sym 126465 $abc$61454$n10409
.sym 126468 $auto$alumacc.cc:474:replace_alu$7378.C[20]
.sym 126470 soc.cpu.pcpi_div.dividend[19]
.sym 126471 $abc$61454$n10411
.sym 126474 $auto$alumacc.cc:474:replace_alu$7378.C[21]
.sym 126476 soc.cpu.pcpi_div.dividend[20]
.sym 126477 $abc$61454$n10413
.sym 126480 $auto$alumacc.cc:474:replace_alu$7378.C[22]
.sym 126482 soc.cpu.pcpi_div.dividend[21]
.sym 126483 $abc$61454$n10415
.sym 126486 $auto$alumacc.cc:474:replace_alu$7378.C[23]
.sym 126488 soc.cpu.pcpi_div.dividend[22]
.sym 126489 $abc$61454$n10417
.sym 126492 $auto$alumacc.cc:474:replace_alu$7378.C[24]
.sym 126494 soc.cpu.pcpi_div.dividend[23]
.sym 126495 $abc$61454$n10419
.sym 126500 $abc$61454$n305
.sym 126501 $abc$61454$n10427
.sym 126502 $abc$61454$n281
.sym 126505 $abc$61454$n294
.sym 126536 $auto$alumacc.cc:474:replace_alu$7378.C[24]
.sym 126573 $auto$alumacc.cc:474:replace_alu$7378.C[25]
.sym 126575 soc.cpu.pcpi_div.dividend[24]
.sym 126576 $abc$61454$n10421
.sym 126579 $auto$alumacc.cc:474:replace_alu$7378.C[26]
.sym 126581 soc.cpu.pcpi_div.dividend[25]
.sym 126582 $abc$61454$n10423
.sym 126585 $auto$alumacc.cc:474:replace_alu$7378.C[27]
.sym 126587 soc.cpu.pcpi_div.dividend[26]
.sym 126588 $abc$61454$n10425
.sym 126591 $auto$alumacc.cc:474:replace_alu$7378.C[28]
.sym 126593 soc.cpu.pcpi_div.dividend[27]
.sym 126594 $abc$61454$n10427
.sym 126597 $auto$alumacc.cc:474:replace_alu$7378.C[29]
.sym 126599 soc.cpu.pcpi_div.dividend[28]
.sym 126600 $abc$61454$n10429
.sym 126603 $auto$alumacc.cc:474:replace_alu$7378.C[30]
.sym 126605 soc.cpu.pcpi_div.dividend[29]
.sym 126606 $abc$61454$n10431
.sym 126609 $auto$alumacc.cc:474:replace_alu$7378.C[31]
.sym 126611 soc.cpu.pcpi_div.dividend[30]
.sym 126612 $abc$61454$n10433
.sym 126615 $auto$alumacc.cc:474:replace_alu$7378.C[32]
.sym 126617 soc.cpu.pcpi_div.dividend[31]
.sym 126618 $abc$61454$n10435
.sym 126623 $abc$61454$n303
.sym 126625 $abc$61454$n302
.sym 126626 $abc$61454$n288
.sym 126627 $abc$61454$n279
.sym 126628 $abc$61454$n306
.sym 126629 $abc$61454$n290
.sym 126659 $auto$alumacc.cc:474:replace_alu$7378.C[32]
.sym 126696 $auto$alumacc.cc:474:replace_alu$7378.C[33]
.sym 126698 $false
.sym 126699 $abc$61454$n311
.sym 126702 $auto$alumacc.cc:474:replace_alu$7378.C[34]
.sym 126704 $false
.sym 126705 $abc$61454$n309
.sym 126708 $auto$alumacc.cc:474:replace_alu$7378.C[35]
.sym 126710 $false
.sym 126711 $abc$61454$n308
.sym 126714 $auto$alumacc.cc:474:replace_alu$7378.C[36]
.sym 126716 $false
.sym 126717 $abc$61454$n306
.sym 126720 $auto$alumacc.cc:474:replace_alu$7378.C[37]
.sym 126722 $false
.sym 126723 $abc$61454$n305
.sym 126726 $auto$alumacc.cc:474:replace_alu$7378.C[38]
.sym 126728 $false
.sym 126729 $abc$61454$n303
.sym 126732 $auto$alumacc.cc:474:replace_alu$7378.C[39]
.sym 126734 $false
.sym 126735 $abc$61454$n302
.sym 126738 $auto$alumacc.cc:474:replace_alu$7378.C[40]
.sym 126740 $false
.sym 126741 $abc$61454$n300
.sym 126782 $auto$alumacc.cc:474:replace_alu$7378.C[40]
.sym 126819 $auto$alumacc.cc:474:replace_alu$7378.C[41]
.sym 126821 $false
.sym 126822 $abc$61454$n299
.sym 126825 $auto$alumacc.cc:474:replace_alu$7378.C[42]
.sym 126827 $false
.sym 126828 $abc$61454$n297
.sym 126831 $auto$alumacc.cc:474:replace_alu$7378.C[43]
.sym 126833 $false
.sym 126834 $abc$61454$n296
.sym 126837 $auto$alumacc.cc:474:replace_alu$7378.C[44]
.sym 126839 $false
.sym 126840 $abc$61454$n294
.sym 126843 $auto$alumacc.cc:474:replace_alu$7378.C[45]
.sym 126845 $false
.sym 126846 $abc$61454$n293
.sym 126849 $auto$alumacc.cc:474:replace_alu$7378.C[46]
.sym 126851 $false
.sym 126852 $abc$61454$n291
.sym 126855 $auto$alumacc.cc:474:replace_alu$7378.C[47]
.sym 126857 $false
.sym 126858 $abc$61454$n290
.sym 126861 $auto$alumacc.cc:474:replace_alu$7378.C[48]
.sym 126863 $false
.sym 126864 $abc$61454$n288
.sym 126869 $abc$61454$n282
.sym 126876 $abc$61454$n278
.sym 126905 $auto$alumacc.cc:474:replace_alu$7378.C[48]
.sym 126942 $auto$alumacc.cc:474:replace_alu$7378.C[49]
.sym 126944 $false
.sym 126945 $abc$61454$n287
.sym 126948 $auto$alumacc.cc:474:replace_alu$7378.C[50]
.sym 126950 $false
.sym 126951 $abc$61454$n285
.sym 126954 $auto$alumacc.cc:474:replace_alu$7378.C[51]
.sym 126956 $false
.sym 126957 $abc$61454$n284
.sym 126960 $auto$alumacc.cc:474:replace_alu$7378.C[52]
.sym 126962 $false
.sym 126963 $abc$61454$n282
.sym 126966 $auto$alumacc.cc:474:replace_alu$7378.C[53]
.sym 126968 $false
.sym 126969 $abc$61454$n281
.sym 126972 $auto$alumacc.cc:474:replace_alu$7378.C[54]
.sym 126974 $false
.sym 126975 $abc$61454$n279
.sym 126978 $auto$alumacc.cc:474:replace_alu$7378.C[55]
.sym 126980 $false
.sym 126981 $abc$61454$n278
.sym 126984 $auto$alumacc.cc:474:replace_alu$7378.C[56]
.sym 126986 $false
.sym 126987 $abc$61454$n276
.sym 126995 $abc$61454$n275
.sym 127028 $auto$alumacc.cc:474:replace_alu$7378.C[56]
.sym 127065 $auto$alumacc.cc:474:replace_alu$7378.C[57]
.sym 127067 $false
.sym 127068 $abc$61454$n275
.sym 127071 $auto$alumacc.cc:474:replace_alu$7378.C[58]
.sym 127073 $false
.sym 127074 $abc$61454$n273
.sym 127077 $auto$alumacc.cc:474:replace_alu$7378.C[59]
.sym 127079 $false
.sym 127080 $abc$61454$n272
.sym 127083 $auto$alumacc.cc:474:replace_alu$7378.C[60]
.sym 127085 $false
.sym 127086 $abc$61454$n270
.sym 127089 $auto$alumacc.cc:474:replace_alu$7378.C[61]
.sym 127091 $false
.sym 127092 $abc$61454$n269
.sym 127095 $auto$alumacc.cc:474:replace_alu$7378.C[62]
.sym 127097 $false
.sym 127098 $abc$61454$n267
.sym 127101 $abc$61454$n10272$2
.sym 127103 $false
.sym 127104 $abc$61454$n266
.sym 127111 $abc$61454$n10272$2
.sym 127189 $abc$61454$n6174
.sym 127190 soc.spimemio.xfer.flash_clk
.sym 127191 $false
.sym 127192 $false
.sym 127195 soc.spimemio.buffer[13]
.sym 127196 $false
.sym 127197 $false
.sym 127198 $false
.sym 127201 soc.spimemio.buffer[10]
.sym 127202 $false
.sym 127203 $false
.sym 127204 $false
.sym 127213 $abc$61454$n8193
.sym 127214 soc.cpu.mem_addr[23]
.sym 127215 soc.spimemio.rd_inc
.sym 127216 $false
.sym 127219 soc.spimemio.buffer[8]
.sym 127220 $false
.sym 127221 $false
.sym 127222 $false
.sym 127225 soc.spimemio.buffer[11]
.sym 127226 $false
.sym 127227 $false
.sym 127228 $false
.sym 127235 $abc$61454$n4745
.sym 127236 clk_16mhz$2$2
.sym 127237 $false
.sym 127312 $abc$61454$n4765
.sym 127313 $abc$61454$n6173
.sym 127314 soc.spimemio.xfer.ibuffer[2]
.sym 127315 $false
.sym 127318 soc.spimemio.xfer.ibuffer[3]
.sym 127319 $false
.sym 127320 $false
.sym 127321 $false
.sym 127324 soc.spimemio.xfer.ibuffer[5]
.sym 127325 $false
.sym 127326 $false
.sym 127327 $false
.sym 127336 soc.spimemio.xfer.ibuffer[7]
.sym 127337 $false
.sym 127338 $false
.sym 127339 $false
.sym 127348 soc.spimemio.xfer.ibuffer[0]
.sym 127349 $false
.sym 127350 $false
.sym 127351 $false
.sym 127354 soc.spimemio.xfer.ibuffer[2]
.sym 127355 $false
.sym 127356 $false
.sym 127357 $false
.sym 127358 $abc$61454$n4732
.sym 127359 clk_16mhz$2$2
.sym 127360 $false
.sym 127435 soc.spimemio.xfer.xfer_ddr
.sym 127436 soc.spimemio.xfer.flash_clk
.sym 127437 soc.spimemio.xfer.xfer_qspi
.sym 127438 $false
.sym 127441 soc.spimemio.xfer.flash_clk
.sym 127442 $abc$61454$n4257
.sym 127443 soc.spimemio.xfer.ibuffer[2]
.sym 127444 $false
.sym 127447 $abc$61454$n4765
.sym 127448 $abc$61454$n6180
.sym 127449 $abc$61454$n4262
.sym 127450 soc.spimemio.xfer.ibuffer[1]
.sym 127453 soc.spimemio.xfer.flash_clk
.sym 127454 $abc$61454$n4257
.sym 127455 soc.spimemio.xfer.ibuffer[1]
.sym 127456 $false
.sym 127459 $abc$61454$n6177
.sym 127460 flash_io2_di
.sym 127461 $abc$61454$n6176
.sym 127462 $abc$61454$n4765
.sym 127465 flash_io3_di
.sym 127466 $abc$61454$n6177
.sym 127467 $abc$61454$n6181
.sym 127468 $false
.sym 127471 $abc$61454$n6173
.sym 127472 $abc$61454$n4765
.sym 127473 soc.spimemio.xfer.ibuffer[3]
.sym 127474 $abc$61454$n6179
.sym 127477 soc.spimemio.xfer.ibuffer[0]
.sym 127478 $abc$61454$n4262
.sym 127479 $abc$61454$n6175_1
.sym 127480 $abc$61454$n6172_1
.sym 127481 $abc$61454$n4808
.sym 127482 clk_16mhz$2$2
.sym 127483 $false
.sym 127564 $abc$61454$n4765
.sym 127565 $abc$61454$n4263
.sym 127566 $false
.sym 127567 $false
.sym 127600 soc.spimemio.xfer.ibuffer[5]
.sym 127601 $false
.sym 127602 $false
.sym 127603 $false
.sym 127604 $abc$61454$n4729
.sym 127605 clk_16mhz$2$2
.sym 127606 $false
.sym 127609 $abc$61454$n6184
.sym 127611 $abc$61454$n6183
.sym 127612 $abc$61454$n6185
.sym 127614 soc.spimemio.xfer.ibuffer[4]
.sym 127681 soc.spimemio.xfer.ibuffer[3]
.sym 127682 $abc$61454$n4263
.sym 127683 $abc$61454$n6191
.sym 127684 $abc$61454$n6189
.sym 127687 soc.spimemio.xfer.ibuffer[4]
.sym 127688 soc.spimemio.xfer.ibuffer[5]
.sym 127689 soc.spimemio.xfer.flash_clk
.sym 127690 $abc$61454$n4257
.sym 127693 soc.spimemio.xfer.ibuffer[6]
.sym 127694 soc.spimemio.xfer.ibuffer[7]
.sym 127695 soc.spimemio.xfer.flash_clk
.sym 127696 $abc$61454$n4257
.sym 127699 soc.spimemio.xfer.ibuffer[5]
.sym 127700 soc.spimemio.xfer.ibuffer[6]
.sym 127701 soc.spimemio.xfer.flash_clk
.sym 127702 $abc$61454$n4257
.sym 127705 soc.spimemio.xfer.ibuffer[3]
.sym 127706 soc.spimemio.xfer.ibuffer[4]
.sym 127707 soc.spimemio.xfer.flash_clk
.sym 127708 $abc$61454$n4257
.sym 127711 soc.spimemio.xfer.ibuffer[6]
.sym 127712 $abc$61454$n4765
.sym 127713 $abc$61454$n6196
.sym 127714 $abc$61454$n6193
.sym 127717 soc.spimemio.xfer.ibuffer[5]
.sym 127718 $abc$61454$n4765
.sym 127719 $abc$61454$n6188
.sym 127720 $false
.sym 127723 soc.spimemio.xfer.ibuffer[7]
.sym 127724 $abc$61454$n4765
.sym 127725 $abc$61454$n6201_1
.sym 127726 $abc$61454$n6198_1
.sym 127727 $abc$61454$n4808
.sym 127728 clk_16mhz$2$2
.sym 127729 $false
.sym 127804 soc.spimemio.xfer.ibuffer[3]
.sym 127805 soc.spimemio.xfer.ibuffer[7]
.sym 127806 soc.spimemio.xfer.flash_clk
.sym 127807 $false
.sym 127816 soc.spimemio.xfer.ibuffer[4]
.sym 127817 $abc$61454$n4263
.sym 127818 $abc$61454$n4765
.sym 127819 $abc$61454$n6194
.sym 127822 soc.spimemio.xfer.ibuffer[3]
.sym 127823 $abc$61454$n6200
.sym 127824 soc.spimemio.xfer.xfer_ddr
.sym 127825 soc.spimemio.xfer.xfer_qspi
.sym 127828 soc.spimemio.xfer.ibuffer[5]
.sym 127829 $abc$61454$n4263
.sym 127830 $abc$61454$n4765
.sym 127831 $abc$61454$n6199
.sym 127834 soc.spimemio.xfer.ibuffer[2]
.sym 127835 soc.spimemio.xfer.ibuffer[6]
.sym 127836 soc.spimemio.xfer.flash_clk
.sym 127837 $false
.sym 127846 soc.spimemio.xfer.ibuffer[2]
.sym 127847 $abc$61454$n6195_1
.sym 127848 soc.spimemio.xfer.xfer_ddr
.sym 127849 soc.spimemio.xfer.xfer_qspi
.sym 128347 $abc$61454$n10506
.sym 128349 $abc$61454$n10500
.sym 128381 $true
.sym 128418 $auto$alumacc.cc:474:replace_alu$7357.C[1]
.sym 128420 soc.simpleuart.cfg_divider[0]
.sym 128421 $abc$61454$n10500
.sym 128424 $auto$alumacc.cc:474:replace_alu$7357.C[2]
.sym 128426 soc.simpleuart.cfg_divider[1]
.sym 128427 $abc$61454$n10192
.sym 128430 $auto$alumacc.cc:474:replace_alu$7357.C[3]
.sym 128432 soc.simpleuart.cfg_divider[2]
.sym 128433 $abc$61454$n10502
.sym 128436 $auto$alumacc.cc:474:replace_alu$7357.C[4]
.sym 128438 soc.simpleuart.cfg_divider[3]
.sym 128439 $abc$61454$n10504
.sym 128442 $auto$alumacc.cc:474:replace_alu$7357.C[5]
.sym 128444 soc.simpleuart.cfg_divider[4]
.sym 128445 $abc$61454$n10506
.sym 128448 $auto$alumacc.cc:474:replace_alu$7357.C[6]
.sym 128450 soc.simpleuart.cfg_divider[5]
.sym 128451 $abc$61454$n10508
.sym 128454 $auto$alumacc.cc:474:replace_alu$7357.C[7]
.sym 128456 soc.simpleuart.cfg_divider[6]
.sym 128457 $abc$61454$n10510
.sym 128460 $auto$alumacc.cc:474:replace_alu$7357.C[8]
.sym 128462 soc.simpleuart.cfg_divider[7]
.sym 128463 $abc$61454$n10349
.sym 128504 $auto$alumacc.cc:474:replace_alu$7357.C[8]
.sym 128541 $auto$alumacc.cc:474:replace_alu$7357.C[9]
.sym 128543 soc.simpleuart.cfg_divider[8]
.sym 128544 $abc$61454$n10351
.sym 128547 $auto$alumacc.cc:474:replace_alu$7357.C[10]
.sym 128549 soc.simpleuart.cfg_divider[9]
.sym 128550 $abc$61454$n10353
.sym 128553 $auto$alumacc.cc:474:replace_alu$7357.C[11]
.sym 128555 soc.simpleuart.cfg_divider[10]
.sym 128556 $abc$61454$n10355
.sym 128559 $auto$alumacc.cc:474:replace_alu$7357.C[12]
.sym 128561 soc.simpleuart.cfg_divider[11]
.sym 128562 $abc$61454$n10357
.sym 128565 $auto$alumacc.cc:474:replace_alu$7357.C[13]
.sym 128567 soc.simpleuart.cfg_divider[12]
.sym 128568 $abc$61454$n10359
.sym 128571 $auto$alumacc.cc:474:replace_alu$7357.C[14]
.sym 128573 soc.simpleuart.cfg_divider[13]
.sym 128574 $abc$61454$n10512
.sym 128577 $auto$alumacc.cc:474:replace_alu$7357.C[15]
.sym 128579 soc.simpleuart.cfg_divider[14]
.sym 128580 $abc$61454$n10514
.sym 128583 $auto$alumacc.cc:474:replace_alu$7357.C[16]
.sym 128585 soc.simpleuart.cfg_divider[15]
.sym 128586 $abc$61454$n10516
.sym 128627 $auto$alumacc.cc:474:replace_alu$7357.C[16]
.sym 128664 $auto$alumacc.cc:474:replace_alu$7357.C[17]
.sym 128666 soc.simpleuart.cfg_divider[16]
.sym 128667 $abc$61454$n10518
.sym 128670 $auto$alumacc.cc:474:replace_alu$7357.C[18]
.sym 128672 soc.simpleuart.cfg_divider[17]
.sym 128673 $abc$61454$n10520
.sym 128676 $auto$alumacc.cc:474:replace_alu$7357.C[19]
.sym 128678 soc.simpleuart.cfg_divider[18]
.sym 128679 $abc$61454$n10361
.sym 128682 $auto$alumacc.cc:474:replace_alu$7357.C[20]
.sym 128684 soc.simpleuart.cfg_divider[19]
.sym 128685 $abc$61454$n10363
.sym 128688 $auto$alumacc.cc:474:replace_alu$7357.C[21]
.sym 128690 soc.simpleuart.cfg_divider[20]
.sym 128691 $abc$61454$n10365
.sym 128694 $auto$alumacc.cc:474:replace_alu$7357.C[22]
.sym 128696 soc.simpleuart.cfg_divider[21]
.sym 128697 $abc$61454$n10522
.sym 128700 $auto$alumacc.cc:474:replace_alu$7357.C[23]
.sym 128702 soc.simpleuart.cfg_divider[22]
.sym 128703 $abc$61454$n10524
.sym 128706 $auto$alumacc.cc:474:replace_alu$7357.C[24]
.sym 128708 soc.simpleuart.cfg_divider[23]
.sym 128709 $abc$61454$n10367
.sym 128750 $auto$alumacc.cc:474:replace_alu$7357.C[24]
.sym 128787 $auto$alumacc.cc:474:replace_alu$7357.C[25]
.sym 128789 soc.simpleuart.cfg_divider[24]
.sym 128790 $abc$61454$n10369
.sym 128793 $auto$alumacc.cc:474:replace_alu$7357.C[26]
.sym 128795 soc.simpleuart.cfg_divider[25]
.sym 128796 $abc$61454$n10371
.sym 128799 $auto$alumacc.cc:474:replace_alu$7357.C[27]
.sym 128801 soc.simpleuart.cfg_divider[26]
.sym 128802 $abc$61454$n10526
.sym 128805 $auto$alumacc.cc:474:replace_alu$7357.C[28]
.sym 128807 soc.simpleuart.cfg_divider[27]
.sym 128808 $abc$61454$n10528
.sym 128811 $auto$alumacc.cc:474:replace_alu$7357.C[29]
.sym 128813 soc.simpleuart.cfg_divider[28]
.sym 128814 $abc$61454$n10530
.sym 128817 $auto$alumacc.cc:474:replace_alu$7357.C[30]
.sym 128819 soc.simpleuart.cfg_divider[29]
.sym 128820 $abc$61454$n10532
.sym 128823 $auto$alumacc.cc:474:replace_alu$7357.C[31]
.sym 128825 soc.simpleuart.cfg_divider[30]
.sym 128826 $abc$61454$n10534
.sym 128829 $abc$61454$n4681$2
.sym 128831 soc.simpleuart.cfg_divider[31]
.sym 128832 $abc$61454$n10345
.sym 128844 $abc$61454$n7771
.sym 128914 $abc$61454$n4681$2
.sym 128917 soc.simpleuart.recv_divcnt[20]
.sym 128918 $false
.sym 128919 $false
.sym 128920 $false
.sym 128923 soc.simpleuart.recv_divcnt[27]
.sym 128924 $false
.sym 128925 $false
.sym 128926 $false
.sym 128929 soc.simpleuart.recv_divcnt[25]
.sym 128930 $false
.sym 128931 $false
.sym 128932 $false
.sym 128935 soc.simpleuart.recv_divcnt[28]
.sym 128936 $false
.sym 128937 $false
.sym 128938 $false
.sym 128941 soc.simpleuart.recv_divcnt[31]
.sym 128942 $false
.sym 128943 $false
.sym 128944 $false
.sym 128947 soc.simpleuart.recv_divcnt[29]
.sym 128948 $false
.sym 128949 $false
.sym 128950 $false
.sym 128953 soc.simpleuart.recv_divcnt[24]
.sym 128954 $false
.sym 128955 $false
.sym 128956 $false
.sym 129307 flash_io3_di
.sym 130192 soc.cpu.pcpi_div.divisor[20]
.sym 130193 $false
.sym 130194 $false
.sym 130195 $false
.sym 130198 soc.cpu.pcpi_div.divisor[21]
.sym 130199 $false
.sym 130200 $false
.sym 130201 $false
.sym 130222 soc.cpu.pcpi_div.divisor[22]
.sym 130223 $false
.sym 130224 $false
.sym 130225 $false
.sym 130228 soc.cpu.pcpi_div.divisor[19]
.sym 130229 $false
.sym 130230 $false
.sym 130231 $false
.sym 130238 $abc$61454$n4753$2
.sym 130239 clk_16mhz$2$2
.sym 130240 soc.cpu.pcpi_div.start$2
.sym 130347 soc.cpu.pcpi_div.dividend[2]
.sym 130348 soc.cpu.pcpi_div.divisor[2]
.sym 130349 soc.cpu.pcpi_div.dividend[3]
.sym 130350 soc.cpu.pcpi_div.divisor[3]
.sym 130353 soc.cpu.pcpi_div.divisor[3]
.sym 130354 $false
.sym 130355 $false
.sym 130356 $false
.sym 130359 soc.cpu.pcpi_div.divisor[4]
.sym 130360 $false
.sym 130361 $false
.sym 130362 $false
.sym 130371 soc.cpu.pcpi_div.divisor[23]
.sym 130372 $false
.sym 130373 $false
.sym 130374 $false
.sym 130377 soc.cpu.pcpi_div.divisor[3]
.sym 130378 $false
.sym 130379 $false
.sym 130380 $false
.sym 130383 soc.cpu.pcpi_div.divisor[17]
.sym 130384 $false
.sym 130385 $false
.sym 130386 $false
.sym 130389 soc.cpu.pcpi_div.divisor[5]
.sym 130390 $false
.sym 130391 $false
.sym 130392 $false
.sym 130393 $abc$61454$n4753$2
.sym 130394 clk_16mhz$2$2
.sym 130395 soc.cpu.pcpi_div.start$2
.sym 130502 soc.cpu.pcpi_div.divisor[1]
.sym 130503 $false
.sym 130504 $false
.sym 130505 $false
.sym 130508 soc.cpu.pcpi_div.divisor[0]
.sym 130509 $false
.sym 130510 $false
.sym 130511 $false
.sym 130514 soc.cpu.pcpi_div.divisor[2]
.sym 130515 $false
.sym 130516 $false
.sym 130517 $false
.sym 130520 soc.cpu.pcpi_div.divisor[54]
.sym 130521 soc.cpu.pcpi_div.dividend[0]
.sym 130522 soc.cpu.pcpi_div.divisor[0]
.sym 130523 $abc$61454$n8108
.sym 130526 $abc$61454$n8106
.sym 130527 $abc$61454$n8107
.sym 130528 $abc$61454$n4966
.sym 130529 $abc$61454$n4967
.sym 130532 soc.cpu.pcpi_div.dividend[1]
.sym 130533 soc.cpu.pcpi_div.divisor[1]
.sym 130534 $abc$61454$n8109_1
.sym 130535 $abc$61454$n4969
.sym 130538 soc.cpu.pcpi_div.divisor[2]
.sym 130539 $false
.sym 130540 $false
.sym 130541 $false
.sym 130544 soc.cpu.pcpi_div.divisor[1]
.sym 130545 $false
.sym 130546 $false
.sym 130547 $false
.sym 130548 $abc$61454$n4753$2
.sym 130549 clk_16mhz$2$2
.sym 130550 soc.cpu.pcpi_div.start$2
.sym 130657 soc.cpu.pcpi_div.divisor[16]
.sym 130658 $false
.sym 130659 $false
.sym 130660 $false
.sym 130663 soc.cpu.pcpi_div.divisor[23]
.sym 130664 $false
.sym 130665 $false
.sym 130666 $false
.sym 130675 soc.cpu.pcpi_div.divisor[18]
.sym 130676 $false
.sym 130677 $false
.sym 130678 $false
.sym 130681 soc.cpu.pcpi_div.dividend[25]
.sym 130682 soc.cpu.pcpi_div.divisor[25]
.sym 130683 soc.cpu.pcpi_div.dividend[29]
.sym 130684 soc.cpu.pcpi_div.divisor[29]
.sym 130693 soc.cpu.pcpi_div.divisor[17]
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130699 soc.cpu.pcpi_div.divisor[18]
.sym 130700 $false
.sym 130701 $false
.sym 130702 $false
.sym 130703 $abc$61454$n4753$2
.sym 130704 clk_16mhz$2$2
.sym 130705 soc.cpu.pcpi_div.start$2
.sym 130818 soc.cpu.pcpi_div.divisor[25]
.sym 130819 $false
.sym 130820 $false
.sym 130821 $false
.sym 130824 soc.cpu.pcpi_div.dividend[27]
.sym 130825 soc.cpu.pcpi_div.divisor[27]
.sym 130826 $abc$61454$n4957
.sym 130827 $abc$61454$n4960
.sym 130830 soc.cpu.pcpi_div.dividend[30]
.sym 130831 soc.cpu.pcpi_div.divisor[30]
.sym 130832 soc.cpu.pcpi_div.dividend[31]
.sym 130833 soc.cpu.pcpi_div.divisor[31]
.sym 130836 soc.cpu.pcpi_div.divisor[29]
.sym 130837 $false
.sym 130838 $false
.sym 130839 $false
.sym 130842 soc.cpu.pcpi_div.divisor[28]
.sym 130843 $false
.sym 130844 $false
.sym 130845 $false
.sym 130848 soc.cpu.pcpi_div.divisor[31]
.sym 130849 $false
.sym 130850 $false
.sym 130851 $false
.sym 130854 soc.cpu.pcpi_div.divisor[30]
.sym 130855 $false
.sym 130856 $false
.sym 130857 $false
.sym 130858 $abc$61454$n4753$2
.sym 130859 clk_16mhz$2$2
.sym 130860 soc.cpu.pcpi_div.start$2
.sym 130967 soc.cpu.pcpi_div.divisor[36]
.sym 130968 $false
.sym 130969 $false
.sym 130970 $false
.sym 130973 soc.cpu.pcpi_div.divisor[27]
.sym 130974 $false
.sym 130975 $false
.sym 130976 $false
.sym 130979 soc.cpu.pcpi_div.divisor[52]
.sym 130980 $false
.sym 130981 $false
.sym 130982 $false
.sym 130997 soc.cpu.pcpi_div.divisor[43]
.sym 130998 $false
.sym 130999 $false
.sym 131000 $false
.sym 131122 soc.cpu.pcpi_div.divisor[37]
.sym 131123 $false
.sym 131124 $false
.sym 131125 $false
.sym 131134 soc.cpu.pcpi_div.divisor[38]
.sym 131135 $false
.sym 131136 $false
.sym 131137 $false
.sym 131140 soc.cpu.pcpi_div.divisor[47]
.sym 131141 $false
.sym 131142 $false
.sym 131143 $false
.sym 131146 soc.cpu.pcpi_div.divisor[53]
.sym 131147 $false
.sym 131148 $false
.sym 131149 $false
.sym 131152 soc.cpu.pcpi_div.divisor[35]
.sym 131153 $false
.sym 131154 $false
.sym 131155 $false
.sym 131158 soc.cpu.pcpi_div.divisor[46]
.sym 131159 $false
.sym 131160 $false
.sym 131161 $false
.sym 131432 soc.cpu.pcpi_div.divisor[51]
.sym 131433 $false
.sym 131434 $false
.sym 131435 $false
.sym 131474 soc.cpu.pcpi_div.divisor[54]
.sym 131475 $false
.sym 131476 $false
.sym 131477 $false
.sym 131605 soc.cpu.pcpi_div.divisor[56]
.sym 131606 $false
.sym 131607 $false
.sym 131608 $false
.sym 132374 soc.spimemio.xfer.ibuffer[0]
.sym 132375 $abc$61454$n6185
.sym 132376 soc.spimemio.xfer.xfer_ddr
.sym 132377 soc.spimemio.xfer.xfer_qspi
.sym 132386 soc.spimemio.xfer.ibuffer[2]
.sym 132387 $abc$61454$n4263
.sym 132388 $abc$61454$n4765
.sym 132389 $abc$61454$n6184
.sym 132392 soc.spimemio.xfer.ibuffer[0]
.sym 132393 soc.spimemio.xfer.ibuffer[4]
.sym 132394 soc.spimemio.xfer.flash_clk
.sym 132395 $false
.sym 132404 soc.spimemio.xfer.ibuffer[4]
.sym 132405 $abc$61454$n4765
.sym 132406 $abc$61454$n6186
.sym 132407 $abc$61454$n6183
.sym 132408 $abc$61454$n4808
.sym 132409 clk_16mhz$2$2
.sym 132410 $false
.sym 133304 soc.simpleuart.recv_divcnt[4]
.sym 133305 $false
.sym 133306 $false
.sym 133307 $false
.sym 133316 soc.simpleuart.recv_divcnt[0]
.sym 133317 $false
.sym 133318 $false
.sym 133319 $false
.sym 133409 $true
.sym 133446 $auto$alumacc.cc:474:replace_alu$7362.C[2]
.sym 133448 soc.simpleuart.cfg_divider[1]
.sym 133449 $abc$61454$n10500
.sym 133452 $auto$alumacc.cc:474:replace_alu$7362.C[3]
.sym 133454 soc.simpleuart.cfg_divider[2]
.sym 133455 $abc$61454$n10192
.sym 133458 $auto$alumacc.cc:474:replace_alu$7362.C[4]
.sym 133460 soc.simpleuart.cfg_divider[3]
.sym 133461 $abc$61454$n10502
.sym 133464 $auto$alumacc.cc:474:replace_alu$7362.C[5]
.sym 133466 soc.simpleuart.cfg_divider[4]
.sym 133467 $abc$61454$n10504
.sym 133470 $auto$alumacc.cc:474:replace_alu$7362.C[6]
.sym 133472 soc.simpleuart.cfg_divider[5]
.sym 133473 $abc$61454$n10506
.sym 133476 $auto$alumacc.cc:474:replace_alu$7362.C[7]
.sym 133478 soc.simpleuart.cfg_divider[6]
.sym 133479 $abc$61454$n10508
.sym 133482 $auto$alumacc.cc:474:replace_alu$7362.C[8]
.sym 133484 soc.simpleuart.cfg_divider[7]
.sym 133485 $abc$61454$n10510
.sym 133488 $auto$alumacc.cc:474:replace_alu$7362.C[9]
.sym 133490 soc.simpleuart.cfg_divider[8]
.sym 133491 $abc$61454$n10349
.sym 133564 $auto$alumacc.cc:474:replace_alu$7362.C[9]
.sym 133601 $auto$alumacc.cc:474:replace_alu$7362.C[10]
.sym 133603 soc.simpleuart.cfg_divider[9]
.sym 133604 $abc$61454$n10351
.sym 133607 $auto$alumacc.cc:474:replace_alu$7362.C[11]
.sym 133609 soc.simpleuart.cfg_divider[10]
.sym 133610 $abc$61454$n10353
.sym 133613 $auto$alumacc.cc:474:replace_alu$7362.C[12]
.sym 133615 soc.simpleuart.cfg_divider[11]
.sym 133616 $abc$61454$n10355
.sym 133619 $auto$alumacc.cc:474:replace_alu$7362.C[13]
.sym 133621 soc.simpleuart.cfg_divider[12]
.sym 133622 $abc$61454$n10357
.sym 133625 $auto$alumacc.cc:474:replace_alu$7362.C[14]
.sym 133627 soc.simpleuart.cfg_divider[13]
.sym 133628 $abc$61454$n10359
.sym 133631 $auto$alumacc.cc:474:replace_alu$7362.C[15]
.sym 133633 soc.simpleuart.cfg_divider[14]
.sym 133634 $abc$61454$n10512
.sym 133637 $auto$alumacc.cc:474:replace_alu$7362.C[16]
.sym 133639 soc.simpleuart.cfg_divider[15]
.sym 133640 $abc$61454$n10514
.sym 133643 $auto$alumacc.cc:474:replace_alu$7362.C[17]
.sym 133645 soc.simpleuart.cfg_divider[16]
.sym 133646 $abc$61454$n10516
.sym 133719 $auto$alumacc.cc:474:replace_alu$7362.C[17]
.sym 133756 $auto$alumacc.cc:474:replace_alu$7362.C[18]
.sym 133758 soc.simpleuart.cfg_divider[17]
.sym 133759 $abc$61454$n10518
.sym 133762 $auto$alumacc.cc:474:replace_alu$7362.C[19]
.sym 133764 soc.simpleuart.cfg_divider[18]
.sym 133765 $abc$61454$n10520
.sym 133768 $auto$alumacc.cc:474:replace_alu$7362.C[20]
.sym 133770 soc.simpleuart.cfg_divider[19]
.sym 133771 $abc$61454$n10361
.sym 133774 $auto$alumacc.cc:474:replace_alu$7362.C[21]
.sym 133776 soc.simpleuart.cfg_divider[20]
.sym 133777 $abc$61454$n10363
.sym 133780 $auto$alumacc.cc:474:replace_alu$7362.C[22]
.sym 133782 soc.simpleuart.cfg_divider[21]
.sym 133783 $abc$61454$n10365
.sym 133786 $auto$alumacc.cc:474:replace_alu$7362.C[23]
.sym 133788 soc.simpleuart.cfg_divider[22]
.sym 133789 $abc$61454$n10522
.sym 133792 $auto$alumacc.cc:474:replace_alu$7362.C[24]
.sym 133794 soc.simpleuart.cfg_divider[23]
.sym 133795 $abc$61454$n10524
.sym 133798 $auto$alumacc.cc:474:replace_alu$7362.C[25]
.sym 133800 soc.simpleuart.cfg_divider[24]
.sym 133801 $abc$61454$n10367
.sym 133874 $auto$alumacc.cc:474:replace_alu$7362.C[25]
.sym 133911 $auto$alumacc.cc:474:replace_alu$7362.C[26]
.sym 133913 soc.simpleuart.cfg_divider[25]
.sym 133914 $abc$61454$n10369
.sym 133917 $auto$alumacc.cc:474:replace_alu$7362.C[27]
.sym 133919 soc.simpleuart.cfg_divider[26]
.sym 133920 $abc$61454$n10371
.sym 133923 $auto$alumacc.cc:474:replace_alu$7362.C[28]
.sym 133925 soc.simpleuart.cfg_divider[27]
.sym 133926 $abc$61454$n10526
.sym 133929 $auto$alumacc.cc:474:replace_alu$7362.C[29]
.sym 133931 soc.simpleuart.cfg_divider[28]
.sym 133932 $abc$61454$n10528
.sym 133935 $auto$alumacc.cc:474:replace_alu$7362.C[30]
.sym 133937 soc.simpleuart.cfg_divider[29]
.sym 133938 $abc$61454$n10530
.sym 133941 $auto$alumacc.cc:474:replace_alu$7362.C[31]
.sym 133943 soc.simpleuart.cfg_divider[30]
.sym 133944 $abc$61454$n10532
.sym 133947 $abc$61454$n7771$2
.sym 133949 soc.simpleuart.cfg_divider[31]
.sym 133950 $abc$61454$n10534
.sym 133957 $abc$61454$n7771$2
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134681 $abc$61454$n4758
.sym 134711 soc.cpu.pcpi_mul.mul_waiting
