

================================================================
== Vivado HLS Report for 'borderInterpolate'
================================================================
* Date:           Sat Jul  4 08:28:09 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     21.28|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    398|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    398|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_assign_2_fu_219_p2          |     +    |      0|  0|  15|          15|          15|
    |p_assign_4_fu_263_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_115_p2               |     +    |      0|  0|  13|          13|           2|
    |p_assign_3_fu_225_p2          |     -    |      0|  0|  13|           1|          13|
    |tmp_17_fu_257_p2              |     -    |      0|  0|  14|           3|          14|
    |ap_return                     |  Select  |      0|  0|  15|           1|          15|
    |p_assign_fu_121_p3            |  Select  |      0|  0|  13|           1|           1|
    |p_p2_fu_231_p3                |  Select  |      0|  0|  13|           1|          13|
    |p_p3_fu_185_p3                |  Select  |      0|  0|  13|           1|           2|
    |p_p_fu_157_p3                 |  Select  |      0|  0|  13|           1|          13|
    |sel_tmp11_fu_341_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp19_fu_361_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp20_fu_369_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp23_fu_383_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp25_fu_397_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp29_fu_423_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp2_fu_287_p3            |  Select  |      0|  0|  14|           1|          14|
    |or_cond_fu_91_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp10_fu_335_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_281_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp22_fu_377_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp24_fu_391_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp27_fu_411_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp28_fu_417_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp30_fu_437_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_311_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_323_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp31_fu_431_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_11_fu_179_p2              |   icmp   |      0|  0|   5|           5|           1|
    |tmp_15_fu_247_p2              |   icmp   |      0|  0|  16|          13|          13|
    |tmp_1_fu_85_p2                |   icmp   |      0|  0|  17|          14|          14|
    |tmp_2_fu_101_p2               |   icmp   |      0|  0|   5|           5|           1|
    |tmp_5_fu_133_p2               |   icmp   |      0|  0|   5|           5|           2|
    |tmp_6_fu_139_p2               |   icmp   |      0|  0|  14|          12|           1|
    |tmp_7_fu_145_p2               |   icmp   |      0|  0|   5|           5|           3|
    |tmp_9_fu_173_p2               |   icmp   |      0|  0|  17|          14|          14|
    |sel_tmp16_demorgan_fu_349_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp18_demorgan_fu_355_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp5_demorgan_fu_299_p2   |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_275_p2             |    or    |      0|  0|   2|           1|           1|
    |p_assign_1_fu_151_p2          |    xor   |      0|  0|  16|          13|           2|
    |rev_fu_67_p2                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp26_fu_405_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_305_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp7_fu_317_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_329_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_209_p2              |    xor   |      0|  0|  16|          13|           2|
    |tmp_1_not_fu_269_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 398|         178|         258|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|p           |  in |   13|   ap_none  |         p         |    scalar    |
|len         |  in |   12|   ap_none  |        len        |    scalar    |
|borderType  |  in |    5|   ap_none  |     borderType    |    scalar    |
|ap_return   | out |   15| ap_ctrl_hs | borderInterpolate | return value |
+------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 21.28ns
ST_1: borderType_read [1/1] 1.29ns
_ifconv:0  %borderType_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %borderType)

ST_1: len_read [1/1] 1.29ns
_ifconv:1  %len_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %len)

ST_1: p_read [1/1] 1.29ns
_ifconv:2  %p_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %p)

ST_1: tmp [1/1] 0.00ns
_ifconv:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

ST_1: rev [1/1] 1.37ns
_ifconv:4  %rev = xor i1 %tmp, true

ST_1: len_cast1 [1/1] 0.00ns
_ifconv:5  %len_cast1 = zext i12 %len_read to i14

ST_1: len_cast1_cast [1/1] 0.00ns
_ifconv:6  %len_cast1_cast = zext i12 %len_read to i13

ST_1: p_cast [1/1] 0.00ns
_ifconv:7  %p_cast = sext i13 %p_read to i14

ST_1: tmp_1 [1/1] 2.18ns
_ifconv:8  %tmp_1 = icmp slt i14 %p_cast, %len_cast1

ST_1: or_cond [1/1] 1.37ns
_ifconv:9  %or_cond = and i1 %tmp_1, %rev

ST_1: p_cast1_cast [1/1] 0.00ns
_ifconv:10  %p_cast1_cast = sext i13 %p_read to i15

ST_1: tmp_2 [1/1] 1.91ns
_ifconv:11  %tmp_2 = icmp eq i5 %borderType_read, 1

ST_1: tmp_85 [1/1] 0.00ns
_ifconv:12  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_read, i32 12)

ST_1: tmp_4 [1/1] 1.84ns
_ifconv:13  %tmp_4 = add i13 %len_cast1_cast, -1

ST_1: p_assign [1/1] 1.37ns
_ifconv:14  %p_assign = select i1 %tmp_85, i13 0, i13 %tmp_4

ST_1: p_assign_cast [1/1] 0.00ns
_ifconv:15  %p_assign_cast = sext i13 %p_assign to i14

ST_1: tmp_5 [1/1] 1.91ns
_ifconv:16  %tmp_5 = icmp eq i5 %borderType_read, 2

ST_1: tmp_6 [1/1] 2.14ns
_ifconv:17  %tmp_6 = icmp eq i12 %len_read, 1

ST_1: tmp_7 [1/1] 1.91ns
_ifconv:18  %tmp_7 = icmp eq i5 %borderType_read, 4

ST_1: p_assign_1 [1/1] 1.37ns
_ifconv:19  %p_assign_1 = xor i13 %p_read, -1

ST_1: p_p [1/1] 1.37ns
_ifconv:20  %p_p = select i1 %tmp_85, i13 %p_assign_1, i13 %p_read

ST_1: p_p_cast2_cast [1/1] 0.00ns
_ifconv:21  %p_p_cast2_cast = sext i13 %p_p to i15

ST_1: p_p_cast [1/1] 0.00ns
_ifconv:22  %p_p_cast = sext i13 %p_p to i14

ST_1: tmp_9 [1/1] 2.18ns
_ifconv:23  %tmp_9 = icmp slt i14 %p_p_cast, %len_cast1

ST_1: tmp_11 [1/1] 1.91ns
_ifconv:24  %tmp_11 = icmp eq i5 %borderType_read, 0

ST_1: p_p3 [1/1] 1.37ns
_ifconv:25  %p_p3 = select i1 %tmp_11, i13 -1, i13 %p_read

ST_1: p_p3_cast_cast [1/1] 0.00ns
_ifconv:26  %p_p3_cast_cast = sext i13 %p_p3 to i15

ST_1: tmp_12 [1/1] 0.00ns
_ifconv:27  %tmp_12 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %len_read, i1 false)

ST_1: tmp_12_cast [1/1] 0.00ns
_ifconv:28  %tmp_12_cast = zext i13 %tmp_12 to i15

ST_1: tmp_13 [1/1] 1.37ns
_ifconv:29  %tmp_13 = xor i13 %p_p, -1

ST_1: tmp_13_cast [1/1] 0.00ns
_ifconv:30  %tmp_13_cast = sext i13 %tmp_13 to i15

ST_1: p_assign_2 [1/1] 1.96ns
_ifconv:31  %p_assign_2 = add i15 %tmp_12_cast, %tmp_13_cast

ST_1: p_assign_3 [1/1] 1.96ns
_ifconv:32  %p_assign_3 = sub i13 0, %p_read

ST_1: p_p2 [1/1] 1.37ns
_ifconv:33  %p_p2 = select i1 %tmp_85, i13 %p_assign_3, i13 %p_read

ST_1: p_p2_cast1_cast [1/1] 0.00ns
_ifconv:34  %p_p2_cast1_cast = zext i13 %p_p2 to i15

ST_1: p_p2_cast_cast [1/1] 0.00ns
_ifconv:35  %p_p2_cast_cast = zext i13 %p_p2 to i14

ST_1: tmp_15 [1/1] 2.18ns
_ifconv:36  %tmp_15 = icmp ult i13 %p_p2, %len_cast1_cast

ST_1: tmp_16_cast_cast [1/1] 0.00ns
_ifconv:37  %tmp_16_cast_cast = zext i13 %tmp_12 to i14

ST_1: tmp_17 [1/1] 1.96ns
_ifconv:38  %tmp_17 = sub i14 -2, %p_p2_cast_cast

ST_1: p_assign_4 [1/1] 1.96ns
_ifconv:39  %p_assign_4 = add i14 %tmp_17, %tmp_16_cast_cast

ST_1: tmp_1_not [1/1] 1.37ns
_ifconv:40  %tmp_1_not = xor i1 %tmp_1, true

ST_1: sel_tmp [1/1] 1.37ns
_ifconv:41  %sel_tmp = or i1 %tmp, %tmp_1_not

ST_1: sel_tmp1 [1/1] 1.37ns
_ifconv:42  %sel_tmp1 = and i1 %tmp_2, %sel_tmp

ST_1: sel_tmp2 [1/1] 1.37ns
_ifconv:43  %sel_tmp2 = select i1 %sel_tmp1, i14 %p_assign_cast, i14 %p_assign_4

ST_1: sel_tmp2_cast [1/1] 0.00ns
_ifconv:44  %sel_tmp2_cast = sext i14 %sel_tmp2 to i15

ST_1: sel_tmp5_demorgan [1/1] 1.37ns
_ifconv:45  %sel_tmp5_demorgan = or i1 %or_cond, %tmp_2

ST_1: sel_tmp5 [1/1] 1.37ns
_ifconv:46  %sel_tmp5 = xor i1 %sel_tmp5_demorgan, true

ST_1: sel_tmp6 [1/1] 1.37ns
_ifconv:47  %sel_tmp6 = and i1 %tmp_5, %sel_tmp5

ST_1: sel_tmp7 [1/1] 1.37ns
_ifconv:48  %sel_tmp7 = xor i1 %tmp_6, true

ST_1: sel_tmp8 [1/1] 1.37ns
_ifconv:49  %sel_tmp8 = and i1 %sel_tmp6, %sel_tmp7

ST_1: sel_tmp9 [1/1] 1.37ns
_ifconv:50  %sel_tmp9 = xor i1 %tmp_9, true

ST_1: sel_tmp10 [1/1] 1.37ns
_ifconv:51  %sel_tmp10 = and i1 %sel_tmp8, %sel_tmp9

ST_1: sel_tmp11 [1/1] 1.37ns
_ifconv:52  %sel_tmp11 = select i1 %sel_tmp10, i15 %p_assign_2, i15 %sel_tmp2_cast

ST_1: sel_tmp16_demorgan [1/1] 1.37ns
_ifconv:53  %sel_tmp16_demorgan = or i1 %sel_tmp5_demorgan, %tmp_5

ST_1: sel_tmp18_demorgan [1/1] 1.37ns
_ifconv:54  %sel_tmp18_demorgan = or i1 %sel_tmp16_demorgan, %tmp_7

ST_1: sel_tmp19 [1/1] 1.37ns
_ifconv:55  %sel_tmp19 = select i1 %sel_tmp18_demorgan, i15 %sel_tmp11, i15 %p_p3_cast_cast

ST_1: sel_tmp20 [1/1] 1.37ns
_ifconv:56  %sel_tmp20 = select i1 %or_cond, i15 %p_cast1_cast, i15 %sel_tmp19

ST_1: sel_tmp22 [1/1] 1.37ns
_ifconv:57  %sel_tmp22 = and i1 %sel_tmp6, %tmp_6

ST_1: sel_tmp23 [1/1] 1.37ns
_ifconv:58  %sel_tmp23 = select i1 %sel_tmp22, i15 0, i15 %sel_tmp20

ST_1: sel_tmp24 [1/1] 1.37ns
_ifconv:59  %sel_tmp24 = and i1 %sel_tmp8, %tmp_9

ST_1: sel_tmp25 [1/1] 1.37ns
_ifconv:60  %sel_tmp25 = select i1 %sel_tmp24, i15 %p_p_cast2_cast, i15 %sel_tmp23

ST_1: sel_tmp26 [1/1] 1.37ns
_ifconv:61  %sel_tmp26 = xor i1 %sel_tmp16_demorgan, true

ST_1: sel_tmp27 [1/1] 1.37ns
_ifconv:62  %sel_tmp27 = and i1 %tmp_7, %sel_tmp26

ST_1: sel_tmp28 [1/1] 1.37ns
_ifconv:63  %sel_tmp28 = and i1 %sel_tmp27, %tmp_6

ST_1: sel_tmp29 [1/1] 1.37ns
_ifconv:64  %sel_tmp29 = select i1 %sel_tmp28, i15 0, i15 %sel_tmp25

ST_1: tmp31 [1/1] 1.37ns
_ifconv:65  %tmp31 = and i1 %tmp_15, %sel_tmp7

ST_1: sel_tmp30 [1/1] 1.37ns
_ifconv:66  %sel_tmp30 = and i1 %tmp31, %sel_tmp27

ST_1: p_assign_5 [1/1] 1.37ns
_ifconv:67  %p_assign_5 = select i1 %sel_tmp30, i15 %p_p2_cast1_cast, i15 %sel_tmp29

ST_1: stg_70 [1/1] 0.00ns
_ifconv:68  ret i15 %p_assign_5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb0ab5d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb4db5f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ borderType]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x66ad450; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
borderType_read    (read          ) [ 00]
len_read           (read          ) [ 00]
p_read             (read          ) [ 00]
tmp                (bitselect     ) [ 00]
rev                (xor           ) [ 00]
len_cast1          (zext          ) [ 00]
len_cast1_cast     (zext          ) [ 00]
p_cast             (sext          ) [ 00]
tmp_1              (icmp          ) [ 00]
or_cond            (and           ) [ 01]
p_cast1_cast       (sext          ) [ 00]
tmp_2              (icmp          ) [ 00]
tmp_85             (bitselect     ) [ 01]
tmp_4              (add           ) [ 00]
p_assign           (select        ) [ 00]
p_assign_cast      (sext          ) [ 00]
tmp_5              (icmp          ) [ 00]
tmp_6              (icmp          ) [ 00]
tmp_7              (icmp          ) [ 00]
p_assign_1         (xor           ) [ 00]
p_p                (select        ) [ 00]
p_p_cast2_cast     (sext          ) [ 00]
p_p_cast           (sext          ) [ 00]
tmp_9              (icmp          ) [ 00]
tmp_11             (icmp          ) [ 00]
p_p3               (select        ) [ 00]
p_p3_cast_cast     (sext          ) [ 00]
tmp_12             (bitconcatenate) [ 00]
tmp_12_cast        (zext          ) [ 00]
tmp_13             (xor           ) [ 00]
tmp_13_cast        (sext          ) [ 00]
p_assign_2         (add           ) [ 00]
p_assign_3         (sub           ) [ 00]
p_p2               (select        ) [ 00]
p_p2_cast1_cast    (zext          ) [ 00]
p_p2_cast_cast     (zext          ) [ 00]
tmp_15             (icmp          ) [ 00]
tmp_16_cast_cast   (zext          ) [ 00]
tmp_17             (sub           ) [ 00]
p_assign_4         (add           ) [ 00]
tmp_1_not          (xor           ) [ 00]
sel_tmp            (or            ) [ 00]
sel_tmp1           (and           ) [ 01]
sel_tmp2           (select        ) [ 00]
sel_tmp2_cast      (sext          ) [ 00]
sel_tmp5_demorgan  (or            ) [ 00]
sel_tmp5           (xor           ) [ 00]
sel_tmp6           (and           ) [ 00]
sel_tmp7           (xor           ) [ 00]
sel_tmp8           (and           ) [ 00]
sel_tmp9           (xor           ) [ 00]
sel_tmp10          (and           ) [ 01]
sel_tmp11          (select        ) [ 00]
sel_tmp16_demorgan (or            ) [ 00]
sel_tmp18_demorgan (or            ) [ 01]
sel_tmp19          (select        ) [ 00]
sel_tmp20          (select        ) [ 00]
sel_tmp22          (and           ) [ 01]
sel_tmp23          (select        ) [ 00]
sel_tmp24          (and           ) [ 01]
sel_tmp25          (select        ) [ 00]
sel_tmp26          (xor           ) [ 00]
sel_tmp27          (and           ) [ 00]
sel_tmp28          (and           ) [ 01]
sel_tmp29          (select        ) [ 00]
tmp31              (and           ) [ 00]
sel_tmp30          (and           ) [ 01]
p_assign_5         (select        ) [ 00]
stg_70             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="borderType">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borderType"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="borderType_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="borderType_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="len_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="12" slack="0"/>
<pin id="48" dir="0" index="1" bw="12" slack="0"/>
<pin id="49" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="13" slack="0"/>
<pin id="55" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="13" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="rev_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="len_cast1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="len_cast1_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="12" slack="0"/>
<pin id="79" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast1_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="13" slack="0"/>
<pin id="83" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="13" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="or_cond_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_cast1_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_85_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="13" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_assign_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="13" slack="0"/>
<pin id="124" dir="0" index="2" bw="13" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_assign_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_assign_cast/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_6_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="12" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_assign_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="13" slack="0"/>
<pin id="154" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_assign_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_p_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="13" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_p_cast2_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_cast2_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_p_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_9_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_11_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_p3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p3/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_p3_cast_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p3_cast_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_12_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="13" slack="0"/>
<pin id="199" dir="0" index="1" bw="12" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_12_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_13_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_13_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_assign_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_assign_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_p2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="13" slack="0"/>
<pin id="234" dir="0" index="2" bw="13" slack="0"/>
<pin id="235" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_p2_cast1_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast1_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_p2_cast_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_15_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_16_cast_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_17_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="13" slack="0"/>
<pin id="260" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_assign_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_4/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_1_not_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1_not/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sel_tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sel_tmp1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sel_tmp2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="14" slack="0"/>
<pin id="290" dir="0" index="2" bw="14" slack="0"/>
<pin id="291" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sel_tmp2_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sel_tmp2_cast/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sel_tmp5_demorgan_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sel_tmp5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sel_tmp6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sel_tmp7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sel_tmp8_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sel_tmp9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sel_tmp10_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sel_tmp11_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="15" slack="0"/>
<pin id="344" dir="0" index="2" bw="15" slack="0"/>
<pin id="345" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp11/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sel_tmp16_demorgan_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp16_demorgan/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sel_tmp18_demorgan_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp18_demorgan/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sel_tmp19_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="15" slack="0"/>
<pin id="364" dir="0" index="2" bw="15" slack="0"/>
<pin id="365" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sel_tmp20_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="15" slack="0"/>
<pin id="372" dir="0" index="2" bw="15" slack="0"/>
<pin id="373" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp20/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sel_tmp22_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp22/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sel_tmp23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="15" slack="0"/>
<pin id="386" dir="0" index="2" bw="15" slack="0"/>
<pin id="387" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp23/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sel_tmp24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp24/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sel_tmp25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="15" slack="0"/>
<pin id="400" dir="0" index="2" bw="15" slack="0"/>
<pin id="401" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp25/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sel_tmp26_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp26/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sel_tmp27_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp27/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sel_tmp28_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp28/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sel_tmp29_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="15" slack="0"/>
<pin id="426" dir="0" index="2" bw="15" slack="0"/>
<pin id="427" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp29/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp31_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp31/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sel_tmp30_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp30/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_assign_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="15" slack="0"/>
<pin id="446" dir="0" index="2" bw="15" slack="0"/>
<pin id="447" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="46" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="46" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="52" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="73" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="85" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="67" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="40" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="77" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="107" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="40" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="46" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="40" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="52" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="107" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="52" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="157" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="73" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="40" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="52" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="46" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="157" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="205" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="52" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="107" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="52" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="231" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="77" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="197" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="253" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="85" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="59" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="101" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="129" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="263" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="91" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="101" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="133" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="139" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="311" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="173" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="219" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="295" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="299" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="133" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="145" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="341" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="193" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="91" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="97" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="361" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="311" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="139" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="369" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="323" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="173" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="165" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="383" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="349" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="16" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="145" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="139" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="397" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="247" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="317" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="411" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="239" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="423" pin="3"/><net_sink comp="443" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		rev : 1
		tmp_1 : 1
		or_cond : 2
		tmp_4 : 1
		p_assign : 2
		p_assign_cast : 3
		p_p_cast2_cast : 1
		p_p_cast : 1
		tmp_9 : 2
		p_p3 : 1
		p_p3_cast_cast : 2
		tmp_12_cast : 1
		tmp_13 : 1
		tmp_13_cast : 1
		p_assign_2 : 2
		p_p2 : 1
		p_p2_cast1_cast : 2
		p_p2_cast_cast : 2
		tmp_15 : 2
		tmp_16_cast_cast : 1
		tmp_17 : 3
		p_assign_4 : 4
		tmp_1_not : 2
		sel_tmp : 2
		sel_tmp1 : 2
		sel_tmp2 : 5
		sel_tmp2_cast : 6
		sel_tmp5_demorgan : 2
		sel_tmp5 : 2
		sel_tmp6 : 2
		sel_tmp7 : 1
		sel_tmp8 : 2
		sel_tmp9 : 3
		sel_tmp10 : 2
		sel_tmp11 : 2
		sel_tmp16_demorgan : 2
		sel_tmp18_demorgan : 2
		sel_tmp19 : 3
		sel_tmp20 : 4
		sel_tmp22 : 2
		sel_tmp23 : 5
		sel_tmp24 : 2
		sel_tmp25 : 6
		sel_tmp26 : 2
		sel_tmp27 : 2
		sel_tmp28 : 2
		sel_tmp29 : 7
		tmp31 : 3
		sel_tmp30 : 2
		p_assign_5 : 8
		stg_70 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_assign_fu_121      |    0    |    13   |
|          |         p_p_fu_157         |    0    |    13   |
|          |         p_p3_fu_185        |    0    |    13   |
|          |         p_p2_fu_231        |    0    |    13   |
|          |       sel_tmp2_fu_287      |    0    |    14   |
|  select  |      sel_tmp11_fu_341      |    0    |    15   |
|          |      sel_tmp19_fu_361      |    0    |    15   |
|          |      sel_tmp20_fu_369      |    0    |    15   |
|          |      sel_tmp23_fu_383      |    0    |    15   |
|          |      sel_tmp25_fu_397      |    0    |    15   |
|          |      sel_tmp29_fu_423      |    0    |    15   |
|          |      p_assign_5_fu_443     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |         tmp_1_fu_85        |    0    |    16   |
|          |        tmp_2_fu_101        |    0    |    5    |
|          |        tmp_5_fu_133        |    0    |    5    |
|   icmp   |        tmp_6_fu_139        |    0    |    14   |
|          |        tmp_7_fu_145        |    0    |    5    |
|          |        tmp_9_fu_173        |    0    |    16   |
|          |        tmp_11_fu_179       |    0    |    5    |
|          |        tmp_15_fu_247       |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |          rev_fu_67         |    0    |    2    |
|          |      p_assign_1_fu_151     |    0    |    16   |
|          |        tmp_13_fu_209       |    0    |    16   |
|    xor   |      tmp_1_not_fu_269      |    0    |    2    |
|          |       sel_tmp5_fu_305      |    0    |    2    |
|          |       sel_tmp7_fu_317      |    0    |    2    |
|          |       sel_tmp9_fu_329      |    0    |    2    |
|          |      sel_tmp26_fu_405      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |        tmp_4_fu_115        |    0    |    12   |
|    add   |      p_assign_2_fu_219     |    0    |    13   |
|          |      p_assign_4_fu_263     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    sub   |      p_assign_3_fu_225     |    0    |    13   |
|          |        tmp_17_fu_257       |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |        or_cond_fu_91       |    0    |    2    |
|          |       sel_tmp1_fu_281      |    0    |    2    |
|          |       sel_tmp6_fu_311      |    0    |    2    |
|          |       sel_tmp8_fu_323      |    0    |    2    |
|          |      sel_tmp10_fu_335      |    0    |    2    |
|    and   |      sel_tmp22_fu_377      |    0    |    2    |
|          |      sel_tmp24_fu_391      |    0    |    2    |
|          |      sel_tmp27_fu_411      |    0    |    2    |
|          |      sel_tmp28_fu_417      |    0    |    2    |
|          |        tmp31_fu_431        |    0    |    2    |
|          |      sel_tmp30_fu_437      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       sel_tmp_fu_275       |    0    |    2    |
|    or    |  sel_tmp5_demorgan_fu_299  |    0    |    2    |
|          |  sel_tmp16_demorgan_fu_349 |    0    |    2    |
|          |  sel_tmp18_demorgan_fu_355 |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | borderType_read_read_fu_40 |    0    |    0    |
|   read   |     len_read_read_fu_46    |    0    |    0    |
|          |      p_read_read_fu_52     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|          tmp_fu_59         |    0    |    0    |
|          |        tmp_85_fu_107       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       len_cast1_fu_73      |    0    |    0    |
|          |    len_cast1_cast_fu_77    |    0    |    0    |
|   zext   |     tmp_12_cast_fu_205     |    0    |    0    |
|          |   p_p2_cast1_cast_fu_239   |    0    |    0    |
|          |    p_p2_cast_cast_fu_243   |    0    |    0    |
|          |   tmp_16_cast_cast_fu_253  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_cast_fu_81        |    0    |    0    |
|          |     p_cast1_cast_fu_97     |    0    |    0    |
|          |    p_assign_cast_fu_129    |    0    |    0    |
|   sext   |    p_p_cast2_cast_fu_165   |    0    |    0    |
|          |       p_p_cast_fu_169      |    0    |    0    |
|          |    p_p3_cast_cast_fu_193   |    0    |    0    |
|          |     tmp_13_cast_fu_215     |    0    |    0    |
|          |    sel_tmp2_cast_fu_295    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_12_fu_197       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   392   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   392  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   392  |
+-----------+--------+--------+
