{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592431261373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592431261380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 10:01:01 2020 " "Processing started: Thu Jun 18 10:01:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592431261380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431261380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431261380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592431262808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592431262808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/floating_point/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../IP/floating_point/fp_mlt.sv" "" { Text "D:/QuartusProjects/IP/floating_point/fp_mlt.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/floating_point/fp_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_latency " "Found entity 1: fp_latency" {  } { { "../../../IP/floating_point/fp_latency.sv" "" { Text "D:/QuartusProjects/IP/floating_point/fp_latency.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/floating_point/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/floating_point/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../IP/floating_point/fp_add.sv" "" { Text "D:/QuartusProjects/IP/floating_point/fp_add.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../IP/common/system_monitor.sv" "" { Text "D:/QuartusProjects/IP/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/pd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/pd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block " "Found entity 1: pd_block" {  } { { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_irq_mapper " "Found entity 1: pd_block_irq_mapper" {  } { { "pd_block/synthesis/submodules/pd_block_irq_mapper.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2 " "Found entity 1: pd_block_mm_interconnect_2" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_rsp_mux " "Found entity 1: pd_block_mm_interconnect_2_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274686 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_rsp_demux " "Found entity 1: pd_block_mm_interconnect_2_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_cmd_mux " "Found entity 1: pd_block_mm_interconnect_2_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_cmd_demux " "Found entity 1: pd_block_mm_interconnect_2_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274702 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274702 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274702 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274702 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274728 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_004_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_004_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274736 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router_004 " "Found entity 2: pd_block_mm_interconnect_2_router_004" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_001_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_001_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274739 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router_001 " "Found entity 2: pd_block_mm_interconnect_2_router_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_2_router_default_decode " "Found entity 1: pd_block_mm_interconnect_2_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274742 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_2_router " "Found entity 2: pd_block_mm_interconnect_2_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1 " "Found entity 1: pd_block_mm_interconnect_1" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_rsp_mux " "Found entity 1: pd_block_mm_interconnect_1_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_rsp_demux " "Found entity 1: pd_block_mm_interconnect_1_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_cmd_mux " "Found entity 1: pd_block_mm_interconnect_1_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_cmd_demux " "Found entity 1: pd_block_mm_interconnect_1_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_1_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274773 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_1_router_002 " "Found entity 2: pd_block_mm_interconnect_1_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_1_router_default_decode " "Found entity 1: pd_block_mm_interconnect_1_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274776 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_1_router " "Found entity 2: pd_block_mm_interconnect_1_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0 " "Found entity 1: pd_block_mm_interconnect_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_009_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_009_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274823 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_009 " "Found entity 2: pd_block_mm_interconnect_0_router_009" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_007_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274826 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_007 " "Found entity 2: pd_block_mm_interconnect_0_router_007" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_006_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_006_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274830 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_006 " "Found entity 2: pd_block_mm_interconnect_0_router_006" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274833 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_002 " "Found entity 2: pd_block_mm_interconnect_0_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_001_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274837 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_001 " "Found entity 2: pd_block_mm_interconnect_0_router_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274840 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router " "Found entity 2: pd_block_mm_interconnect_0_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VSYNC vga_vsync vga_output.sv(9) " "Verilog HDL Declaration information at vga_output.sv(9): object \"VGA_VSYNC\" differs only in case from object \"vga_vsync\" in the same scope" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HSYNC vga_hsync vga_output.sv(5) " "Verilog HDL Declaration information at vga_output.sv(5): object \"VGA_HSYNC\" differs only in case from object \"vga_hsync\" in the same scope" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592431274843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/clock_cross_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/clock_cross_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_cross_enable " "Found entity 1: clock_cross_enable" {  } { { "pd_block/synthesis/submodules/clock_cross_enable.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/clock_cross_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_sdram_input_efifo_module " "Found entity 1: pd_block_sdram_input_efifo_module" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274855 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_sdram " "Found entity 2: pd_block_sdram" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/rgb_to_tensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/rgb_to_tensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_tensor " "Found entity 1: rgb_to_tensor" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/fp_lut6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/fp_lut6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_lut6 " "Found entity 1: fp_lut6" {  } { { "pd_block/synthesis/submodules/fp_lut6.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/fp_lut6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_onchip_ram " "Found entity 1: pd_block_onchip_ram" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e " "Found entity 1: pd_block_nios2e" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_register_bank_a_module " "Found entity 1: pd_block_nios2e_cpu_register_bank_a_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_nios2e_cpu_register_bank_b_module " "Found entity 2: pd_block_nios2e_cpu_register_bank_b_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: pd_block_nios2e_cpu_nios2_oci_debug" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_nios2e_cpu_nios2_oci_break " "Found entity 4: pd_block_nios2e_cpu_nios2_oci_break" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: pd_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: pd_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: pd_block_nios2e_cpu_nios2_oci_itrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: pd_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: pd_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: pd_block_nios2e_cpu_nios2_oci_fifo" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: pd_block_nios2e_cpu_nios2_oci_pib" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd_block_nios2e_cpu_nios2_oci_im " "Found entity 15: pd_block_nios2e_cpu_nios2_oci_im" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: pd_block_nios2e_cpu_nios2_performance_monitors" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: pd_block_nios2e_cpu_nios2_avalon_reg" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: pd_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd_block_nios2e_cpu_nios2_ocimem " "Found entity 19: pd_block_nios2e_cpu_nios2_ocimem" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd_block_nios2e_cpu_nios2_oci " "Found entity 20: pd_block_nios2e_cpu_nios2_oci" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd_block_nios2e_cpu " "Found entity 21: pd_block_nios2e_cpu" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: pd_block_nios2e_cpu_debug_slave_sysclk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_tck " "Found entity 1: pd_block_nios2e_cpu_debug_slave_tck" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: pd_block_nios2e_cpu_debug_slave_wrapper" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_test_bench " "Found entity 1: pd_block_nios2e_cpu_test_bench" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_led " "Found entity 1: pd_block_led" {  } { { "pd_block/synthesis/submodules/pd_block_led.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/pd_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_jtag_uart_sim_scfifo_w " "Found entity 1: pd_block_jtag_uart_sim_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274920 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_jtag_uart_scfifo_w " "Found entity 2: pd_block_jtag_uart_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274920 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_jtag_uart_sim_scfifo_r " "Found entity 3: pd_block_jtag_uart_sim_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274920 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_jtag_uart_scfifo_r " "Found entity 4: pd_block_jtag_uart_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274920 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_jtag_uart " "Found entity 5: pd_block_jtag_uart" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/frame_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/frame_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_reader " "Found entity 1: frame_reader" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/dma_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/dma_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_engine " "Found entity 1: dma_engine" {  } { { "pd_block/synthesis/submodules/dma_engine.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/dma_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator/synthesis/oscillator.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431274938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431274938 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(318) " "Verilog HDL or VHDL warning at pd_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431274962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(328) " "Verilog HDL or VHDL warning at pd_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431274962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(338) " "Verilog HDL or VHDL warning at pd_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431274962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(682) " "Verilog HDL or VHDL warning at pd_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1592431274963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite.sv 1 1 " "Using design file de10_lite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431275314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592431275314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592431275316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:oscillator " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:oscillator\"" {  } { { "de10_lite.sv" "oscillator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "oscillator/synthesis/oscillator.v" "int_osc_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.v 1 1 " "Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431275346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1592431275346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de10_lite.sv" "pll0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431275414 ""}  } { { "pll0.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431275414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431275477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431275477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de10_lite.sv" "monitor0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block pd_block:qsys " "Elaborating entity \"pd_block\" for hierarchy \"pd_block:qsys\"" {  } { { "de10_lite.sv" "qsys" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge pd_block:qsys\|altera_avalon_mm_bridge:bridge1 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"pd_block:qsys\|altera_avalon_mm_bridge:bridge1\"" {  } { { "pd_block/synthesis/pd_block.v" "bridge1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge pd_block:qsys\|altera_avalon_mm_bridge:bridge2 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"pd_block:qsys\|altera_avalon_mm_bridge:bridge2\"" {  } { { "pd_block/synthesis/pd_block.v" "bridge2" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc pd_block:qsys\|convolution_calc:conv1 " "Elaborating entity \"convolution_calc\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\"" {  } { { "pd_block/synthesis/pd_block.v" "conv1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275514 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431275526 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mlt_result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mlt_result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431275527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431275527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adder_node " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adder_node\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1592431275527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt pd_block:qsys\|convolution_calc:conv1\|fp_mlt:mlt_y\[0\].mlt_x\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_mlt:mlt_y\[0\].mlt_x\[0\].mlt\"" {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "mlt_y\[0\].mlt_x\[0\].mlt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\"" {  } { { "pd_block/synthesis/submodules/convolution_calc.sv" "adder_tree" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "addera" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "addera" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "addera" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_latency pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_latency:adderb " "Elaborating entity \"fp_latency\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_latency:adderb\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "adderb" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "adderb" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "adderb" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb\|fp_add_tree:addera\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "addera" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_latency pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb\|fp_add_tree:addera\|fp_latency:addera " "Elaborating entity \"fp_latency\" for hierarchy \"pd_block:qsys\|convolution_calc:conv1\|fp_add_tree:adder_tree\|fp_add_tree:adderb\|fp_add_tree:adderb\|fp_add_tree:addera\|fp_latency:addera\"" {  } { { "../../../IP/floating_point/fp_add_tree.sv" "addera" { Text "D:/QuartusProjects/IP/floating_point/fp_add_tree.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_engine pd_block:qsys\|dma_engine:dma " "Elaborating entity \"dma_engine\" for hierarchy \"pd_block:qsys\|dma_engine:dma\"" {  } { { "pd_block/synthesis/pd_block.v" "dma" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_reader pd_block:qsys\|frame_reader:frame_reader " "Elaborating entity \"frame_reader\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\"" {  } { { "pd_block/synthesis/pd_block.v" "frame_reader" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431275805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo " "Instantiated megafunction \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276030 ""}  } { { "pd_block/synthesis/submodules/frame_reader.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431276030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kt11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kt11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kt11 " "Found entity 1: scfifo_kt11" {  } { { "db/scfifo_kt11.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kt11 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated " "Elaborating entity \"scfifo_kt11\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7l11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7l11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7l11 " "Found entity 1: a_dpfifo_7l11" {  } { { "db/a_dpfifo_7l11.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7l11 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo " "Elaborating entity \"a_dpfifo_7l11\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\"" {  } { { "db/scfifo_kt11.tdf" "dpfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7b1 " "Found entity 1: altsyncram_v7b1" {  } { { "db/altsyncram_v7b1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_v7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7b1 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|altsyncram_v7b1:FIFOram " "Elaborating entity \"altsyncram_v7b1\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|altsyncram_v7b1:FIFOram\"" {  } { { "db/a_dpfifo_7l11.tdf" "FIFOram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_7l11.tdf" "almost_full_comparer" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_7l11.tdf" "three_comparison" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7l11.tdf" "rd_ptr_msb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_7l11.tdf" "usedw_counter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"pd_block:qsys\|frame_reader:frame_reader\|scfifo:fifo\|scfifo_kt11:auto_generated\|a_dpfifo_7l11:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_7l11.tdf" "wr_ptr" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart pd_block:qsys\|pd_block_jtag_uart:jtag_uart " "Elaborating entity \"pd_block_jtag_uart\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\"" {  } { { "pd_block/synthesis/pd_block.v" "jtag_uart" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_w pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w " "Elaborating entity \"pd_block_jtag_uart_scfifo_w\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_w" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "wfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431276588 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431276588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431276850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431276850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_r pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r " "Elaborating entity \"pd_block_jtag_uart_scfifo_r\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_r" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431276873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "pd_block_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431277207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431277209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431277209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431277209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431277209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431277209 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431277209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431277812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431277953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_led pd_block:qsys\|pd_block_led:led " "Elaborating entity \"pd_block_led\" for hierarchy \"pd_block:qsys\|pd_block_led:led\"" {  } { { "pd_block/synthesis/pd_block.v" "led" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431277997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e pd_block:qsys\|pd_block_nios2e:nios2e " "Elaborating entity \"pd_block_nios2e\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\"" {  } { { "pd_block/synthesis/pd_block.v" "nios2e" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu " "Elaborating entity \"pd_block_nios2e_cpu\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "cpu" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_test_bench pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench " "Elaborating entity \"pd_block_nios2e_cpu_test_bench\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_test_bench" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_a_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_a" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278116 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431278116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431278181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431278181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_b_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_b" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_debug pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_debug" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278281 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431278281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_break pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_break" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_xbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_xbrk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dbrk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_itrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_itrace" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dtrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dtrace" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_td_mode pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_pib pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_pib" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_im pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_im" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_avalon_reg pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"pd_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_avalon_reg" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_ocimem pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"pd_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_ocimem" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_ociram_sp_ram_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"pd_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_ociram_sp_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278379 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431278379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431278443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431278443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_wrapper pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_debug_slave_wrapper" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_tck pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_tck" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_sysclk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_sysclk" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "pd_block_nios2e_cpu_debug_slave_phy" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278547 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431278547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_onchip_ram pd_block:qsys\|pd_block_onchip_ram:onchip_ram " "Elaborating entity \"pd_block_onchip_ram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\"" {  } { { "pd_block/synthesis/pd_block.v" "onchip_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "the_altsyncram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pd_block_onchip_ram.hex " "Parameter \"init_file\" = \"pd_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431278613 ""}  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431278613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1g1 " "Found entity 1: altsyncram_q1g1" {  } { { "db/altsyncram_q1g1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_q1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431278674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431278674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q1g1 pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated " "Elaborating entity \"altsyncram_q1g1\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_tensor pd_block:qsys\|rgb_to_tensor:rgb_tensor " "Elaborating entity \"rgb_to_tensor\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_tensor\"" {  } { { "pd_block/synthesis/pd_block.v" "rgb_tensor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_lut6 pd_block:qsys\|rgb_to_tensor:rgb_tensor\|fp_lut6:i2f_red " "Elaborating entity \"fp_lut6\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_tensor\|fp_lut6:i2f_red\"" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "i2f_red" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram pd_block:qsys\|pd_block_sdram:sdram " "Elaborating entity \"pd_block_sdram\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\"" {  } { { "pd_block/synthesis/pd_block.v" "sdram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram_input_efifo_module pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module " "Elaborating entity \"pd_block_sdram_input_efifo_module\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module\"" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "the_pd_block_sdram_input_efifo_module" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_from_memory pd_block:qsys\|stream_from_memory:stream1 " "Elaborating entity \"stream_from_memory\" for hierarchy \"pd_block:qsys\|stream_from_memory:stream1\"" {  } { { "pd_block/synthesis/pd_block.v" "stream1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(43) " "Verilog HDL assignment warning at stream_from_memory.sv(43): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(44) " "Verilog HDL assignment warning at stream_from_memory.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(58) " "Verilog HDL assignment warning at stream_from_memory.sv(58): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 stream_from_memory.sv(64) " "Verilog HDL assignment warning at stream_from_memory.sv(64): truncated value with size 32 to match size of target (24)" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_from_memory.sv(83) " "Verilog HDL Case Statement information at stream_from_memory.sv(83): all case item expressions in this case statement are onehot" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_data stream_from_memory.sv(24) " "Output port \"st_data\" at stream_from_memory.sv(24) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_valid stream_from_memory.sv(20) " "Output port \"st_valid\" at stream_from_memory.sv(20) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_sop stream_from_memory.sv(21) " "Output port \"st_sop\" at stream_from_memory.sv(21) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "st_eop stream_from_memory.sv(22) " "Output port \"st_eop\" at stream_from_memory.sv(22) has no driver" {  } { { "pd_block/synthesis/submodules/stream_from_memory.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592431278846 "|de10_lite|pd_block:qsys|stream_from_memory:stream1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output pd_block:qsys\|vga_output:vga_out " "Elaborating entity \"vga_output\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\"" {  } { { "pd_block/synthesis/pd_block.v" "vga_out" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431278850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Elaborating entity \"dcfifo\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo " "Instantiated megafunction \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592431279204 ""}  } { { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592431279204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j5j1 " "Found entity 1: dcfifo_j5j1" {  } { { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j5j1 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated " "Elaborating entity \"dcfifo_j5j1\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_j5j1.tdf" "rdptr_g_gray2bin" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_j5j1.tdf" "rdptr_g1p" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_j5j1.tdf" "wrptr_g1p" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l541 " "Found entity 1: altsyncram_l541" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l541 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram " "Elaborating entity \"altsyncram_l541\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\"" {  } { { "db/dcfifo_j5j1.tdf" "fifo_ram" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_j5j1.tdf" "rdaclr" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_j5j1.tdf" "rs_brp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_j5j1.tdf" "rs_dgwp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe5 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_0f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe5" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_j5j1.tdf" "ws_dgrp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe8 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_1f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe8" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_ei5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431279686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431279686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_j5j1.tdf" "rdempty_eq_comp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:wrfull_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|cmpr_ei5:wrfull_eq_comp\"" {  } { { "db/dcfifo_j5j1.tdf" "wrfull_eq_comp" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_cross_enable pd_block:qsys\|vga_output:vga_out\|clock_cross_enable:sync_reset " "Elaborating entity \"clock_cross_enable\" for hierarchy \"pd_block:qsys\|vga_output:vga_out\|clock_cross_enable:sync_reset\"" {  } { { "pd_block/synthesis/submodules/vga_output.sv" "sync_reset" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pd_block_mm_interconnect_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_tensor_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_tensor_avalon_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_tensor_avalon_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:stream1_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:stream1_read_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "stream1_read_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_read_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_write_master_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge2_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge2_s0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge1_s0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "led_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_reader_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_reader_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "frame_reader_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_tensor_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_tensor_avalon_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_tensor_avalon_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:stream1_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:stream1_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "stream1_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "dma_write_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge2_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_agent_rdata_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge1_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge1_s0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge1_s0_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router " "Elaborating entity \"pd_block_mm_interconnect_0_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pd_block_mm_interconnect_0_router_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_001_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_001:router_001\|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431279996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pd_block_mm_interconnect_0_router_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_006 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"pd_block_mm_interconnect_0_router_006\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_006" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_006_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_006_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_006:router_006\|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"pd_block_mm_interconnect_0_router_007\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_007" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_007_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_009 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"pd_block_mm_interconnect_0_router_009\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_009" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_009_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_009_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_009:router_009\|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_to_bridge2_s0_cmd_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "bridge2_s0_to_nios2e_data_master_rsp_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280269 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280269 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280269 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 4458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"pd_block_mm_interconnect_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:bridge2_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:bridge2_m0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "bridge2_m0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:bridge2_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:bridge2_m0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "bridge2_m0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:frame_reader_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:frame_reader_read_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "frame_reader_read_master_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router " "Elaborating entity \"pd_block_mm_interconnect_1_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\|pd_block_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_1_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router:router\|pd_block_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_002 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"pd_block_mm_interconnect_1_router_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "router_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_router_002_default_decode pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_1_router_002_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_router_002:router_002\|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431280420 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_1_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_1_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_1_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_1_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_1_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_1:mm_interconnect_1\|pd_block_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"pd_block_mm_interconnect_2\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_2" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:bridge1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:bridge1_m0_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:conv1_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:conv1_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_translator" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:bridge1_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:bridge1_m0_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_agent" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:conv1_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_agent_rsp_fifo" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router " "Elaborating entity \"pd_block_mm_interconnect_2_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\|pd_block_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router:router\|pd_block_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_001 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"pd_block_mm_interconnect_2_router_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_001_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_001_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_001:router_001\|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_004 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"pd_block_mm_interconnect_2_router_004\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "router_004" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_router_004_default_decode pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_2_router_004_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_router_004:router_004\|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:bridge1_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:bridge1_m0_limiter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "bridge1_m0_limiter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "dma_slave_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431280669 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592431280833 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:conv1_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_2_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "cmd_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_2_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "cmd_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_2_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "rsp_demux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_2_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_2_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "rsp_mux" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|pd_block_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_rsp_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280929 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280929 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592431280929 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" "conv1_slave_cmd_width_adapter" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_irq_mapper pd_block:qsys\|pd_block_irq_mapper:irq_mapper " "Elaborating entity \"pd_block_irq_mapper\" for hierarchy \"pd_block:qsys\|pd_block_irq_mapper:irq_mapper\"" {  } { { "pd_block/synthesis/pd_block.v" "irq_mapper" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller_001\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller_001" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller_002\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller_002" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431280992 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592431283650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.18.10:01:29 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl " "2020.06.18.10:01:29 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431289297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431292831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431293012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431297999 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592431298710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde7a58a48/alt_sld_fab.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431298965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431298965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431299061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431299075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431299143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299238 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431299238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592431299315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431299315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[0\] " "Synthesized away node \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 40 2 0 } } { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } } { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } } { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592431301169 "|de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[5\] " "Synthesized away node \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 190 2 0 } } { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } } { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } } { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592431301169 "|de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[6\] " "Synthesized away node \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 220 2 0 } } { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } } { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } } { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592431301169 "|de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[11\] " "Synthesized away node \"pd_block:qsys\|vga_output:vga_out\|dcfifo:fifo\|dcfifo_j5j1:auto_generated\|altsyncram_l541:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_l541.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf" 370 2 0 } } { "db/dcfifo_j5j1.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "pd_block/synthesis/submodules/vga_output.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv" 92 0 0 } } { "pd_block/synthesis/pd_block.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v" 500 0 0 } } { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592431301169 "|de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|ram_block11a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592431301169 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592431301169 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo\|mem " "RAM logic \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592431304051 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592431304051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592431308781 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 356 -1 0 } } { "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2878 -1 0 } } { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 352 -1 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf" 32 2 0 } } { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "pd_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3878 -1 0 } } { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3500 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf" 32 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf" 46 2 0 } } { "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 398 -1 0 } } { "pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv" 190 -1 0 } } { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2099 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf" 46 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592431309016 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592431309017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "de10_lite.sv" "" { Text "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592431312318 "|de10_lite|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592431312318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431312749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "552 " "552 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592431317463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592431317749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592431317749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431317941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg " "Generated suppressed messages file D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431319349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592431322740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592431322740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6984 " "Implemented 6984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592431323551 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592431323551 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592431323551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6741 " "Implemented 6741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592431323551 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592431323551 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592431323551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592431323551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592431323684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 10:02:03 2020 " "Processing ended: Thu Jun 18 10:02:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592431323684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592431323684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592431323684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592431323684 ""}
