$date
	Tue May  9 18:38:43 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! ls [7:0] $end
$var reg 1 " clk $end
$scope module leds1 $end
$var wire 1 " CLOCK_50 $end
$var wire 8 # LEDG [7:0] $end
$var reg 8 $ blinkingLed [7:0] $end
$var reg 8 % counter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#2
b1 %
1"
#4
0"
#6
b10 %
1"
#8
0"
#10
b11 %
1"
#12
0"
#14
b100 %
1"
#16
0"
#18
b101 %
1"
