project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:43:09 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Error: (vsim-3389) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Port 'enable' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Fatal: (vsim-3365) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:43:10 on Dec 15,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:43:33 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Error: (vsim-3043) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(15): Unresolved reference to 'enable'.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v
# ** Error: (vsim-3389) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Port 'enable' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Fatal: (vsim-3365) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:43:33 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:43:56 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Error: (vsim-3043) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(15): Unresolved reference to 'enable'.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v
# ** Error: (vsim-3389) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Port 'enable' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Fatal: (vsim-3365) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:43:57 on Dec 15,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:44:21 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Error: (vsim-3389) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Port 'enable' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Fatal: (vsim-3365) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): Too many port connections. Expected 2, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# FATAL ERROR while loading design
# Error loading design
# End time: 18:44:21 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:44:41 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlfti5eh2q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti5eh2q
run -all
#                    0: a = x, enable = x, y =     X
#                    1: a = x, enable = 0, y =     X
#                    2: a = 0, enable = 0, y =   257
#                    3: a = 1, enable = 0, y =   514
#                    4: a = 2, enable = 0, y =  1028
#                    5: a = 3, enable = 0, y =  2056
#                    6: a = 4, enable = 0, y =  4112
#                    7: a = 5, enable = 0, y =  8224
#                    8: a = 6, enable = 0, y = 16448
#                    9: a = 7, enable = 0, y = 32896
#                   10: a = 0, enable = 1, y =   257
#                   12: a = 1, enable = 1, y =   514
#                   13: a = 2, enable = 1, y =  1028
#                   14: a = 3, enable = 1, y =  2056
#                   15: a = 4, enable = 1, y =  4112
#                   16: a = 5, enable = 1, y =  8224
#                   17: a = 6, enable = 1, y = 16448
#                   18: a = 7, enable = 1, y = 32896
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
restart -f
# Loading work.decoder_4to16_tb
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
run -all
#                    0: a = x, enable = x, y =     X
#                    1: a = 0, enable = 0, y =   257
#                    3: a = 1, enable = 0, y =   514
#                    4: a = 2, enable = 0, y =  1028
#                    5: a = 3, enable = 0, y =  2056
#                    6: a = 4, enable = 0, y =  4112
#                    7: a = 5, enable = 0, y =  8224
#                    8: a = 6, enable = 0, y = 16448
#                    9: a = 7, enable = 0, y = 32896
#                   10: a = 0, enable = 1, y =   257
#                   12: a = 1, enable = 1, y =   514
#                   13: a = 2, enable = 1, y =  1028
#                   14: a = 3, enable = 1, y =  2056
#                   15: a = 4, enable = 1, y =  4112
#                   16: a = 5, enable = 1, y =  8224
#                   17: a = 6, enable = 1, y = 16448
#                   18: a = 7, enable = 1, y = 32896
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
add wave -position end  sim:/decoder_4to16_tb/DEC4/DEC1/enable
add wave -position 8  sim:/decoder_4to16_tb/DEC4/DEC1/a
add wave -position end  sim:/decoder_4to16_tb/DEC4/DEC1/y
quit -sim
# End time: 18:50:56 on Dec 15,2025, Elapsed time: 0:06:15
# Errors: 0, Warnings: 4
vsim -gui work.decoder_4to16_tb
# vsim -gui work.decoder_4to16_tb 
# Start time: 18:51:02 on Dec 15,2025
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
# Loading work.decoder_3to8
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sreer  Hostname: AURORA  ProcessID: 3512
#           Attempting to use alternate WLF file "./wlft022zqf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft022zqf
restart -f
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
run-all
# invalid command name "run-all"
run -all
#                    0: a = x, enable = x, y =     X
#                    1: a = 0, enable = 0, y =   257
#                    3: a = 1, enable = 0, y =   514
#                    4: a = 2, enable = 0, y =  1028
#                    5: a = 3, enable = 0, y =  2056
#                    6: a = 4, enable = 0, y =  4112
#                    7: a = 5, enable = 0, y =  8224
#                    8: a = 6, enable = 0, y = 16448
#                    9: a = 7, enable = 0, y = 32896
#                   10: a = 0, enable = 1, y =   257
#                   12: a = 1, enable = 1, y =   514
#                   13: a = 2, enable = 1, y =  1028
#                   14: a = 3, enable = 1, y =  2056
#                   15: a = 4, enable = 1, y =  4112
#                   16: a = 5, enable = 1, y =  8224
#                   17: a = 6, enable = 1, y = 16448
#                   18: a = 7, enable = 1, y = 32896
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16.v was successful.
restart -f
# Loading work.decoder_4to16
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
run -all
#                    0: a = x, enable = x, y =     x
#                    1: a = 0, enable = 0, y =   257
#                    3: a = 1, enable = 0, y =   514
#                    4: a = 2, enable = 0, y =  1028
#                    5: a = 3, enable = 0, y =  2056
#                    6: a = 4, enable = 0, y =  4112
#                    7: a = 5, enable = 0, y =  8224
#                    8: a = 6, enable = 0, y = 16448
#                    9: a = 7, enable = 0, y = 32896
#                   10: a = 0, enable = 1, y =   257
#                   12: a = 1, enable = 1, y =   514
#                   13: a = 2, enable = 1, y =  1028
#                   14: a = 3, enable = 1, y =  2056
#                   15: a = 4, enable = 1, y =  4112
#                   16: a = 5, enable = 1, y =  8224
#                   17: a = 6, enable = 1, y = 16448
#                   18: a = 7, enable = 1, y = 32896
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
run -all
restart -f
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
project compileoutofdate
# Compile of decoder_4to16.v was successful.
restart -f
# Loading work.decoder_4to16
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
restart -f
# ** Warning: (vsim-3015) C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(8): [PCDPC] - Port size (4) does not match connection size (3) for port 'a'. The port definition is at: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /decoder_4to16_tb/DEC4 File: C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
run -all
#                    0: a = x, enable = x, y =     x
#                    1: a = 0, enable = 0, y =   257
#                    3: a = 1, enable = 0, y =   514
#                    4: a = 2, enable = 0, y =  1028
#                    5: a = 3, enable = 0, y =  2056
#                    6: a = 4, enable = 0, y =  4112
#                    7: a = 5, enable = 0, y =  8224
#                    8: a = 6, enable = 0, y = 16448
#                    9: a = 7, enable = 0, y = 32896
#                   10: a = 0, enable = 1, y =   257
#                   12: a = 1, enable = 1, y =   514
#                   13: a = 2, enable = 1, y =  1028
#                   14: a = 3, enable = 1, y =  2056
#                   15: a = 4, enable = 1, y =  4112
#                   16: a = 5, enable = 1, y =  8224
#                   17: a = 6, enable = 1, y = 16448
#                   18: a = 7, enable = 1, y = 32896
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
restart -f
# Loading work.decoder_4to16_tb
run -all
#                    0: a = x, enable = x, y =     x
#                    1: a = 0, enable = 0, y =     1
#                    3: a = 1, enable = 0, y =     2
#                    4: a = 2, enable = 0, y =     4
#                    5: a = 3, enable = 0, y =     8
#                    6: a = 4, enable = 0, y =    16
#                    7: a = 5, enable = 0, y =    32
#                    8: a = 6, enable = 0, y =    64
#                    9: a = 7, enable = 0, y =   128
#                   10: a = 0, enable = 1, y =   256
#                   12: a = 1, enable = 1, y =   512
#                   13: a = 2, enable = 1, y =  1024
#                   14: a = 3, enable = 1, y =  2048
#                   15: a = 4, enable = 1, y =  4096
#                   16: a = 5, enable = 1, y =  8192
#                   17: a = 6, enable = 1, y = 16384
#                   18: a = 7, enable = 1, y = 32768
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
restart -f
# Loading work.decoder_4to16_tb
run -all
#                    0: a =  x, y =     x
#                    1: a =  0, y =     1
#                    3: a =  1, y =     2
#                    4: a =  2, y =     4
#                    5: a =  3, y =     8
#                    6: a =  4, y =    16
#                    7: a =  5, y =    32
#                    8: a =  6, y =    64
#                    9: a =  7, y =   128
#                   10: a =  8, y =   256
#                   12: a =  9, y =   512
#                   13: a = 10, y =  1024
#                   14: a = 11, y =  2048
#                   15: a = 12, y =  4096
#                   16: a = 13, y =  8192
#                   17: a = 14, y = 16384
#                   18: a = 15, y = 32768
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16.v was successful.
project compileoutofdate
project compileoutofdate
# Compile of decoder_4to16.v was successful.
restart -f
# Loading work.decoder_4to16
run -all
#                    0: a =  x, y =     x
#                    1: a =  0, y =     1
#                    3: a =  1, y =     2
#                    4: a =  2, y =     4
#                    5: a =  3, y =     8
#                    6: a =  4, y =    16
#                    7: a =  5, y =    32
#                    8: a =  6, y =    64
#                    9: a =  7, y =   128
#                   10: a =  8, y =   256
#                   12: a =  9, y =   512
#                   13: a = 10, y =  1024
#                   14: a = 11, y =  2048
#                   15: a = 12, y =  4096
#                   16: a = 13, y =  8192
#                   17: a = 14, y = 16384
#                   18: a = 15, y = 32768
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(27)
#    Time: 28 ps  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 27
project compileoutofdate
# Compile of decoder_4to16_tb.v was successful.
# Compile of decoder_4to16.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.decoder_4to16_tb
# Loading work.decoder_4to16
run -all
#                    0: a =  x, y =     x
#                    1: a =  0, y =     1
#                    3: a =  1, y =     2
#                    4: a =  2, y =     4
#                    5: a =  3, y =     8
#                    6: a =  4, y =    16
#                    7: a =  5, y =    32
#                    8: a =  6, y =    64
#                    9: a =  7, y =   128
#                   10: a =  8, y =   256
#                   12: a =  9, y =   512
#                   13: a = 10, y =  1024
#                   14: a = 11, y =  2048
#                   15: a = 12, y =  4096
#                   16: a = 13, y =  8192
#                   17: a = 14, y = 16384
#                   18: a = 15, y = 32768
# ** Note: $stop    : C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v(28)
#    Time: 28 us  Iteration: 0  Instance: /decoder_4to16_tb
# Break in Module decoder_4to16_tb at C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v line 28
# End time: 19:04:34 on Dec 15,2025, Elapsed time: 0:13:32
# Errors: 1, Warnings: 8
