Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ov7670_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ov7670_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ov7670_top"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : ov7670_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\motor_system.v" into library work
Parsing module <motor_system>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ipcore_dir\frame_buffer.vhd" into library work
Parsing entity <frame_buffer>.
Parsing architecture <frame_buffer_a> of entity <frame_buffer>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_registers.vhd" into library work
Parsing entity <ov7670_registers>.
Parsing architecture <Behavioral> of entity <ov7670_registers>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\i2c_sender.vhd" into library work
Parsing entity <i2c_sender>.
Parsing architecture <Behavioral> of entity <i2c_sender>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_controller.vhd" into library work
Parsing entity <ov7670_controller>.
Parsing architecture <Behavioral> of entity <ov7670_controller>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_capture.vhd" into library work
Parsing entity <ov7670_capture>.
Parsing architecture <Behavioral> of entity <ov7670_capture>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_top.vhd" into library work
Parsing entity <ov7670_top>.
Parsing architecture <Behavioral> of entity <ov7670_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ov7670_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module vga

Elaborating module <vga(ACC=1,AVG=2,RST=0,XCENTER=320,YCENTER=240,REDTHRESH=14,hRez=640,hMaxCount=800,vRez=480,hsync_active=0,vsync_active=0)>.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 129: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 133: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 154: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 166: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 174: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 291: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v" Line 292: Result of 32-bit expression is truncated to fit in 10-bit target.
Back to vhdl to continue elaboration

Elaborating entity <frame_buffer> (architecture <frame_buffer_a>) from library <work>.
Going to verilog side to elaborate module motor_system

Elaborating module <motor_system>.
Back to vhdl to continue elaboration

Elaborating entity <ov7670_capture> (architecture <Behavioral>) from library <work>.

Elaborating entity <ov7670_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c_sender> (architecture <Behavioral>) from library <work>.

Elaborating entity <ov7670_registers> (architecture <Behavioral>) from library <work>.

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ov7670_top>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_top.vhd".
INFO:Xst:3210 - "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_top.vhd" line 224: Output port <config_finished> of the instance <controller> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ov7670_top> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\debounce.vhd".
    Found 24-bit register for signal <c>.
    Found 1-bit register for signal <o>.
    Found 24-bit adder for signal <c[23]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <vga>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\vga.v".
        ACC = 1
        AVG = 2
        RST = 0
        XCENTER = 320
        YCENTER = 240
        REDTHRESH = 14
        hRez = 640
        hStartSync = 656
        hEndSync = 752
        hMaxCount = 800
        vRez = 480
        vStartSync = 490
        vEndSync = 492
        vMaxCount = 525
        hsync_active = 0
        vsync_active = 0
    Found 10-bit register for signal <vCounter>.
    Found 4-bit register for signal <vga_red_r>.
    Found 4-bit register for signal <vga_green_r>.
    Found 4-bit register for signal <vga_blue_r>.
    Found 19-bit register for signal <address>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <vga_hSync>.
    Found 1-bit register for signal <vga_vSync>.
    Found 2-bit register for signal <cstate>.
    Found 5-bit register for signal <cnt>.
    Found 14-bit register for signal <vSum>.
    Found 14-bit register for signal <hSum>.
    Found 1-bit register for signal <valid>.
    Found 10-bit register for signal <vLaser>.
    Found 10-bit register for signal <hLaser>.
    Found 10-bit register for signal <hCounter>.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk25 (rising_edge)                            |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_65_OUT> created at line 275.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_69_OUT> created at line 275.
    Found 10-bit adder for signal <vCounter[9]_GND_8_o_add_4_OUT> created at line 129.
    Found 10-bit adder for signal <hCounter[9]_GND_8_o_add_6_OUT> created at line 133.
    Found 19-bit adder for signal <address[18]_GND_8_o_add_15_OUT> created at line 154.
    Found 5-bit adder for signal <cnt[4]_GND_8_o_add_40_OUT> created at line 202.
    Found 14-bit adder for signal <vSum[13]_GND_8_o_add_41_OUT> created at line 203.
    Found 14-bit adder for signal <hSum[13]_GND_8_o_add_42_OUT> created at line 204.
    Found 11-bit adder for signal <n0150> created at line 275.
    Found 11-bit adder for signal <n0155> created at line 275.
    Found 10-bit subtractor for signal <xOffset> created at line 59.
    Found 10-bit subtractor for signal <yOffset> created at line 60.
    Found 10-bit comparator greater for signal <n0012> created at line 147
    Found 10-bit comparator greater for signal <hCounter[9]_PWR_8_o_LessThan_15_o> created at line 152
    Found 10-bit comparator greater for signal <PWR_8_o_hCounter[9]_LessThan_19_o> created at line 162
    Found 10-bit comparator lessequal for signal <n0021> created at line 162
    Found 10-bit comparator lessequal for signal <n0025> created at line 170
    Found 10-bit comparator greater for signal <vCounter[9]_GND_8_o_LessThan_22_o> created at line 170
    Found 4-bit comparator greater for signal <PWR_8_o_vga_red_r[3]_LessThan_36_o> created at line 201
    Found 10-bit comparator greater for signal <GND_8_o_hCounter[9]_LessThan_40_o> created at line 201
    Found 10-bit comparator greater for signal <GND_8_o_vCounter[9]_LessThan_47_o> created at line 217
    Found 5-bit comparator greater for signal <cnt[4]_PWR_8_o_LessThan_49_o> created at line 224
    Found 11-bit comparator greater for signal <GND_8_o_BUS_0007_LessThan_64_o> created at line 275
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_66_o> created at line 275
    Found 11-bit comparator greater for signal <GND_8_o_BUS_0008_LessThan_68_o> created at line 275
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_70_o> created at line 275
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <vga> synthesized.

Synthesizing Unit <motor_system>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\motor_system.v".
    Found 30-bit register for signal <move_counter>.
    Found 30-bit register for signal <v_move_counter>.
    Found 30-bit register for signal <h_move_counter>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <h_offset[9]_GND_10_o_add_1_OUT> created at line 60.
    Found 10-bit adder for signal <v_offset[9]_GND_10_o_add_4_OUT> created at line 61.
    Found 30-bit adder for signal <h_move_counter[29]_GND_10_o_add_17_OUT> created at line 106.
    Found 30-bit adder for signal <v_move_counter[29]_GND_10_o_add_18_OUT> created at line 109.
    Found 30-bit adder for signal <move_counter[29]_GND_10_o_add_19_OUT> created at line 112.
    Found 10-bit comparator greater for signal <h_offset_abs[9]_GND_10_o_LessThan_9_o> created at line 76
    Found 10-bit comparator greater for signal <v_offset_abs[9]_GND_10_o_LessThan_10_o> created at line 76
    Found 10-bit comparator greater for signal <GND_10_o_v_offset_abs[9]_LessThan_31_o> created at line 126
    Found 10-bit comparator greater for signal <GND_10_o_h_offset_abs[9]_LessThan_33_o> created at line 127
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <motor_system> synthesized.

Synthesizing Unit <ov7670_capture>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_capture.vhd".
    Found 19-bit register for signal <address_next>.
    Found 2-bit register for signal <wr_hold>.
    Found 12-bit register for signal <dout>.
    Found 1-bit register for signal <we>.
    Found 16-bit register for signal <d_latch>.
    Found 19-bit register for signal <address>.
    Found 19-bit adder for signal <address_next[18]_GND_11_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
Unit <ov7670_capture> synthesized.

Synthesizing Unit <ov7670_controller>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_controller.vhd".
    Found 1-bit register for signal <sys_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ov7670_controller> synthesized.

Synthesizing Unit <i2c_sender>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\i2c_sender.vhd".
    Found 1-bit register for signal <sioc>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit register for signal <busy_sr>.
    Found 8-bit register for signal <divider>.
    Found 1-bit register for signal <taken>.
    Found 8-bit adder for signal <divider[7]_GND_13_o_add_23_OUT> created at line 1241.
    Found 4x2-bit Read Only RAM for signal <_n0103>
    Found 1-bit tristate buffer for signal <siod> created at line 27
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_sender> synthesized.

Synthesizing Unit <ov7670_registers>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\ov7670_registers.vhd".
    Found 16-bit register for signal <sreg>.
    Found 8-bit register for signal <address>.
    Found 8-bit adder for signal <address[7]_GND_21_o_add_2_OUT> created at line 1241.
    Found 256x16-bit Read Only RAM for signal <address[7]_PWR_17_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "\\netspace\ygg001.$\public\DigitalProject\Final_Project\ov7670\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit single-port Read Only RAM                  : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 4
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 14-bit adder                                          : 2
 19-bit adder                                          : 2
 24-bit adder                                          : 1
 30-bit adder                                          : 3
 5-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 34
 1-bit register                                        : 9
 10-bit register                                       : 4
 12-bit register                                       : 1
 14-bit register                                       : 2
 16-bit register                                       : 2
 19-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 1
 30-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 18
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <fb>.
INFO:Xst:2261 - The FF/Latch <d_latch_9> in Unit <capture> is equivalent to the following FF/Latch, which will be removed : <dout_0> 
INFO:Xst:2261 - The FF/Latch <d_latch_10> in Unit <capture> is equivalent to the following FF/Latch, which will be removed : <dout_1> 
INFO:Xst:2261 - The FF/Latch <d_latch_12> in Unit <capture> is equivalent to the following FF/Latch, which will be removed : <dout_3> 
INFO:Xst:2261 - The FF/Latch <d_latch_15> in Unit <capture> is equivalent to the following FF/Latch, which will be removed : <dout_4> 
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <capture>.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_sender>.
The following registers are absorbed into counter <divider>: 1 register on signal <divider>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0103> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <divider<7:6>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_sender> synthesized (advanced).

Synthesizing (advanced) Unit <motor_system>.
The following registers are absorbed into counter <move_counter>: 1 register on signal <move_counter>.
The following registers are absorbed into counter <v_move_counter>: 1 register on signal <v_move_counter>.
The following registers are absorbed into counter <h_move_counter>: 1 register on signal <h_move_counter>.
Unit <motor_system> synthesized (advanced).

Synthesizing (advanced) Unit <ov7670_capture>.
The following registers are absorbed into counter <address_next>: 1 register on signal <address_next>.
Unit <ov7670_capture> synthesized (advanced).

Synthesizing (advanced) Unit <ov7670_registers>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
INFO:Xst:3226 - The RAM <Mram_address[7]_PWR_17_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sreg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sreg>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ov7670_registers> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into accumulator <vSum>: 1 register on signal <vSum>.
The following registers are absorbed into accumulator <hSum>: 1 register on signal <hSum>.
The following registers are absorbed into counter <hCounter>: 1 register on signal <hCounter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <vCounter>: 1 register on signal <vCounter>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <vga> synthesized (advanced).
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <ov7670_capture>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit single-port block Read Only RAM            : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
# Counters                                             : 11
 10-bit up counter                                     : 2
 19-bit up counter                                     : 2
 24-bit up counter                                     : 1
 30-bit up counter                                     : 3
 5-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Accumulators                                         : 2
 14-bit up loadable accumulator                        : 2
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 18
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <d_latch_9> in Unit <ov7670_capture> is equivalent to the following FF/Latch, which will be removed : <dout_0> 
INFO:Xst:2261 - The FF/Latch <d_latch_10> in Unit <ov7670_capture> is equivalent to the following FF/Latch, which will be removed : <dout_1> 
INFO:Xst:2261 - The FF/Latch <d_latch_12> in Unit <ov7670_capture> is equivalent to the following FF/Latch, which will be removed : <dout_3> 
INFO:Xst:2261 - The FF/Latch <d_latch_15> in Unit <ov7670_capture> is equivalent to the following FF/Latch, which will be removed : <dout_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <motor/FSM_1> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_vga/FSM_0> on signal <cstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ov7670_top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <motor_system> ...

Optimizing unit <vga> ...
INFO:Xst:3203 - The FF/Latch <controller/Inst_i2c_sender/busy_sr_0> in Unit <ov7670_top> is the opposite to the following FF/Latch, which will be removed : <controller/Inst_i2c_sender/data_sr_1> 
INFO:Xst:3203 - The FF/Latch <controller/Inst_i2c_sender/busy_sr_1> in Unit <ov7670_top> is the opposite to the following FF/Latch, which will be removed : <controller/Inst_i2c_sender/data_sr_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ov7670_top, actual ratio is 1.

Final Macro Processing ...

Processing Unit <ov7670_top> :
	Found 3-bit shift register for signal <capture/dout_10>.
	Found 3-bit shift register for signal <capture/dout_9>.
	Found 3-bit shift register for signal <capture/dout_5>.
	Found 2-bit shift register for signal <capture/dout_2>.
	Found 2-bit shift register for signal <capture/d_latch_15>.
	Found 2-bit shift register for signal <capture/d_latch_12>.
	Found 2-bit shift register for signal <capture/d_latch_10>.
	Found 2-bit shift register for signal <capture/d_latch_9>.
Unit <ov7670_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 352
 Flip-Flops                                            : 352
# Shift Registers                                      : 8
 2-bit shift register                                  : 5
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ov7670_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1395
#      GND                         : 2
#      INV                         : 16
#      LUT1                        : 89
#      LUT2                        : 105
#      LUT3                        : 114
#      LUT4                        : 75
#      LUT5                        : 238
#      LUT6                        : 306
#      MUXCY                       : 220
#      MUXF7                       : 12
#      VCC                         : 2
#      XORCY                       : 216
# FlipFlops/Latches                : 367
#      FD                          : 66
#      FDE                         : 164
#      FDR                         : 79
#      FDRE                        : 56
#      FDS                         : 2
# RAMS                             : 105
#      RAMB18E1                    : 2
#      RAMB36E1                    : 103
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 33
#      OBUFT                       : 1
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             367  out of  106400     0%  
 Number of Slice LUTs:                  951  out of  53200     1%  
    Number used as Logic:               943  out of  53200     1%  
    Number used as Memory:                8  out of  17400     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    991
   Number with an unused Flip Flop:     624  out of    991    62%  
   Number with an unused LUT:            40  out of    991     4%  
   Number of fully used LUT-FF pairs:   327  out of    991    32%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    200    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              104  out of    140    74%  
    Number using Block RAM only:        104
 Number of BUFG/BUFGCTRL/BUFHCEs:         4  out of    104     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
your_instance_name/clkout0         | BUFG                   | 309   |
OV7670_PCLK                        | BUFGP                  | 165   |
your_instance_name/clkout1         | BUFG                   | 110   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212(fb/XST_GND:G)                                                                                                                                                           | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)    | 364   |
LED_7_OBUF(XST_GND:G)                                                                                                                                                                                                                                                       | NONE(controller/Inst_ov7670_registers/Mram_address[7]_PWR_17_o_wide_mux_5_OUT)                                                                  | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelata_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/cascadelatb_tmp(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.315ns (Maximum Frequency: 301.653MHz)
   Minimum input arrival time before clock: 1.061ns
   Maximum output required time after clock: 3.366ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'your_instance_name/clkout0'
  Clock period: 3.315ns (frequency: 301.653MHz)
  Total number of paths / destination ports: 6623 / 321
-------------------------------------------------------------------------
Delay:               3.315ns (Levels of Logic = 3)
  Source:            controller/Inst_ov7670_registers/Mram_address[7]_PWR_17_o_wide_mux_5_OUT (RAM)
  Destination:       controller/Inst_i2c_sender/busy_sr_31 (FF)
  Source Clock:      your_instance_name/clkout0 rising
  Destination Clock: your_instance_name/clkout0 rising

  Data Path: controller/Inst_ov7670_registers/Mram_address[7]_PWR_17_o_wide_mux_5_OUT to controller/Inst_i2c_sender/busy_sr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO3    2   1.846   0.554  controller/Inst_ov7670_registers/Mram_address[7]_PWR_17_o_wide_mux_5_OUT (controller/command<3>)
     LUT6:I0->O           11   0.043   0.390  controller/send2 (controller/send2)
     LUT6:I4->O           32   0.043   0.396  controller/Inst_i2c_sender/_n0091_inv11 (controller/Inst_i2c_sender/_n0091_inv1)
     LUT4:I3->O            1   0.043   0.000  controller/Inst_i2c_sender/busy_sr_31_rstpot (controller/Inst_i2c_sender/busy_sr_31_rstpot)
     FD:D                     -0.001          controller/Inst_i2c_sender/busy_sr_31
    ----------------------------------------
    Total                      3.315ns (1.975ns logic, 1.340ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OV7670_PCLK'
  Clock period: 1.556ns (frequency: 642.597MHz)
  Total number of paths / destination ports: 969 / 794
-------------------------------------------------------------------------
Delay:               1.556ns (Levels of Logic = 2)
  Source:            capture/address_14 (FF)
  Destination:       fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      OV7670_PCLK rising
  Destination Clock: OV7670_PCLK rising

  Data Path: capture/address_14 to fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             36   0.232   0.650  capture/address_14 (capture/address_14)
     begin scope: 'fb:addra<14>'
     LUT5:I0->O            2   0.043   0.284  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena)
     RAMB18E1:ENARDEN          0.348          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      1.556ns (0.623ns logic, 0.933ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'your_instance_name/clkout1'
  Clock period: 2.439ns (frequency: 410.071MHz)
  Total number of paths / destination ports: 2703 / 233
-------------------------------------------------------------------------
Delay:               2.439ns (Levels of Logic = 3)
  Source:            Inst_vga/hCounter_6 (FF)
  Destination:       Inst_vga/vCounter_9 (FF)
  Source Clock:      your_instance_name/clkout1 rising
  Destination Clock: your_instance_name/clkout1 rising

  Data Path: Inst_vga/hCounter_6 to Inst_vga/vCounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.232   0.579  Inst_vga/hCounter_6 (Inst_vga/hCounter_6)
     LUT5:I0->O            1   0.043   0.289  Inst_vga/_n01971_SW0 (N8)
     LUT6:I5->O           21   0.043   0.633  Inst_vga/_n01971 (Inst_vga/_n01971)
     LUT5:I0->O           10   0.043   0.321  Inst_vga/_n01972 (Inst_vga/_n0197)
     FDRE:R                    0.255          Inst_vga/vCounter_0
    ----------------------------------------
    Total                      2.439ns (0.616ns logic, 1.823ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'your_instance_name/clkout0'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              0.972ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       btn_debounce/o (FF)
  Destination Clock: your_instance_name/clkout0 rising

  Data Path: btn to btn_debounce/o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.279  btn_IBUF (btn_IBUF)
     INV:I->O             25   0.053   0.385  btn_debounce/i_inv1_INV_0 (btn_debounce/i_inv)
     FDR:R                     0.255          btn_debounce/o
    ----------------------------------------
    Total                      0.972ns (0.308ns logic, 0.664ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OV7670_PCLK'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              1.061ns (Levels of Logic = 2)
  Source:            OV7670_VSYNC (PAD)
  Destination:       capture/Mshreg_dout_10 (FF)
  Destination Clock: OV7670_PCLK rising

  Data Path: OV7670_VSYNC to capture/Mshreg_dout_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   0.000   0.387  OV7670_VSYNC_IBUF (OV7670_VSYNC_IBUF)
     INV:I->O             21   0.053   0.370  capture/vsync_inv1_INV_0 (capture/vsync_inv)
     SRLC16E:CE                0.250          capture/Mshreg_dout_10
    ----------------------------------------
    Total                      1.061ns (0.303ns logic, 0.758ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'your_instance_name/clkout1'
  Total number of paths / destination ports: 5806 / 25
-------------------------------------------------------------------------
Offset:              3.366ns (Levels of Logic = 7)
  Source:            Inst_vga/vLaser_4 (FF)
  Destination:       vga_red<3> (PAD)
  Source Clock:      your_instance_name/clkout1 rising

  Data Path: Inst_vga/vLaser_4 to vga_red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.232   0.630  Inst_vga/vLaser_4 (Inst_vga/vLaser_4)
     LUT5:I0->O            5   0.043   0.362  Inst_vga/Msub_GND_8_o_GND_8_o_sub_65_OUT_xor<6>121 (Inst_vga/Msub_GND_8_o_GND_8_o_sub_65_OUT_xor<6>12)
     LUT3:I1->O            2   0.043   0.433  Inst_vga/Msub_GND_8_o_GND_8_o_sub_65_OUT_xor<6>11 (Inst_vga/GND_8_o_GND_8_o_sub_65_OUT<6>)
     LUT4:I1->O            1   0.043   0.000  Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_lut<3> (Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_lut<3>)
     MUXCY:S->O            1   0.365   0.343  Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_cy<3> (Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_cy<3>)
     LUT6:I4->O           12   0.043   0.507  Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_cy<4> (Inst_vga/Mcompar_GND_8_o_GND_8_o_LessThan_66_o_cy<4>)
     LUT5:I1->O            1   0.043   0.279  Inst_vga/Mmux_vga_blue12 (vga_blue_0_OBUF)
     OBUF:I->O                 0.000          vga_blue_0_OBUF (vga_blue<0>)
    ----------------------------------------
    Total                      3.366ns (0.812ns logic, 2.554ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'your_instance_name/clkout0'
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 2)
  Source:            motor/current_state_FSM_FFd1 (FF)
  Destination:       altitude_enable (PAD)
  Source Clock:      your_instance_name/clkout0 rising

  Data Path: motor/current_state_FSM_FFd1 to altitude_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             101   0.232   0.668  motor/current_state_FSM_FFd1 (motor/current_state_FSM_FFd1)
     LUT6:I0->O            1   0.043   0.279  motor/altitude_enable5 (altitude_enable_OBUF)
     OBUF:I->O                 0.000          altitude_enable_OBUF (altitude_enable)
    ----------------------------------------
    Total                      1.222ns (0.275ns logic, 0.947ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            clk100 (PAD)
  Destination:       your_instance_name/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk100 to your_instance_name/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.000   0.000  your_instance_name/clkin1_buf (your_instance_name/clkin1)
    MMCME2_ADV:CLKIN1          0.000          your_instance_name/mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OV7670_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OV7670_PCLK    |    1.556|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock your_instance_name/clkout0
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
your_instance_name/clkout0|    3.315|         |         |         |
your_instance_name/clkout1|    2.813|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock your_instance_name/clkout1
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
your_instance_name/clkout0|    2.404|         |         |         |
your_instance_name/clkout1|    2.439|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.51 secs
 
--> 

Total memory usage is 488912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   13 (   0 filtered)

