****************************************
 Report : clock routing rules
 Design : i2c_master_top
 Date   : Fri May 10 17:58:29 2024
****************************************
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

