git clone --depth 1 --no-tags https://github.com/hpaneli1/BNN.git f:/verilog_sva_gh_scraper/data/full_repos/166877888
git clone --depth 1 --no-tags https://github.com/Phomu/MutliCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/162857407
git clone --depth 1 --no-tags https://github.com/Afshari9978/verilog-vending.git f:/verilog_sva_gh_scraper/data/full_repos/165822529
git clone --depth 1 --no-tags https://github.com/jiacaiyuan/sell_machine_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/165818018
git clone --depth 1 --no-tags https://github.com/LutingWang/CPU_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/166512884
git clone --depth 1 --no-tags https://github.com/Abubakar26/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/163081541
git clone --depth 1 --no-tags https://github.com/gsoosk/MIPS-PipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/163448350
git clone --depth 1 --no-tags https://github.com/goktug97/Experimenting-with-Picoblaze.git f:/verilog_sva_gh_scraper/data/full_repos/162746265
git clone --depth 1 --no-tags https://github.com/circute-learning/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/163889005
git clone --depth 1 --no-tags https://github.com/rail-posh/rail12.git f:/verilog_sva_gh_scraper/data/full_repos/164251444
git clone --depth 1 --no-tags https://github.com/LutingWang/CPU_pipeplus.git f:/verilog_sva_gh_scraper/data/full_repos/166516199
git clone --depth 1 --no-tags https://github.com/overengineer/AsyncStreamCipherLFSR.git f:/verilog_sva_gh_scraper/data/full_repos/163577355
git clone --depth 1 --no-tags https://github.com/LEAUQEAAN/e203_Three-stageToFour-stage.git f:/verilog_sva_gh_scraper/data/full_repos/164808899
git clone --depth 1 --no-tags https://github.com/janbbeck/Butterfly-DFT.git f:/verilog_sva_gh_scraper/data/full_repos/164047132
git clone --depth 1 --no-tags https://github.com/IchiroKawashima/LSI-Design-Contest-2019.git f:/verilog_sva_gh_scraper/data/full_repos/166014265
git clone --depth 1 --no-tags https://github.com/imere/TLC5620_DA.git f:/verilog_sva_gh_scraper/data/full_repos/164647034
git clone --depth 1 --no-tags https://github.com/Icenowy/ice-risc-v2.git f:/verilog_sva_gh_scraper/data/full_repos/163053603
git clone --depth 1 --no-tags https://github.com/Redleaf23477/HardwareDesign-FinalProj.git f:/verilog_sva_gh_scraper/data/full_repos/162566547
git clone --depth 1 --no-tags https://github.com/pwiecha/yas_router.git f:/verilog_sva_gh_scraper/data/full_repos/165659134
git clone --depth 1 --no-tags https://github.com/Adamdad/Mips32-Pipline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/162508685
git clone --depth 1 --no-tags https://github.com/diecaptain/Traffic_Control.git f:/verilog_sva_gh_scraper/data/full_repos/165981904
git clone --depth 1 --no-tags https://github.com/sammykib/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/164394202
git clone --depth 1 --no-tags https://github.com/saunak1994/CyNAPSE.git f:/verilog_sva_gh_scraper/data/full_repos/164182648
git clone --depth 1 --no-tags https://github.com/siddvader333/ECE241FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/165910964
git clone --depth 1 --no-tags https://github.com/ehw-fit/evoapprox8b.git f:/verilog_sva_gh_scraper/data/full_repos/166023910
git clone --depth 1 --no-tags https://github.com/Elrori/sdram_core.git f:/verilog_sva_gh_scraper/data/full_repos/166935263
git clone --depth 1 --no-tags https://github.com/MuhammadAhmed123/ma04007_CS330.git f:/verilog_sva_gh_scraper/data/full_repos/166409014
git clone --depth 1 --no-tags https://github.com/alannair/Ripple-Counter-4-bit-.git f:/verilog_sva_gh_scraper/data/full_repos/165214056
git clone --depth 1 --no-tags https://github.com/C-Elegans/ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/165545666
git clone --depth 1 --no-tags https://github.com/ChenLiu-1996/Bucknell2016_AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/165341133
git clone --depth 1 --no-tags https://github.com/dekisa/13m041vs_projekat.git f:/verilog_sva_gh_scraper/data/full_repos/165503874
git clone --depth 1 --no-tags https://github.com/tomdiudiu/VerilogLearning.git f:/verilog_sva_gh_scraper/data/full_repos/162870564
git clone --depth 1 --no-tags https://github.com/zxhero/HCPF-pro.git f:/verilog_sva_gh_scraper/data/full_repos/162703825
git clone --depth 1 --no-tags https://github.com/sarofim/smps.git f:/verilog_sva_gh_scraper/data/full_repos/166310583
git clone --depth 1 --no-tags https://github.com/redrob1n/SeniorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/166320107
git clone --depth 1 --no-tags https://github.com/stffrdhrn/intgen.git f:/verilog_sva_gh_scraper/data/full_repos/164246975
git clone --depth 1 --no-tags https://github.com/Luffbee/MIPS-C.git f:/verilog_sva_gh_scraper/data/full_repos/163990885
git clone --depth 1 --no-tags https://github.com/stevefarra/fpga-ipod.git f:/verilog_sva_gh_scraper/data/full_repos/164719849
git clone --depth 1 --no-tags https://github.com/thanvietduc1997/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/163561602
git clone --depth 1 --no-tags https://github.com/Helenlxy/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/164028434
git clone --depth 1 --no-tags https://github.com/kumarswamy12/ROUTER-DESIGN--RTL.git f:/verilog_sva_gh_scraper/data/full_repos/164175212
git clone --depth 1 --no-tags https://github.com/CountingLogic/Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/164317457
git clone --depth 1 --no-tags https://github.com/phamquandung/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/163804790
git clone --depth 1 --no-tags https://github.com/ysc0327/VGA_controller.git f:/verilog_sva_gh_scraper/data/full_repos/165172910
git clone --depth 1 --no-tags https://github.com/aquaxis/ultra96_dp.git f:/verilog_sva_gh_scraper/data/full_repos/165388517
git clone --depth 1 --no-tags https://github.com/GurenMarkV/fpgapong.git f:/verilog_sva_gh_scraper/data/full_repos/165126488
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_sp19.git f:/verilog_sva_gh_scraper/data/full_repos/165147161
git clone --depth 1 --no-tags https://github.com/Zekrom64/RP2CPU.git f:/verilog_sva_gh_scraper/data/full_repos/163534413
git clone --depth 1 --no-tags https://github.com/aliamaim/PCI.git f:/verilog_sva_gh_scraper/data/full_repos/162835822
git clone --depth 1 --no-tags https://github.com/pikamonvvs/MIG_ExternalMemoryInterface.git f:/verilog_sva_gh_scraper/data/full_repos/163299173
git clone --depth 1 --no-tags https://github.com/AhmedNasr7/PCI.git f:/verilog_sva_gh_scraper/data/full_repos/162745591
git clone --depth 1 --no-tags https://github.com/meiwenzi/Image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/164783892
git clone --depth 1 --no-tags https://github.com/mostafaahmedemam/pci.git f:/verilog_sva_gh_scraper/data/full_repos/163011126
git clone --depth 1 --no-tags https://github.com/PoryaNoorzadeh/MIPS_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/164817913
git clone --depth 1 --no-tags https://github.com/Mkishore7/CS226-Switching-Theory-Lab-Guide.git f:/verilog_sva_gh_scraper/data/full_repos/164572517
git clone --depth 1 --no-tags https://github.com/superDong1998/single-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/165353557
git clone --depth 1 --no-tags https://github.com/RomeoMe5/NoCSimp.git f:/verilog_sva_gh_scraper/data/full_repos/163602545
git clone --depth 1 --no-tags https://github.com/sungho2578/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/163331548
git clone --depth 1 --no-tags https://github.com/mnathalie/ECE412-Candy-Snack-Dispense.git f:/verilog_sva_gh_scraper/data/full_repos/164035223
git clone --depth 1 --no-tags https://github.com/WRansohoff/iCE40_tests.git f:/verilog_sva_gh_scraper/data/full_repos/163016412
git clone --depth 1 --no-tags https://github.com/g478227411/chisel-lenet.git f:/verilog_sva_gh_scraper/data/full_repos/163059924
git clone --depth 1 --no-tags https://github.com/tkddn204/hanbat-alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/164518093
git clone --depth 1 --no-tags https://github.com/yousefmaw/autograding-script.git f:/verilog_sva_gh_scraper/data/full_repos/164432739
git clone --depth 1 --no-tags https://github.com/pranshumalik14/ece241-labs.git f:/verilog_sva_gh_scraper/data/full_repos/164756964
git clone --depth 1 --no-tags https://github.com/HALxmont/ASIC_2019.git f:/verilog_sva_gh_scraper/data/full_repos/165902606
git clone --depth 1 --no-tags https://github.com/shreyk5/Hardware-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/164242399
git clone --depth 1 --no-tags https://github.com/oynxchidori/Displaying-color-squares.git f:/verilog_sva_gh_scraper/data/full_repos/163617594
git clone --depth 1 --no-tags https://github.com/stffrdhrn/wiredelay.git f:/verilog_sva_gh_scraper/data/full_repos/164248511
git clone --depth 1 --no-tags https://github.com/LDawns/-_-TypingGame.git f:/verilog_sva_gh_scraper/data/full_repos/163059174
git clone --depth 1 --no-tags https://github.com/BA3CE/UHD-3.13.1.0_BA3CE.git f:/verilog_sva_gh_scraper/data/full_repos/166538131
git clone --depth 1 --no-tags https://github.com/bjornbaverfjord/Pmod-SSD.git f:/verilog_sva_gh_scraper/data/full_repos/164869200
git clone --depth 1 --no-tags https://github.com/SaEED-ABB/Multi-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/163403390
git clone --depth 1 --no-tags https://github.com/vishalraj3112/MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/163597205
git clone --depth 1 --no-tags https://github.com/amanchadha/calibratable-angle-resolver-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/163727605
git clone --depth 1 --no-tags https://github.com/c515799575/CSEE-W4823-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/162689544
git clone --depth 1 --no-tags https://github.com/MostafaHamedAbdelmasoud/PCI.git f:/verilog_sva_gh_scraper/data/full_repos/163171584
git clone --depth 1 --no-tags https://github.com/r3glisss/Shadow-Stack.git f:/verilog_sva_gh_scraper/data/full_repos/165372061
git clone --depth 1 --no-tags https://github.com/omarahmed1111/pci-bus-device-control.git f:/verilog_sva_gh_scraper/data/full_repos/165353057
git clone --depth 1 --no-tags https://github.com/overengineer/SpecialPurposeProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/163840441
git clone --depth 1 --no-tags https://github.com/xhran2010/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/166227883
git clone --depth 1 --no-tags https://github.com/BruceLeeBuaa/Computer-Organization-of-BUAA.git f:/verilog_sva_gh_scraper/data/full_repos/162706977
git clone --depth 1 --no-tags https://github.com/jyasir/CRC-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/164279399
git clone --depth 1 --no-tags https://github.com/Sustrak/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/166677041
git clone --depth 1 --no-tags https://github.com/invent-box/Learn-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/163329334
git clone --depth 1 --no-tags https://github.com/legitYosal/verilog-ATM.git f:/verilog_sva_gh_scraper/data/full_repos/165919865
git clone --depth 1 --no-tags https://github.com/alimoezzi/Sequnce-counter.git f:/verilog_sva_gh_scraper/data/full_repos/165901145
git clone --depth 1 --no-tags https://github.com/tallenintegsys/16SegmentScrollingMarque.git f:/verilog_sva_gh_scraper/data/full_repos/163756095
git clone --depth 1 --no-tags https://github.com/tanvirshahriar/dice-game-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/166118210
git clone --depth 1 --no-tags https://github.com/pikamonvvs/USART-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/166185331
git clone --depth 1 --no-tags https://github.com/Marukohe/music_player.git f:/verilog_sva_gh_scraper/data/full_repos/162832478
git clone --depth 1 --no-tags https://github.com/estineali/RISC_V_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/166423383
git clone --depth 1 --no-tags https://github.com/roo16kie/LBP_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/166345693
git clone --depth 1 --no-tags https://github.com/himanshushkl691/HARDWARE_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/163528855
git clone --depth 1 --no-tags https://github.com/JohnHamiltonWillis/stopwatch-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/163440606
git clone --depth 1 --no-tags https://github.com/phamquandung/Register.git f:/verilog_sva_gh_scraper/data/full_repos/163804898
git clone --depth 1 --no-tags https://github.com/winterfell1610/sub.git f:/verilog_sva_gh_scraper/data/full_repos/163238781
git clone --depth 1 --no-tags https://github.com/knknkn1162/vga_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/164051759
git clone --depth 1 --no-tags https://github.com/ChenyanWang/CakeRain.git f:/verilog_sva_gh_scraper/data/full_repos/163536333
git clone --depth 1 --no-tags https://github.com/evanraalte/rv_ipblock.git f:/verilog_sva_gh_scraper/data/full_repos/162841560
git clone --depth 1 --no-tags https://github.com/Gryffindor112358/Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/163565128
