Item(by='etaioinshrdlu', descendants=None, kids=[25173112], score=None, time=1605994467, title=None, item_type='comment', url=None, parent=25171617, text='It looks like you&#x27;re using an ice40 FPGA?<p>If you can make your project work with 38 I&#x2F;O pins you could probably get it fabricated in ASIC by Efabless free. You just need to meet their repository requirements and make your verilog module conform to this interface:\n<a href="https:&#x2F;&#x2F;github.com&#x2F;efabless&#x2F;caravel&#x2F;blob&#x2F;master&#x2F;verilog&#x2F;rtl&#x2F;user_proj_example.v" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;efabless&#x2F;caravel&#x2F;blob&#x2F;master&#x2F;verilog&#x2F;rtl&#x2F;...</a><p>The openlane tool converts your verilog all the way down to final ASIC design...<p>You&#x27;d need to license everything Apache 2.0 though. And it would have to be done soon, the deadline is Nov 30th.')