// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VTop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"

class VTop__Syms;

class VTop___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clock,0,0);
        VL_IN8(reset,0,0);
        CData/*0:0*/ Top__DOT__core__DOT__InstructionFetch_io_coreInstrReq_valid;
        CData/*6:0*/ Top__DOT__core__DOT__IDecode_io_func7;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode_io_pcSrc;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode_io_stall;
        CData/*0:0*/ Top__DOT__core__DOT__Execute_io_vta;
        CData/*2:0*/ Top__DOT__core__DOT__Execute_io_v_sew;
        CData/*0:0*/ Top__DOT__core__DOT__Execute_io_stall;
        CData/*0:0*/ Top__DOT__core__DOT__MEM_io_writeEnable;
        CData/*0:0*/ Top__DOT__core__DOT__MEM_io_dccmReq_valid;
        CData/*3:0*/ Top__DOT__core__DOT__MEM_io_dccmReq_bits_activeByteLane;
        CData/*3:0*/ Top__DOT__core__DOT__if_reg_lmul_v;
        CData/*3:0*/ Top__DOT__core__DOT__if_reg_lsuType;
        CData/*4:0*/ Top__DOT__core__DOT__id_reg_wra;
        CData/*6:0*/ Top__DOT__core__DOT__id_reg_f7;
        CData/*2:0*/ Top__DOT__core__DOT__id_reg_f3;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_aluSrc;
        CData/*1:0*/ Top__DOT__core__DOT__id_reg_ctl_aluSrc1;
        CData/*1:0*/ Top__DOT__core__DOT__id_reg_ctl_memToReg;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_regWrite;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_memRead;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_memWrite;
        CData/*1:0*/ Top__DOT__core__DOT__id_reg_ctl_aluOp;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_is_csr;
        CData/*4:0*/ Top__DOT__core__DOT__id_reg_vs1_addr;
        CData/*4:0*/ Top__DOT__core__DOT__id_reg_vs2_addr;
        CData/*4:0*/ Top__DOT__core__DOT__id_reg_vd_addr;
        CData/*3:0*/ Top__DOT__core__DOT__id_reg_lmul_v;
        CData/*3:0*/ Top__DOT__core__DOT__id_reg_lsuType;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_RegWrite;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_opBsel;
        CData/*3:0*/ Top__DOT__core__DOT__id_reg_ctl_Ex_sel;
        CData/*4:0*/ Top__DOT__core__DOT__id_reg_ctl_aluop;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_vset;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_v_ins;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_v_memRead;
        CData/*0:0*/ Top__DOT__core__DOT__id_reg_ctl_v_MemWrite;
        CData/*4:0*/ Top__DOT__core__DOT__ex_reg_wra;
        CData/*1:0*/ Top__DOT__core__DOT__ex_reg_ctl_memToReg;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_ctl_regWrite;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_ctl_memRead;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_ctl_memWrite;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_is_csr;
        CData/*4:0*/ Top__DOT__core__DOT__ex_reg_vd_addr;
        CData/*3:0*/ Top__DOT__core__DOT__ex_reg_lmul_v;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_vset;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_ctl_v_memRead;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_ctl_v_MemWrite;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_reg_write;
        CData/*3:0*/ Top__DOT__core__DOT__ex_reg_lsuType;
        CData/*0:0*/ Top__DOT__core__DOT__ex_reg_v_ins;
        CData/*4:0*/ Top__DOT__core__DOT__mem_reg_wra;
        CData/*1:0*/ Top__DOT__core__DOT__mem_reg_ctl_memToReg;
        CData/*0:0*/ Top__DOT__core__DOT__mem_reg_ctl_regWrite;
        CData/*0:0*/ Top__DOT__core__DOT__mem_reg_is_csr;
        CData/*4:0*/ Top__DOT__core__DOT__mem_reg_vec_vd_addr;
        CData/*3:0*/ Top__DOT__core__DOT__mem_reg_lmul_v;
        CData/*0:0*/ Top__DOT__core__DOT__mem_reg_vset;
        CData/*0:0*/ Top__DOT__core__DOT__mem_reg_vec_reg_write;
        CData/*2:0*/ Top__DOT__core__DOT__lmul;
        CData/*0:0*/ Top__DOT__core__DOT___GEN_17;
        CData/*0:0*/ Top__DOT__core__DOT___T_83;
        CData/*0:0*/ Top__DOT__core__DOT__IF_stall;
    };
    struct {
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_0_0;
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_0_1;
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_0_2;
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_1_0;
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_1_1;
        CData/*4:0*/ Top__DOT__core__DOT__rsAddrDelay_1_2;
        CData/*0:0*/ Top__DOT__core__DOT__stallDelay_0;
        CData/*0:0*/ Top__DOT__core__DOT__stallDelay_1;
        CData/*0:0*/ Top__DOT__core__DOT__stallDelay_2;
        CData/*0:0*/ Top__DOT__core__DOT__stallDelay_3;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr_io_i_w_en;
        CData/*2:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController_io_forwardRS1;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__hdu_io_if_reg_write;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__control_io_branch;
        CData/*1:0*/ Top__DOT__core__DOT__IDecode__DOT__control_io_jump;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol_io_RegWrite;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol_io_RegRead;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__registers_io_writeEnable;
        CData/*4:0*/ Top__DOT__core__DOT__IDecode__DOT__registers_io_writeAddress;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__bu_io_taken;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MSTATUS_TW_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MSTATUS_MPRV_REG;
        CData/*1:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MSTATUS_MPP_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MSTATUS_MPIE_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MSTATUS_MIE_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_NX_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_UF_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_OF_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_DZ_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_NV_REG;
        CData/*2:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_FRM_REG;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_31;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_32;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_33;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_34;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_35;
        CData/*2:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_36;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecEx_T_4;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecEx_T_7;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecMem_T_4;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecMem_T_7;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecWb_T_4;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__csrController__DOT___hazard_DecWb_T_7;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__hdu__DOT___T_14;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__control__DOT___signals_T_28;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol__DOT___GEN_7;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol__DOT___GEN_14;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol__DOT___GEN_33;
        CData/*0:0*/ Top__DOT__core__DOT__IDecode__DOT__Vcontrol__DOT___GEN_36;
        CData/*4:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__vs1_in;
        CData/*4:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__vs2_in;
        CData/*4:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__vs3_in;
        CData/*3:0*/ Top__DOT__core__DOT__Execute__DOT__aluCtl_io_out;
        CData/*1:0*/ Top__DOT__core__DOT__Execute__DOT__ForwardingUnit_io_forwardA;
        CData/*1:0*/ Top__DOT__core__DOT__Execute__DOT__ForwardingUnit_io_forwardB;
        CData/*1:0*/ Top__DOT__core__DOT__Execute__DOT__ForwardingUnit_io_forwardC;
        CData/*4:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config_io_rs1;
        CData/*4:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config_io_rd;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__mdu_io_valid;
        CData/*2:0*/ Top__DOT__core__DOT__Execute__DOT__op_reg;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__div_en;
        CData/*5:0*/ Top__DOT__core__DOT__Execute__DOT__f7_reg;
        CData/*5:0*/ Top__DOT__core__DOT__Execute__DOT__counter;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT___GEN_22;
    };
    struct {
        CData/*5:0*/ Top__DOT__core__DOT__Execute__DOT___counter_T_1;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT___GEN_34;
        CData/*2:0*/ Top__DOT__core__DOT__Execute__DOT___GEN_38;
        CData/*6:0*/ Top__DOT__core__DOT__Execute__DOT___GEN_44;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_9;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_15;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_60;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_66;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_72;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_231;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_237;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_243;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_288;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_294;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_300;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_573;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_579;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_585;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_630;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_636;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_642;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_687;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_693;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_699;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_744;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_750;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_756;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_853;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_910;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_967;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1024;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1081;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1138;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1195;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1252;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1257;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1263;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1269;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1309;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1314;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1320;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1326;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1366;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1371;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1377;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1383;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1423;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1428;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1434;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1440;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1480;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1485;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1491;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1497;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1537;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1542;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1548;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1554;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1594;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1599;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1605;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1611;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1651;
    };
    struct {
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1656;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1662;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1668;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_1708;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3608;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3680;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3752;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3824;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3896;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3968;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4040;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4112;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4184;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4256;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4328;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4400;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4472;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4544;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4616;
        CData/*7:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4688;
        CData/*2:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_2;
        CData/*3:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_5;
        CData/*3:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_8;
        CData/*3:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_19;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__r_ready;
        CData/*5:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__r_counter;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__is_div_rem_u;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__is_div_rem_s;
        CData/*5:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT___T_4;
        CData/*0:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT___GEN_13;
        CData/*1:0*/ Top__DOT__core__DOT__MEM__DOT__offset;
        CData/*2:0*/ Top__DOT__core__DOT__MEM__DOT__funct3;
        CData/*6:0*/ Top__DOT__core__DOT__vlsu__DOT__eew;
        CData/*1:0*/ Top__DOT__core__DOT__Realigner__DOT__stateReg;
        CData/*0:0*/ Top__DOT__core__DOT__CompressedDecoder__DOT___GEN_37;
        CData/*0:0*/ Top__DOT__dmem__DOT__sram_csb_i;
        CData/*0:0*/ Top__DOT__dmem__DOT__sram_we_i;
        CData/*0:0*/ Top__DOT__dmem__DOT__validReg;
        CData/*0:0*/ Top__DOT__dmem__DOT__sram__DOT__memory__DOT__csb0_reg;
        CData/*0:0*/ Top__DOT__dmem__DOT__sram__DOT__memory__DOT__web0_reg;
        CData/*3:0*/ Top__DOT__dmem__DOT__sram__DOT__memory__DOT__wmask0_reg;
        CData/*0:0*/ Top__DOT__imem__DOT__validReg;
        CData/*0:0*/ Top__DOT__imem__DOT__sram__DOT__memory__DOT__csb0_reg;
        CData/*0:0*/ Top__DOT__imem__DOT__sram__DOT__memory__DOT__web0_reg;
        CData/*3:0*/ Top__DOT__imem__DOT__sram__DOT__memory__DOT__wmask0_reg;
        CData/*0:0*/ __Vclklast__TOP__clock;
        CData/*0:0*/ __Vclklast__TOP__reset;
        SData/*9:0*/ Top__DOT__core__DOT__if_reg_eew;
        SData/*10:0*/ Top__DOT__core__DOT__id_reg_z_imm;
        SData/*9:0*/ Top__DOT__core__DOT__id_reg_eew;
        SData/*10:0*/ Top__DOT__core__DOT__ex_reg_vtype;
        SData/*9:0*/ Top__DOT__core__DOT__ex_reg_eew;
        SData/*10:0*/ Top__DOT__core__DOT__mem_reg_vtype;
        SData/*8:0*/ Top__DOT__core__DOT__Execute__DOT__Vec_aluCtl_io_aluc;
        SData/*10:0*/ Top__DOT__core__DOT__Execute__DOT___GEN_14;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_397;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_454;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_511;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_568;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_625;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_682;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_739;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_796;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4760;
    };
    struct {
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4832;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4904;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_4976;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5048;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5120;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5192;
        SData/*15:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5264;
        SData/*15:0*/ Top__DOT__core__DOT__Realigner__DOT__lhw_reg;
        SData/*12:0*/ Top__DOT__dmem__DOT__sram__DOT__memory__DOT__addr0_reg;
        SData/*12:0*/ Top__DOT__imem__DOT__sram__DOT__memory__DOT__addr0_reg;
        VL_OUT(io_pin,31,0);
        VL_OUTW(io_v_pin,127,0,4);
        VL_OUT(io_fcsr,31,0);
        IData/*31:0*/ Top__DOT__core__DOT__InstructionFetch_io_instruction;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode_io_writeData;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode_io_readData1;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode_io_readData2;
        IData/*31:0*/ Top__DOT__core__DOT__Execute_io_vl;
        IData/*31:0*/ Top__DOT__core__DOT__Execute_io_ALUresult;
        IData/*31:0*/ Top__DOT__core__DOT__MEM_io_readData;
        IData/*31:0*/ Top__DOT__core__DOT__MEM_io_dccmReq_bits_dataRequest;
        IData/*31:0*/ Top__DOT__core__DOT__pc_io_in;
        IData/*31:0*/ Top__DOT__core__DOT__pc_io_pc4;
        IData/*31:0*/ Top__DOT__core__DOT__Realigner_io_ral_address_o;
        IData/*31:0*/ Top__DOT__core__DOT__Realigner_io_ral_instruction_o;
        IData/*31:0*/ Top__DOT__core__DOT__CompressedDecoder_io_instruction_o;
        IData/*31:0*/ Top__DOT__core__DOT__if_reg_pc;
        IData/*31:0*/ Top__DOT__core__DOT__if_reg_ins;
        IData/*31:0*/ Top__DOT__core__DOT__if_pc4_out;
        IData/*31:0*/ Top__DOT__core__DOT__id_pc4_out;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_pc;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_rd1;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_rd2;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_imm;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_ins;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_csr_data;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_vstart_out;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_vtype;
        IData/*31:0*/ Top__DOT__core__DOT__id_reg_v_addi_imm;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__id_reg_v0_data;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__id_reg_v1_data;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__id_reg_v2_data;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__id_reg_vs3_data;
        IData/*31:0*/ Top__DOT__core__DOT__ex_pc4_out;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_result;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_wd;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_ins;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_pc;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_csr_data;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__ex_reg_vec_alu_res;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_vl;
        IData/*31:0*/ Top__DOT__core__DOT__ex_reg_read_data1;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__ex_reg_vs3;
        IData/*31:0*/ Top__DOT__core__DOT__mem_reg_ins;
        IData/*31:0*/ Top__DOT__core__DOT__mem_reg_result;
        IData/*31:0*/ Top__DOT__core__DOT__mem_reg_pc;
        IData/*31:0*/ Top__DOT__core__DOT__mem_reg_csr_data;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__mem_reg_vec_alu_out;
        IData/*31:0*/ Top__DOT__core__DOT__mem_reg_vec_vl;
        IData/*31:0*/ Top__DOT__core__DOT__lmul_reg;
        IData/*31:0*/ Top__DOT__core__DOT__delays;
        IData/*31:0*/ Top__DOT__core__DOT__vlmul_count;
        IData/*31:0*/ Top__DOT__core__DOT___lmul_reg_T_1;
        IData/*31:0*/ Top__DOT__core__DOT___delays_T_1;
    };
    struct {
        IData/*31:0*/ Top__DOT__core__DOT__count;
        IData/*31:0*/ Top__DOT__core__DOT__addrcount;
        IData/*31:0*/ Top__DOT__core__DOT__vlcount;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_32;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_33;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_34;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_35;
        IData/*31:0*/ Top__DOT__core__DOT___count_T_1;
        IData/*31:0*/ Top__DOT__core__DOT___npc_T_6;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_61;
        IData/*31:0*/ Top__DOT__core__DOT__npcDelay_0;
        IData/*31:0*/ Top__DOT__core__DOT__npcDelay_1;
        IData/*31:0*/ Top__DOT__core__DOT__npcDelay_2;
        IData/*31:0*/ Top__DOT__core__DOT__npcDelay_3;
        IData/*31:0*/ Top__DOT__core__DOT__rsDataDelay_0_0;
        IData/*31:0*/ Top__DOT__core__DOT__rsDataDelay_0_1;
        IData/*31:0*/ Top__DOT__core__DOT__rsDataDelay_1_0;
        IData/*31:0*/ Top__DOT__core__DOT__rsDataDelay_1_1;
        IData/*31:0*/ Top__DOT__core__DOT__memAddrDelay;
        IData/*31:0*/ Top__DOT__core__DOT__memWdataDelay;
        IData/*31:0*/ Top__DOT__core__DOT___GEN_2;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers_io_writeData;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers_io_readData_1;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers_io_vs3_data;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__immediate_io_out;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__bu_io_rd1;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__bu_io_rd2;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MHARTID_REG;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MCAUSE_REG;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MTVEC_REG;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MEPC_REG;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__MIE_REG;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__FCSR_WIRE;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___r_data_T_17;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__r_data;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT__w_data;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_28;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_29;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__csr__DOT__csrRegFile__DOT___GEN_30;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_0;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_1;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_2;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_3;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_4;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_5;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_6;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_7;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_8;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_9;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_10;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_11;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_12;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_13;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_14;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_15;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_16;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_17;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_18;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_19;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_20;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_21;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_22;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_23;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_24;
    };
    struct {
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_25;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_26;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_27;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_28;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_29;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_30;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT__reg_31;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT___GEN_77;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT___GEN_90;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__registers__DOT___GEN_110;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_0;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_1;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_2;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_3;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_4;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_5;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_6;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_7;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_8;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_9;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_10;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_11;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_12;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_13;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_14;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_15;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_16;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_17;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_18;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_19;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_20;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_21;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_22;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_23;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_24;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_25;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_26;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_27;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_28;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_29;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_30;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT__register_31;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_31;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_63;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_96;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_97;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_98;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_99;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_100;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_101;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_102;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_103;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_104;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_105;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_106;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_107;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_108;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_109;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_110;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_111;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_112;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_113;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_114;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_115;
    };
    struct {
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_116;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_117;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_118;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_119;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_120;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_121;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_122;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_123;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_124;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_125;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_126;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_127;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__IDecode__DOT__v_registers__DOT___GEN_281;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__immediate__DOT___GEN_2;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__vec_csr__DOT__vtypeReg;
        IData/*31:0*/ Top__DOT__core__DOT__IDecode__DOT__vec_csr__DOT__vlReg;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__alu_io_input1;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__alu_io_input2;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu_io_in_A;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu_io_in_B;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu_io_vs1;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu_io_vs2;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config_io_rs1_readdata;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__mdu_io_src_a;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__mdu_io_src_b;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__inputMux1;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT___inputMux2_T_4;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vlReg;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__src_a_reg;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__src_b_reg;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_1;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_169;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_226;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_283;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_340;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_3;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_5;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_7;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_9;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_11;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_13;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_15;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3324;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3396;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3468;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3540;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_25;
        VlWide<8>/*255:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_27;
        VlWide<16>/*511:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_29;
        VlWide<16>/*511:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT__io_v_output_lo_14;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_35;
        VlWide<8>/*255:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_37;
        VlWide<32>/*1023:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_39;
        VlWide<16>/*511:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___GEN_5;
        VlWide<4>/*127:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_43;
        VlWide<8>/*255:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_45;
        VlWide<32>/*1023:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_T_47;
        VlWide<16>/*511:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___GEN_10;
        VlWide<32>/*1023:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___GEN_25;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___avl_T_7;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__r_dividend;
        IData/*31:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT__r_quotient;
        VlWide<3>/*94:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT___T_5;
        VlWide<3>/*94:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT___GEN_28;
    };
    struct {
        IData/*31:0*/ Top__DOT__core__DOT__MEM__DOT__addr;
        IData/*31:0*/ Top__DOT__core__DOT__MEM__DOT__data;
        IData/*31:0*/ Top__DOT__core__DOT__pc__DOT__pc_reg;
        IData/*31:0*/ Top__DOT__dmem__DOT__sram_rdata_o;
        IData/*31:0*/ Top__DOT__dmem__DOT__sram__DOT__memory__DOT__din0_reg;
        IData/*31:0*/ Top__DOT__imem__DOT__sram_rdata_o;
        IData/*31:0*/ Top__DOT__imem__DOT__sram__DOT__memory__DOT__din0_reg;
        IData/*31:0*/ Top__DOT__tracer__DOT__clkCycle;
        IData/*31:0*/ Top__DOT__tracer__DOT___clkCycle_T_1;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_55;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_112;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3178;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_3250;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5336;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5394;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5423;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5452;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5510;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5539;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5568;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5597;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5626;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5655;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5684;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5742;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5771;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5800;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5829;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5858;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5887;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5916;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5945;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_5974;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6003;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6032;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6061;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6090;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6119;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__vec_alu__DOT___io_v_output_out_T_6148;
        QData/*32:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_10;
        QData/*35:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT__valmax;
        QData/*35:0*/ Top__DOT__core__DOT__Execute__DOT__vec_config__DOT___GEN_20;
        QData/*63:0*/ Top__DOT__core__DOT__Execute__DOT__mdu__DOT___GEN_29;
        VlUnpacked<IData/*31:0*/, 8192> Top__DOT__dmem__DOT__sram__DOT__memory__DOT__mem;
        VlUnpacked<IData/*31:0*/, 8192> Top__DOT__imem__DOT__sram__DOT__memory__DOT__mem;
    };

    // INTERNAL VARIABLES
    VTop__Syms* const vlSymsp;

    // CONSTRUCTORS
    VTop___024root(VTop__Syms* symsp, const char* name);
    ~VTop___024root();
    VL_UNCOPYABLE(VTop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
