Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Sep 27 11:44:31 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                24779        0.055        0.000                      0                24779        4.238        0.000                       0                 12465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.186        0.000                      0                24779        0.055        0.000                      0                24779        4.238        0.000                       0                 12465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 3.519ns (51.682%)  route 3.290ns (48.318%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.818 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.034     6.852    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  3.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_1296_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1296_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/reg_1296_reg[24]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/Q[24]
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/ap_clk
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y99         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y6   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



