Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: sequencer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sequencer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sequencer"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : sequencer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/design/fpga/projects/SEQUENCER/counters.vhd" into library work
Parsing package <counters>.
Parsing package body <counters>.
Parsing VHDL file "/media/design/fpga/projects/SEQUENCER/sequencer.vhd" into library work
Parsing entity <sequencer>.
Parsing architecture <Behavioral> of entity <sequencer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sequencer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/media/design/fpga/projects/SEQUENCER/sequencer.vhd" Line 289: Assignment to pre_d_comp_dyn_pon ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sequencer>.
    Related source file is "/media/design/fpga/projects/SEQUENCER/sequencer.vhd".
    Found 2-bit register for signal <LSB_CLOCK_DIV_REG>.
    Found 14-bit register for signal <d_count_en_cnt>.
    Found 14-bit register for signal <d_count_rst_cnt>.
    Found 14-bit register for signal <d_count_inv_clk_cnt>.
    Found 14-bit register for signal <d_count_hold_cnt>.
    Found 14-bit register for signal <d_count_updn_cnt>.
    Found 14-bit register for signal <d_count_inc_one_cnt>.
    Found 14-bit register for signal <d_count_jc_shift_en_cnt>.
    Found 14-bit register for signal <d_count_lsb_en_cnt>.
    Found 14-bit register for signal <d_count_mem_wr_cnt>.
    Found 14-bit register for signal <d_adc_shr_shs_cnt>.
    Found 14-bit register for signal <d_shs_cnt>.
    Found 14-bit register for signal <d_shr_cnt>.
    Found 14-bit register for signal <d_ads_cnt>.
    Found 14-bit register for signal <d_adr_cnt>.
    Found 14-bit register for signal <d_comp_bias_sh_cnt>.
    Found 14-bit register for signal <d_digif_serial_rst_cnt>.
    Found 14-bit register for signal <d_ref_vref_sh_cnt>.
    Found 14-bit register for signal <d_ref_vref_clamp_en_cnt>.
    Found 1-bit register for signal <d_count_en>.
    Found 1-bit register for signal <pre_d_count_rst_var>.
    Found 1-bit register for signal <d_count_inv_clk>.
    Found 1-bit register for signal <d_count_hold>.
    Found 1-bit register for signal <d_count_mem_wr>.
    Found 1-bit register for signal <d_adc_shr_shs>.
    Found 1-bit register for signal <d_ref_vref_sh>.
    Found 1-bit register for signal <d_ref_vref_clamp_en>.
    Found 1-bit register for signal <d_shs>.
    Found 1-bit register for signal <d_shr>.
    Found 1-bit register for signal <d_ads>.
    Found 1-bit register for signal <d_adr>.
    Found 1-bit register for signal <d_comp_bias_sh>.
    Found 1-bit register for signal <pre_d_count_updn_var>.
    Found 1-bit register for signal <pre_d_count_inc_one_var>.
    Found 1-bit register for signal <d_count_jc_shift_en>.
    Found 1-bit register for signal <d_count_lsb_en>.
    Found 1-bit register for signal <d_digif_serial_rst>.
    Found 2-bit adder for signal <LSB_CLOCK_DIV_REG[1]_GND_6_o_add_2_OUT> created at line 280.
    Found 14-bit adder for signal <d_count_en_cnt[13]_GND_6_o_add_8_OUT> created at line 73.
    Found 14-bit adder for signal <d_count_rst_cnt[13]_GND_6_o_add_13_OUT> created at line 73.
    Found 14-bit adder for signal <d_count_inv_clk_cnt[13]_GND_6_o_add_18_OUT> created at line 73.
    Found 14-bit adder for signal <d_count_hold_cnt[13]_GND_6_o_add_23_OUT> created at line 73.
    Found 14-bit adder for signal <d_count_mem_wr_cnt[13]_GND_6_o_add_27_OUT> created at line 73.
    Found 14-bit adder for signal <d_adc_shr_shs_cnt[13]_GND_6_o_add_32_OUT> created at line 73.
    Found 14-bit adder for signal <d_ref_vref_sh_cnt[13]_GND_6_o_add_37_OUT> created at line 73.
    Found 14-bit adder for signal <d_ref_vref_clamp_en_cnt[13]_GND_6_o_add_42_OUT> created at line 73.
    Found 14-bit adder for signal <d_shs_cnt[13]_GND_6_o_add_48_OUT> created at line 97.
    Found 14-bit adder for signal <d_shr_cnt[13]_GND_6_o_add_54_OUT> created at line 97.
    Found 14-bit adder for signal <d_ads_cnt[13]_GND_6_o_add_60_OUT> created at line 97.
    Found 14-bit adder for signal <d_adr_cnt[13]_GND_6_o_add_66_OUT> created at line 97.
    Found 14-bit adder for signal <d_comp_bias_sh_cnt[13]_GND_6_o_add_80_OUT> created at line 97.
    Found 14-bit adder for signal <d_count_updn_cnt[13]_GND_6_o_add_87_OUT> created at line 97.
    Found 14-bit adder for signal <d_count_inc_one_cnt[13]_GND_6_o_add_94_OUT> created at line 97.
    Found 14-bit adder for signal <d_count_jc_shift_en_cnt[13]_GND_6_o_add_101_OUT> created at line 97.
    Found 14-bit adder for signal <d_count_lsb_en_cnt[13]_GND_6_o_add_108_OUT> created at line 97.
    Found 14-bit adder for signal <d_digif_serial_rst_cnt[13]_GND_6_o_add_113_OUT> created at line 97.
    Found 14-bit comparator lessequal for signal <n0006> created at line 63
    Found 14-bit comparator lessequal for signal <n0008> created at line 63
    Found 14-bit comparator lessequal for signal <n0014> created at line 63
    Found 14-bit comparator lessequal for signal <n0016> created at line 63
    Found 14-bit comparator lessequal for signal <n0022> created at line 63
    Found 14-bit comparator lessequal for signal <n0024> created at line 63
    Found 14-bit comparator lessequal for signal <n0030> created at line 63
    Found 14-bit comparator lessequal for signal <n0032> created at line 63
    Found 14-bit comparator lessequal for signal <n0038> created at line 63
    Found 14-bit comparator lessequal for signal <n0043> created at line 63
    Found 14-bit comparator lessequal for signal <n0045> created at line 63
    Found 14-bit comparator lessequal for signal <n0051> created at line 63
    Found 14-bit comparator lessequal for signal <n0053> created at line 63
    Found 14-bit comparator lessequal for signal <n0059> created at line 63
    Found 14-bit comparator lessequal for signal <n0061> created at line 63
    Found 14-bit comparator lessequal for signal <n0067> created at line 87
    Found 14-bit comparator lessequal for signal <n0069> created at line 87
    Found 14-bit comparator lessequal for signal <n0071> created at line 87
    Found 14-bit comparator lessequal for signal <n0078> created at line 87
    Found 14-bit comparator lessequal for signal <n0080> created at line 87
    Found 14-bit comparator lessequal for signal <n0082> created at line 87
    Found 14-bit comparator lessequal for signal <n0089> created at line 87
    Found 14-bit comparator lessequal for signal <n0091> created at line 87
    Found 14-bit comparator lessequal for signal <n0093> created at line 87
    Found 14-bit comparator lessequal for signal <n0100> created at line 87
    Found 14-bit comparator lessequal for signal <n0102> created at line 87
    Found 14-bit comparator lessequal for signal <n0104> created at line 87
    Found 14-bit comparator lessequal for signal <n0114> created at line 87
    Found 14-bit comparator lessequal for signal <n0116> created at line 87
    Found 14-bit comparator lessequal for signal <n0119> created at line 87
    Found 14-bit comparator lessequal for signal <n0121> created at line 87
    Found 14-bit comparator lessequal for signal <n0128> created at line 87
    Found 14-bit comparator lessequal for signal <n0130> created at line 87
    Found 14-bit comparator lessequal for signal <n0133> created at line 87
    Found 14-bit comparator lessequal for signal <n0135> created at line 87
    Found 14-bit comparator lessequal for signal <n0142> created at line 87
    Found 14-bit comparator lessequal for signal <n0144> created at line 87
    Found 14-bit comparator lessequal for signal <n0147> created at line 87
    Found 14-bit comparator lessequal for signal <n0149> created at line 87
    Found 14-bit comparator lessequal for signal <n0156> created at line 87
    Found 14-bit comparator lessequal for signal <n0158> created at line 87
    Found 14-bit comparator lessequal for signal <n0161> created at line 87
    Found 14-bit comparator lessequal for signal <n0163> created at line 87
    Found 14-bit comparator lessequal for signal <n0170> created at line 87
    Found 14-bit comparator lessequal for signal <n0172> created at line 87
    Found 14-bit comparator lessequal for signal <n0175> created at line 87
    Found 14-bit comparator lessequal for signal <n0177> created at line 87
    Found 14-bit comparator lessequal for signal <n0184> created at line 87
    Found 14-bit comparator lessequal for signal <n0186> created at line 87
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 272 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <sequencer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 14-bit adder                                          : 18
 2-bit adder                                           : 1
# Registers                                            : 37
 1-bit register                                        : 18
 14-bit register                                       : 18
 2-bit register                                        : 1
# Comparators                                          : 49
 14-bit comparator lessequal                           : 49
# Multiplexers                                         : 18
 14-bit 2-to-1 multiplexer                             : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sequencer>.
The following registers are absorbed into counter <d_count_rst_cnt>: 1 register on signal <d_count_rst_cnt>.
The following registers are absorbed into counter <d_count_en_cnt>: 1 register on signal <d_count_en_cnt>.
The following registers are absorbed into counter <d_count_inv_clk_cnt>: 1 register on signal <d_count_inv_clk_cnt>.
The following registers are absorbed into counter <d_count_hold_cnt>: 1 register on signal <d_count_hold_cnt>.
The following registers are absorbed into counter <d_count_updn_cnt>: 1 register on signal <d_count_updn_cnt>.
The following registers are absorbed into counter <d_count_inc_one_cnt>: 1 register on signal <d_count_inc_one_cnt>.
The following registers are absorbed into counter <d_count_jc_shift_en_cnt>: 1 register on signal <d_count_jc_shift_en_cnt>.
The following registers are absorbed into counter <d_count_lsb_en_cnt>: 1 register on signal <d_count_lsb_en_cnt>.
The following registers are absorbed into counter <d_count_mem_wr_cnt>: 1 register on signal <d_count_mem_wr_cnt>.
The following registers are absorbed into counter <d_adc_shr_shs_cnt>: 1 register on signal <d_adc_shr_shs_cnt>.
The following registers are absorbed into counter <d_shs_cnt>: 1 register on signal <d_shs_cnt>.
The following registers are absorbed into counter <d_shr_cnt>: 1 register on signal <d_shr_cnt>.
The following registers are absorbed into counter <d_ads_cnt>: 1 register on signal <d_ads_cnt>.
The following registers are absorbed into counter <d_adr_cnt>: 1 register on signal <d_adr_cnt>.
The following registers are absorbed into counter <d_comp_bias_sh_cnt>: 1 register on signal <d_comp_bias_sh_cnt>.
The following registers are absorbed into counter <d_ref_vref_sh_cnt>: 1 register on signal <d_ref_vref_sh_cnt>.
The following registers are absorbed into counter <d_digif_serial_rst_cnt>: 1 register on signal <d_digif_serial_rst_cnt>.
The following registers are absorbed into counter <d_ref_vref_clamp_en_cnt>: 1 register on signal <d_ref_vref_clamp_en_cnt>.
The following registers are absorbed into counter <LSB_CLOCK_DIV_REG>: 1 register on signal <LSB_CLOCK_DIV_REG>.
Unit <sequencer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 19
 14-bit up counter                                     : 18
 2-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 49
 14-bit comparator lessequal                           : 49

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <LSB_CLOCK_DIV_REG_1> of sequential type is unconnected in block <sequencer>.

Optimizing unit <sequencer> ...
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_1> in Unit <sequencer> is equivalent to the following 17 FFs/Latches, which will be removed : <d_count_en_cnt_1> <d_count_rst_cnt_1> <d_count_updn_cnt_1> <d_count_inc_one_cnt_1> <d_count_hold_cnt_1> <d_count_jc_shift_en_cnt_1> <d_count_lsb_en_cnt_1> <d_adc_shr_shs_cnt_1> <d_count_mem_wr_cnt_1> <d_shs_cnt_1> <d_ads_cnt_1> <d_shr_cnt_1> <d_adr_cnt_1> <d_comp_bias_sh_cnt_1> <d_ref_vref_sh_cnt_1> <d_ref_vref_clamp_en_cnt_1> <d_digif_serial_rst_cnt_1> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_2> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_2> <d_count_updn_cnt_2> <d_count_inc_one_cnt_2> <d_count_hold_cnt_2> <d_adc_shr_shs_cnt_2> <d_count_mem_wr_cnt_2> <d_shs_cnt_2> <d_ads_cnt_2> <d_shr_cnt_2> <d_adr_cnt_2> <d_comp_bias_sh_cnt_2> <d_digif_serial_rst_cnt_2> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_3> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_3> <d_count_updn_cnt_3> <d_count_inc_one_cnt_3> <d_count_hold_cnt_3> <d_adc_shr_shs_cnt_3> <d_count_mem_wr_cnt_3> <d_shs_cnt_3> <d_ads_cnt_3> <d_shr_cnt_3> <d_adr_cnt_3> <d_comp_bias_sh_cnt_3> <d_digif_serial_rst_cnt_3> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_4> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_4> <d_count_updn_cnt_4> <d_count_inc_one_cnt_4> <d_count_hold_cnt_4> <d_adc_shr_shs_cnt_4> <d_count_mem_wr_cnt_4> <d_shs_cnt_4> <d_ads_cnt_4> <d_shr_cnt_4> <d_adr_cnt_4> <d_comp_bias_sh_cnt_4> <d_digif_serial_rst_cnt_4> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_5> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_5> <d_count_updn_cnt_5> <d_count_inc_one_cnt_5> <d_count_hold_cnt_5> <d_adc_shr_shs_cnt_5> <d_count_mem_wr_cnt_5> <d_shs_cnt_5> <d_ads_cnt_5> <d_shr_cnt_5> <d_adr_cnt_5> <d_comp_bias_sh_cnt_5> <d_digif_serial_rst_cnt_5> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_6> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_6> <d_count_updn_cnt_6> <d_count_inc_one_cnt_6> <d_count_hold_cnt_6> <d_adc_shr_shs_cnt_6> <d_count_mem_wr_cnt_6> <d_shs_cnt_6> <d_ads_cnt_6> <d_shr_cnt_6> <d_adr_cnt_6> <d_comp_bias_sh_cnt_6> <d_digif_serial_rst_cnt_6> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_7> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_7> <d_count_updn_cnt_7> <d_count_inc_one_cnt_7> <d_count_hold_cnt_7> <d_adc_shr_shs_cnt_7> <d_count_mem_wr_cnt_7> <d_shs_cnt_7> <d_ads_cnt_7> <d_shr_cnt_7> <d_adr_cnt_7> <d_comp_bias_sh_cnt_7> <d_digif_serial_rst_cnt_7> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_8> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_8> <d_count_updn_cnt_8> <d_count_inc_one_cnt_8> <d_count_hold_cnt_8> <d_adc_shr_shs_cnt_8> <d_count_mem_wr_cnt_8> <d_shs_cnt_8> <d_ads_cnt_8> <d_shr_cnt_8> <d_adr_cnt_8> <d_comp_bias_sh_cnt_8> <d_digif_serial_rst_cnt_8> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_9> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_9> <d_count_updn_cnt_9> <d_count_inc_one_cnt_9> <d_count_hold_cnt_9> <d_adc_shr_shs_cnt_9> <d_count_mem_wr_cnt_9> <d_shs_cnt_9> <d_ads_cnt_9> <d_shr_cnt_9> <d_adr_cnt_9> <d_comp_bias_sh_cnt_9> <d_digif_serial_rst_cnt_9> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_10> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_10> <d_count_lsb_en_cnt_10> <d_ref_vref_sh_cnt_10> <d_ref_vref_clamp_en_cnt_10> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_11> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_11> <d_count_lsb_en_cnt_11> <d_ref_vref_sh_cnt_11> <d_ref_vref_clamp_en_cnt_11> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_0> in Unit <sequencer> is equivalent to the following 17 FFs/Latches, which will be removed : <d_count_rst_cnt_0> <d_count_updn_cnt_0> <d_count_inv_clk_cnt_0> <d_count_inc_one_cnt_0> <d_count_hold_cnt_0> <d_count_jc_shift_en_cnt_0> <d_count_lsb_en_cnt_0> <d_adc_shr_shs_cnt_0> <d_count_mem_wr_cnt_0> <d_shs_cnt_0> <d_ads_cnt_0> <d_shr_cnt_0> <d_adr_cnt_0> <d_comp_bias_sh_cnt_0> <d_ref_vref_sh_cnt_0> <d_ref_vref_clamp_en_cnt_0> <d_digif_serial_rst_cnt_0> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_12> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_12> <d_count_lsb_en_cnt_12> <d_ref_vref_sh_cnt_12> <d_ref_vref_clamp_en_cnt_12> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_13> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_13> <d_count_lsb_en_cnt_13> <d_ref_vref_sh_cnt_13> <d_ref_vref_clamp_en_cnt_13> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_2> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_2> <d_count_lsb_en_cnt_2> <d_ref_vref_sh_cnt_2> <d_ref_vref_clamp_en_cnt_2> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_3> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_3> <d_count_lsb_en_cnt_3> <d_ref_vref_sh_cnt_3> <d_ref_vref_clamp_en_cnt_3> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_4> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_4> <d_count_lsb_en_cnt_4> <d_ref_vref_sh_cnt_4> <d_ref_vref_clamp_en_cnt_4> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_5> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_5> <d_count_lsb_en_cnt_5> <d_ref_vref_sh_cnt_5> <d_ref_vref_clamp_en_cnt_5> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_6> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_6> <d_count_lsb_en_cnt_6> <d_ref_vref_sh_cnt_6> <d_ref_vref_clamp_en_cnt_6> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_7> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_7> <d_count_lsb_en_cnt_7> <d_ref_vref_sh_cnt_7> <d_ref_vref_clamp_en_cnt_7> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_8> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_8> <d_count_lsb_en_cnt_8> <d_ref_vref_sh_cnt_8> <d_ref_vref_clamp_en_cnt_8> 
INFO:Xst:2261 - The FF/Latch <d_count_en_cnt_9> in Unit <sequencer> is equivalent to the following 4 FFs/Latches, which will be removed : <d_count_jc_shift_en_cnt_9> <d_count_lsb_en_cnt_9> <d_ref_vref_sh_cnt_9> <d_ref_vref_clamp_en_cnt_9> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_10> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_10> <d_count_updn_cnt_10> <d_count_inc_one_cnt_10> <d_count_hold_cnt_10> <d_adc_shr_shs_cnt_10> <d_count_mem_wr_cnt_10> <d_shs_cnt_10> <d_ads_cnt_10> <d_shr_cnt_10> <d_adr_cnt_10> <d_comp_bias_sh_cnt_10> <d_digif_serial_rst_cnt_10> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_11> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_11> <d_count_updn_cnt_11> <d_count_inc_one_cnt_11> <d_count_hold_cnt_11> <d_adc_shr_shs_cnt_11> <d_count_mem_wr_cnt_11> <d_shs_cnt_11> <d_ads_cnt_11> <d_shr_cnt_11> <d_adr_cnt_11> <d_comp_bias_sh_cnt_11> <d_digif_serial_rst_cnt_11> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_12> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_12> <d_count_updn_cnt_12> <d_count_inc_one_cnt_12> <d_count_hold_cnt_12> <d_adc_shr_shs_cnt_12> <d_count_mem_wr_cnt_12> <d_shs_cnt_12> <d_ads_cnt_12> <d_shr_cnt_12> <d_adr_cnt_12> <d_comp_bias_sh_cnt_12> <d_digif_serial_rst_cnt_12> 
INFO:Xst:2261 - The FF/Latch <d_count_inv_clk_cnt_13> in Unit <sequencer> is equivalent to the following 12 FFs/Latches, which will be removed : <d_count_rst_cnt_13> <d_count_updn_cnt_13> <d_count_inc_one_cnt_13> <d_count_hold_cnt_13> <d_adc_shr_shs_cnt_13> <d_count_mem_wr_cnt_13> <d_shs_cnt_13> <d_ads_cnt_13> <d_shr_cnt_13> <d_adr_cnt_13> <d_comp_bias_sh_cnt_13> <d_digif_serial_rst_cnt_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sequencer, actual ratio is 0.
FlipFlop d_count_en_cnt_0 has been replicated 2 time(s)
FlipFlop d_count_inv_clk_cnt_1 has been replicated 1 time(s)
FlipFlop d_count_inv_clk_cnt_10 has been replicated 1 time(s)
FlipFlop d_count_inv_clk_cnt_3 has been replicated 1 time(s)
FlipFlop d_count_inv_clk_cnt_5 has been replicated 2 time(s)
FlipFlop d_count_inv_clk_cnt_6 has been replicated 2 time(s)
FlipFlop d_count_inv_clk_cnt_7 has been replicated 1 time(s)
FlipFlop d_count_inv_clk_cnt_8 has been replicated 2 time(s)
FlipFlop d_count_inv_clk_cnt_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sequencer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 198
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 26
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 11
#      LUT5                        : 29
#      LUT6                        : 60
#      MUXCY                       : 26
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 58
#      FDC                         : 40
#      FDE                         : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  54576     0%  
 Number of Slice LUTs:                  143  out of  27288     0%  
    Number used as Logic:               143  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:      97  out of    155    62%  
   Number with an unused LUT:            12  out of    155     7%  
   Number of fully used LUT-FF pairs:    46  out of    155    29%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    218    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.880ns (Maximum Frequency: 257.705MHz)
   Minimum input arrival time before clock: 4.218ns
   Maximum output required time after clock: 4.521ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.880ns (frequency: 257.705MHz)
  Total number of paths / destination ports: 1207 / 58
-------------------------------------------------------------------------
Delay:               3.880ns (Levels of Logic = 3)
  Source:            d_count_inv_clk_cnt_13 (FF)
  Destination:       d_count_inv_clk_cnt_13 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: d_count_inv_clk_cnt_13 to d_count_inv_clk_cnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.180  d_count_inv_clk_cnt_13 (d_count_inv_clk_cnt_13)
     LUT5:I1->O           14   0.203   0.958  GND_6_o_d_count_inv_clk_cnt[13]_equal_17_o<13>11 (GND_6_o_d_count_inv_clk_cnt[13]_equal_17_o<13>1)
     LUT6:I5->O            1   0.205   0.580  GND_6_o_d_count_inv_clk_cnt[13]_equal_17_o<13> (GND_6_o_d_count_inv_clk_cnt[13]_equal_17_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_d_count_inv_clk_cnt_eqn_131 (Mcount_d_count_inv_clk_cnt_eqn_13)
     FDC:D                     0.102          d_count_inv_clk_cnt_13
    ----------------------------------------
    Total                      3.880ns (1.162ns logic, 2.718ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 58 / 58
-------------------------------------------------------------------------
Offset:              4.218ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       pre_d_count_inv_clk_var (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to pre_d_count_inv_clk_var
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.419  RESET_IBUF (RESET_IBUF)
     INV:I->O             18   0.206   1.049  RESET_inv1_INV_0 (RESET_inv)
     FDE:CE                    0.322          pre_d_count_inv_clk_var
    ----------------------------------------
    Total                      4.218ns (1.750ns logic, 2.468ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 21 / 20
-------------------------------------------------------------------------
Offset:              4.521ns (Levels of Logic = 2)
  Source:            LSB_CLOCK_DIV_REG_0 (FF)
  Destination:       d_count_lsb_clk (PAD)
  Source Clock:      CLOCK falling

  Data Path: LSB_CLOCK_DIV_REG_0 to d_count_lsb_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  LSB_CLOCK_DIV_REG_0 (LSB_CLOCK_DIV_REG_0)
     LUT2:I0->O            1   0.203   0.579  d_count_lsb_clk1 (d_count_lsb_clk_OBUF)
     OBUF:I->O                 2.571          d_count_lsb_clk_OBUF (d_count_lsb_clk)
    ----------------------------------------
    Total                      4.521ns (3.221ns logic, 1.300ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.880|         |    1.950|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.47 secs
 
--> 


Total memory usage is 387904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   26 (   0 filtered)

