// Seed: 417893224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  wire [1 : 1] id_15, id_16;
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd66,
    parameter id_14 = 32'd28,
    parameter id_36 = 32'd54,
    parameter id_37 = 32'd28
) (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2[(  id_37  ) : -1],
    input tri id_3,
    input supply0 id_4,
    output wand id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input supply0 _id_11,
    input tri id_12,
    input wire id_13[id_14 : 1],
    input wand _id_14,
    output wand id_15
    , id_39,
    input supply0 id_16
    , id_40,
    output supply0 id_17,
    input wor id_18,
    output uwire id_19,
    input uwire id_20,
    input wire id_21[(  id_36  ) : -1 'b0],
    input uwire id_22,
    input tri0 id_23,
    input tri0 id_24,
    input supply0 id_25,
    input supply0 id_26,
    input supply0 id_27,
    output wor id_28,
    input tri id_29,
    input supply1 id_30[id_11 : -1],
    output tri0 id_31,
    input uwire id_32,
    output wor id_33,
    input wor id_34
    , id_41,
    output supply1 id_35,
    input tri0 _id_36,
    input supply1 _id_37
);
  assign id_6 = id_32;
  logic id_42[1 : id_37];
  module_0 modCall_1 (
      id_39,
      id_41,
      id_39,
      id_40,
      id_40,
      id_40,
      id_41,
      id_42,
      id_41,
      id_40,
      id_41,
      id_40,
      id_39
  );
endmodule
