--
-- Definition of a single port ROM for KCPSM program defined by 1028_s3kit_example1.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 1028_s3kit_example1.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 1028_s3kit_example1.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 1028_s3kit_example1.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "600100FF01FF0203998D4F010F00000000018030810241019106010801010000";
attribute INIT_01 of ram_256_x_16 : label is  "837F911A0104C110811F40014020911F6020911C00009D0D62019D0E61019D0F";
attribute INIT_02 of ram_256_x_16 : label is  "912B010BC10081334001401091336010912D0000C010813300049525010BC100";
attribute INIT_03 of ram_256_x_16 : label is  "0104C13091390104C11081414001401091416010913B0000837F912B0104C120";
attribute INIT_04 of ram_256_x_16 : label is  "91550000837F9147010491470104814D40014010914D601091490000837F9139";
attribute INIT_05 of ram_256_x_16 : label is  "400140109165601091610000837F915301049153010481594001401091596010";
attribute INIT_06 of ram_256_x_16 : label is  "40014010917360109171000081730004956A010B837F915F0104915F01048165";
attribute INIT_07 of ram_256_x_16 : label is  "0100810A837F91790104817D40014020917D6020917B0000837F916F01048173";
attribute INIT_08 of ram_256_x_16 : label is  "0000E02000018189D10E90806001014081839988D10690806001010190800000";
attribute INIT_09 of ram_256_x_16 : label is  "005383CF95A2005383CF95A2004183CF95A2005083CFE0400000E0400001E020";
attribute INIT_0A of ram_256_x_16 : label is  "950C004683CFE0400000E0400001E0200000E020000195A3600100FF810C95A2";
attribute INIT_0B of ram_256_x_16 : label is  "81BC410191C001080101040000FF950C004C83CF950C004983CF950C004183CF";
attribute INIT_0C of ram_256_x_16 : label is  "A00181CE81BB4401600191CE000095C1610195C2620195C3630103FF0218C140";
attribute INIT_0D of ram_256_x_16 : label is  "C100D200C100D200C100D200C100D200C100D200C10041018080A00291CF0001";
attribute INIT_0E of ram_256_x_16 : label is  "00000000000000000000000000000000000080F0E280D200C100D200C100D200";
attribute INIT_0F of ram_256_x_16 : label is  "81D4000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"600100FF01FF0203998D4F010F00000000018030810241019106010801010000",
               INIT_01 => X"837F911A0104C110811F40014020911F6020911C00009D0D62019D0E61019D0F",
               INIT_02 => X"912B010BC10081334001401091336010912D0000C010813300049525010BC100",
               INIT_03 => X"0104C13091390104C11081414001401091416010913B0000837F912B0104C120",
               INIT_04 => X"91550000837F9147010491470104814D40014010914D601091490000837F9139",
               INIT_05 => X"400140109165601091610000837F915301049153010481594001401091596010",
               INIT_06 => X"40014010917360109171000081730004956A010B837F915F0104915F01048165",
               INIT_07 => X"0100810A837F91790104817D40014020917D6020917B0000837F916F01048173",
               INIT_08 => X"0000E02000018189D10E90806001014081839988D10690806001010190800000",
               INIT_09 => X"005383CF95A2005383CF95A2004183CF95A2005083CFE0400000E0400001E020",
               INIT_0A => X"950C004683CFE0400000E0400001E0200000E020000195A3600100FF810C95A2",
               INIT_0B => X"81BC410191C001080101040000FF950C004C83CF950C004983CF950C004183CF",
               INIT_0C => X"A00181CE81BB4401600191CE000095C1610195C2620195C3630103FF0218C140",
               INIT_0D => X"C100D200C100D200C100D200C100D200C100D200C10041018080A00291CF0001",
               INIT_0E => X"00000000000000000000000000000000000080F0E280D200C100D200C100D200",
               INIT_0F => X"81D4000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 1028_s3kit_example1.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

