#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 20 17:10:25 2020
# Process ID: 22676
# Current directory: C:/Users/19514/Desktop/Project_Lab_1/rover_motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12848 C:\Users\19514\Desktop\Project_Lab_1\rover_motor\rover_motor.xpr
# Log file: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/vivado.log
# Journal file: C:/Users/19514/Desktop/Project_Lab_1/rover_motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 863.398 ; gain = 222.898
update_compile_order -fileset sources_1launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'movement' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj movement_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs synth_1
[Thu Feb 20 18:13:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 18:15:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
close [ open C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement_XDC.xdc w ]
add_files -fileset constrs_1 C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/new/movement_XDC.xdc
export_ip_user_files -of_objects  [get_files C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 18:21:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 18:21:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 952.957 ; gain = 1.430
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2191.188 ; gain = 1238.230
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/Individual components/7-Segment display with simulations/Binary_To_7Segment.runs/impl_1/Binary_To_7Segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.887 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3123.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3123.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3247.223 ; gain = 1002.152
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 20 18:49:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/synth_1/runme.log
[Thu Feb 20 18:49:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/19514/Desktop/Project_Lab_1/rover_motor/rover_motor.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4268.508 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6216A
set_property PROGRAM.FILE {C:\Users\19514\Desktop\Project_Lab_1\Individual components\7-Segment display with simulations\Binary_To_7Segment.runs\impl_1\Binary_To_7Segment.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19514/Desktop/Project_Lab_1/Individual components/7-Segment display with simulations/Binary_To_7Segment.runs/impl_1/Binary_To_7Segment.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 19:48:28 2020...
