{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620888672373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620888672374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 09:51:12 2021 " "Processing started: Thu May 13 09:51:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620888672374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620888672374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reg16 -c Reg16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reg16 -c Reg16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620888672374 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620888672713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/architecture/quartus projects/gatedclockdff/gatedclockdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/architecture/quartus projects/gatedclockdff/gatedclockdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GatedClockDFF-logic " "Found design unit 1: GatedClockDFF-logic" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Quartus Projects/GatedClockDFF/GatedClockDFF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620888673134 ""} { "Info" "ISGN_ENTITY_NAME" "1 GatedClockDFF " "Found entity 1: GatedClockDFF" {  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Quartus Projects/GatedClockDFF/GatedClockDFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620888673134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620888673134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-logic " "Found design unit 1: reg16-logic" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620888673136 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620888673136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620888673136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg16 " "Elaborating entity \"Reg16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620888673165 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "out1\[15..1\] Reg16.vhd(8) " "Using initial value X (don't care) for net \"out1\[15..1\]\" at Reg16.vhd(8)" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620888673166 "|Reg16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GatedClockDFF GatedClockDFF:G0 " "Elaborating entity \"GatedClockDFF\" for hierarchy \"GatedClockDFF:G0\"" {  } { { "Reg16.vhd" "G0" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620888673175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[8\] GND " "Pin \"out1\[8\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[9\] GND " "Pin \"out1\[9\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[10\] GND " "Pin \"out1\[10\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[11\] GND " "Pin \"out1\[11\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[12\] GND " "Pin \"out1\[12\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[13\] GND " "Pin \"out1\[13\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[14\] GND " "Pin \"out1\[14\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[15\] GND " "Pin \"out1\[15\]\" is stuck at GND" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620888673384 "|reg16|out1[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620888673384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620888673470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[1\] " "No output dependent on input pin \"in1\[1\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "No output dependent on input pin \"in1\[2\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "No output dependent on input pin \"in1\[3\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[4\] " "No output dependent on input pin \"in1\[4\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[5\] " "No output dependent on input pin \"in1\[5\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[6\] " "No output dependent on input pin \"in1\[6\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[7\] " "No output dependent on input pin \"in1\[7\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[8\] " "No output dependent on input pin \"in1\[8\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[9\] " "No output dependent on input pin \"in1\[9\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[10\] " "No output dependent on input pin \"in1\[10\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[11\] " "No output dependent on input pin \"in1\[11\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[12\] " "No output dependent on input pin \"in1\[12\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[13\] " "No output dependent on input pin \"in1\[13\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[14\] " "No output dependent on input pin \"in1\[14\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[15\] " "No output dependent on input pin \"in1\[15\]\"" {  } { { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888673486 "|reg16|in1[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1620888673486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620888673487 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620888673487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620888673487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620888673487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620888673501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 09:51:13 2021 " "Processing ended: Thu May 13 09:51:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620888673501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620888673501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620888673501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620888673501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620888674483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620888674484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 09:51:14 2021 " "Processing started: Thu May 13 09:51:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620888674484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620888674484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Reg16 -c Reg16 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Reg16 -c Reg16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620888674484 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620888674585 ""}
{ "Info" "0" "" "Project  = Reg16" {  } {  } 0 0 "Project  = Reg16" 0 0 "Fitter" 0 0 1620888674585 ""}
{ "Info" "0" "" "Revision = Reg16" {  } {  } 0 0 "Revision = Reg16" 0 0 "Fitter" 0 0 1620888674585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1620888674625 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Reg16 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Reg16\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620888674630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620888674650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620888674650 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620888674688 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620888674695 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620888675171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620888675171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620888675171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620888675172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620888675172 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620888675172 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620888675172 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[1\] " "Pin in1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[1] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[2\] " "Pin in1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[2] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[3\] " "Pin in1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[3] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[4\] " "Pin in1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[4] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[5\] " "Pin in1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[5] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[6\] " "Pin in1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[6] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[7\] " "Pin in1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[7] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[8\] " "Pin in1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[8] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[9\] " "Pin in1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[9] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[10\] " "Pin in1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[10] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[11\] " "Pin in1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[11] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[12\] " "Pin in1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[12] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[13\] " "Pin in1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[13] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[14\] " "Pin in1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[14] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[15\] " "Pin in1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[15] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[0] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[1] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[2] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[3] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[4] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[5] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[6] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[7\] " "Pin out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[7] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[8\] " "Pin out1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[8] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[9\] " "Pin out1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[9] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[10\] " "Pin out1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[10] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[11\] " "Pin out1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[11] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[12\] " "Pin out1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[12] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[13\] " "Pin out1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[13] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[14\] " "Pin out1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[14] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[15\] " "Pin out1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[15] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1\[0\] " "Pin in1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1[0] } } } { "Reg16.vhd" "" { Text "D:/University/Architecture/Quartus Projects/Reg16/Reg16.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Quartus Projects/Reg16/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620888675259 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1620888675259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Reg16.sdc " "Synopsys Design Constraints File file not found: 'Reg16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620888675341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620888675341 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1620888675341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G0\|P5~0\|datad " "Node \"G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P5~0\|combout " "Node \"G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620888675342 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G0\|P2~1\|combout " "Node \"G0\|P2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P2~1\|datab " "Node \"G0\|P2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P1~0\|datad " "Node \"G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P1~0\|combout " "Node \"G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P1~0\|datab " "Node \"G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""} { "Warning" "WSTA_SCC_NODE" "G0\|P2~1\|datad " "Node \"G0\|P2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620888675342 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Quartus Projects/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620888675342 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1620888675342 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620888675343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620888675344 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620888675344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620888675344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620888675344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620888675344 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620888675345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620888675345 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620888675345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620888675345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1620888675345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620888675345 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 18 16 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1620888675346 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1620888675346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620888675346 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620888675347 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1620888675347 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620888675347 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620888675362 ""}
