# ğŸ‘‹ Hi there, Iâ€™m Ofir!

ğŸ“ I'm a graduate of Electrical and Computer Engineering from The Hebrew University of Jerusalem, with a specialization in microelectronics.



ğŸ”§ I have hands-on experience in:
- Advanced logic design exercises (currently practicing and uploading to GitHub)
- FPGA design using SystemVerilog and Quartus
- Stepper motor control project implemented on FPGA (see [step_motor](https://github.com/ofirm57/Step_Motor-Controller-))
- Programming in C, C++, and Python
- Embedded systems and hardware-software integration
- Optical system development and experimental lab work


ğŸ’» Currently deepening my knowledge in SystemVerilog and asynchronous design techniques.


ğŸ› ï¸ Tools & Languages:
SystemVerilog Â· Python Â· C/C++ Â· MATLAB Â· Git Â· Linux Â· FreeRTOS

ğŸ“« Letâ€™s connect:
- Email: ofirm57@gmail.com
- LinkedIn: [linkedin.com/in/ofir-malkiely](https://www.linkedin.com/in/ofir-malkiely/)

---
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=ofirm57&layout=compact)

![Ofir's GitHub Stats](https://github-readme-stats.vercel.app/api?username=ofirm57&show_icons=true&theme=default)

