<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral___registers___bits___definition" xml:lang="en-US">
<title>Peripheral_Registers_Bits_Definition</title>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</link>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</link>&#160;&#160;&#160;((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</link>&#160;&#160;&#160;((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</link>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</link>&#160;&#160;&#160;((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</link>&#160;&#160;&#160;((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</link>&#160;&#160;&#160;((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</link>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</link>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</link>&#160;&#160;&#160;((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</link>&#160;&#160;&#160;((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</link>&#160;&#160;&#160;((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</link>&#160;&#160;&#160;((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</link>&#160;&#160;&#160;((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</link>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038">ADC_DR_DATA</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c">ADC_CSR_AWD2</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a">ADC_CSR_EOC2</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d">ADC_CSR_JSTRT2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655">ADC_CSR_STRT2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35">ADC_CSR_DOVR2</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d">ADC_CSR_AWD3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795">ADC_CSR_EOC3</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060">ADC_CSR_JSTRT3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a">ADC_CSR_STRT3</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c">ADC_CSR_DOVR3</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</link>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</link>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</link>&#160;&#160;&#160;((uint32_t)0x1C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</link>&#160;&#160;&#160;((uint32_t)0xE0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</link>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</link>&#160;&#160;&#160;((uint32_t)0x000003FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</link>&#160;&#160;&#160;((uint32_t)0x00700000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</link>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</link>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</link>&#160;&#160;&#160;((uint32_t)0xFFE00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</link>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</link>&#160;&#160;&#160;((uint16_t)0x3FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4992301536d388de215273769708b843">CAN_F5R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d0b1fad863e32d3bd9b95ecc7082e43"/>#define <emphasis role="strong">CRYP_CR_ALGODIR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga40666a9903ed0e307b0f97ae7473f7fe"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf63b47c94b9fc9dad1382b9eabddb3a7"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b1c1d672a3959c76b36321a17b9bfaf"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac04af940f21f9f865aaf43fc1c352331"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac63bb6a7288f4287842acc3b82a5252e"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_TDES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaff78552081418931926c17802e4e3bb"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_TDES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga30e3cb1cae9167a9548d91baee97ec35"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_DES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e84254439a55f626512f909c1182f2e"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_DES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaad5ef5312e7abda965d91a542dbfb33f"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_ECB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c8b2e0fc771fafb1c9194a8bc4fe9ef"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_CBC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000028)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga03eb6f14043a083c78fd0b27d1432530"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_CTR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga122cc878a5d8a4cee1185acb84e6bb51"/>#define <emphasis role="strong">CRYP_CR_ALGOMODE_AES_KEY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga74666b00f58b456a15c19e8614ae1854"/>#define <emphasis role="strong">CRYP_CR_DATATYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b0e6c625b9ac13ed14230e5d9361522"/>#define <emphasis role="strong">CRYP_CR_DATATYPE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf52b335e410455efe82e65fd1bfdd790"/>#define <emphasis role="strong">CRYP_CR_DATATYPE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadc5c522813daf4eaffdf6f8be153125b"/>#define <emphasis role="strong">CRYP_CR_KEYSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga65f21ce543e31df15cd17c59376620ce"/>#define <emphasis role="strong">CRYP_CR_KEYSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga12b74eda84734e53cf2a947eb04d2deb"/>#define <emphasis role="strong">CRYP_CR_KEYSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a359cd42efacc743ee2dedc39880f8a"/>#define <emphasis role="strong">CRYP_CR_FFLUSH</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga25df318843643ead955eca7609b28d73"/>#define <emphasis role="strong">CRYP_CR_CRYPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d87f1dbfad020facc86ee16d252e8b4"/>#define <emphasis role="strong">CRYP_SR_IFEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0660e3027e8beb744e899a8aa84a01e"/>#define <emphasis role="strong">CRYP_SR_IFNF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d771e3eecaee296480a963f6401fda8"/>#define <emphasis role="strong">CRYP_SR_OFNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga88d5c4f860a950322b174617da6d4c87"/>#define <emphasis role="strong">CRYP_SR_OFFU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadbb845ce0da21442b692233390fb9ec0"/>#define <emphasis role="strong">CRYP_SR_BUSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ec62fd5243301ec46f39704fa87d2b0"/>#define <emphasis role="strong">CRYP_DMACR_DIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a958dc3179d0b1af43041573182bf02"/>#define <emphasis role="strong">CRYP_DMACR_DOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga823629d5a10df713041ca2cbca436324"/>#define <emphasis role="strong">CRYP_IMSCR_INIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga04ca7302961b816f45a629b858794276"/>#define <emphasis role="strong">CRYP_IMSCR_OUTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga191ad1ada022ccbcb0cee1200eea8cf8"/>#define <emphasis role="strong">CRYP_RISR_OUTRIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga46c6f8f9f70420f0cd1d9df6d89d77d3"/>#define <emphasis role="strong">CRYP_RISR_INRIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab5760130c56f24263ac1a51b5db5598e"/>#define <emphasis role="strong">CRYP_MISR_INMIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabbfecc9bb7988213f9d72282c2bbebb0"/>#define <emphasis role="strong">CRYP_MISR_OUTMIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</link>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</link>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</link>&#160;&#160;&#160;((uint32_t)0x00380000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</link>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</link>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</link>&#160;&#160;&#160;((uint32_t)0xFFF00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f8b54f16f7e17b3da807b6dae1d649e"/>#define <emphasis role="strong">DCMI_CR_CAPTURE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga47bacab13c750dc0ecc9aaf935d1f435"/>#define <emphasis role="strong">DCMI_CR_CM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bb929e7d3b4ea62e80ba66c7bc5c216"/>#define <emphasis role="strong">DCMI_CR_CROP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd10a1f9c5a588f468e550bb56051b03"/>#define <emphasis role="strong">DCMI_CR_JPEG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga46851e2b6011a84ecdfc5218a855ad78"/>#define <emphasis role="strong">DCMI_CR_ESS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga00769f93cbcc2693c8fd42f0e8aa31ad"/>#define <emphasis role="strong">DCMI_CR_PCKPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac2042d3da2719b7c9c6708e0566e46c5"/>#define <emphasis role="strong">DCMI_CR_HSPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga497c7c4bf6fcc842ffc45eedc876ffdb"/>#define <emphasis role="strong">DCMI_CR_VSPOL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga13263970b396f75e00278ff7b78b313d"/>#define <emphasis role="strong">DCMI_CR_FCRC_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1658bed43e7d0c3579151498104d5747"/>#define <emphasis role="strong">DCMI_CR_FCRC_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9efa61252be662ff473d14156f09d32c"/>#define <emphasis role="strong">DCMI_CR_EDM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga884b51a3e5bf0d615944f46b1751a97c"/>#define <emphasis role="strong">DCMI_CR_EDM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga79e4190a772dc07958573a110106db69"/>#define <emphasis role="strong">DCMI_CR_CRE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fa2461ca2f0629c2ddd77fea94bbd06"/>#define <emphasis role="strong">DCMI_CR_ENABLE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafb10174e5a89c32d6413ecf77e6610a0"/>#define <emphasis role="strong">DCMI_SR_HSYNC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9608c2fdd5feb3c8c022545f8d7e6adf"/>#define <emphasis role="strong">DCMI_SR_VSYNC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga990aaedf052bc3b9ebd115f06aa43ab2"/>#define <emphasis role="strong">DCMI_SR_FNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga99308f49b63dd49db671a2a26d0d07fa"/>#define <emphasis role="strong">DCMI_RISR_FRAME_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga510c3f423fdddf8a41b6b69d55b6c66d"/>#define <emphasis role="strong">DCMI_RISR_OVF_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf03ca1f0e5e1a7868c07c8237d7e33a3"/>#define <emphasis role="strong">DCMI_RISR_ERR_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga08625c101d8419ca58cc7032f4a936ec"/>#define <emphasis role="strong">DCMI_RISR_VSYNC_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf06b386a61d97e046a7f0546478b91b8"/>#define <emphasis role="strong">DCMI_RISR_LINE_RIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga78d30c219bf7b5ebe0f8ee74cbdae61d"/>#define <emphasis role="strong">DCMI_IER_FRAME_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f313352a86f6b09726e63f89e161187"/>#define <emphasis role="strong">DCMI_IER_OVF_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacc9d64d6edc4e8ff9452db0065c12831"/>#define <emphasis role="strong">DCMI_IER_ERR_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad2f335c69d18e49ffb5314e85ac1f4fc"/>#define <emphasis role="strong">DCMI_IER_VSYNC_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a06c700c5e779551834862a2d14612e"/>#define <emphasis role="strong">DCMI_IER_LINE_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga73b7d7359389df61668089920ed5b28e"/>#define <emphasis role="strong">DCMI_MISR_FRAME_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaacaced5931c5790bdf6fc9ede4591496"/>#define <emphasis role="strong">DCMI_MISR_OVF_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga117dd3b10b1c7a03016fce867a6a8281"/>#define <emphasis role="strong">DCMI_MISR_ERR_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a02749de4576d3631cf35dbb4e4bf5c"/>#define <emphasis role="strong">DCMI_MISR_VSYNC_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga77aad6389ea95913c34b2ba3a14cfdca"/>#define <emphasis role="strong">DCMI_MISR_LINE_MIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ce2decf4166be0a5376ea2810403030"/>#define <emphasis role="strong">DCMI_ICR_FRAME_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0318fb46a8594834640d08a9ae06f79e"/>#define <emphasis role="strong">DCMI_ICR_OVF_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8da69cdd9d4f4c280279fa05fdf235bc"/>#define <emphasis role="strong">DCMI_ICR_ERR_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaedd101bdda4f13c30d7af5a85156a047"/>#define <emphasis role="strong">DCMI_ICR_VSYNC_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae64182a042ceb8275c54819458b1ca9c"/>#define <emphasis role="strong">DCMI_ICR_LINE_ISC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf353426d72702c7801416ba36d53dc6"/>#define <emphasis role="strong">DMA_SxCR_CHSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x0E000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga17d34dad5c7bdb97fdcadaebfed80d90"/>#define <emphasis role="strong">DMA_SxCR_CHSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafa59d7ef4d7e0895f18ca4ef1210edae"/>#define <emphasis role="strong">DMA_SxCR_CHSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae001e60d3fd84c18bb5e2f96b695af38"/>#define <emphasis role="strong">DMA_SxCR_CHSEL_2</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c1174bff38faf5d87b71521bce8f84f"/>#define <emphasis role="strong">DMA_SxCR_MBURST</emphasis>&#160;&#160;&#160;((uint32_t)0x01800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e3931a8f14ffe008b8717e1b3232fca"/>#define <emphasis role="strong">DMA_SxCR_MBURST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf28eac7212392083bbf1b3d475022b74"/>#define <emphasis role="strong">DMA_SxCR_MBURST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga502380abb155eb3b37a2ca9359e2da2e"/>#define <emphasis role="strong">DMA_SxCR_PBURST</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf0eee1ad1788868a194f95107057a16"/>#define <emphasis role="strong">DMA_SxCR_PBURST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga061207b2c654a0dd62e40187c9557eda"/>#define <emphasis role="strong">DMA_SxCR_PBURST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f597f58faf86d2b78ad931079f57305"/>#define <emphasis role="strong">DMA_SxCR_ACK</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadd36c677ee53f56dc408cd549e64cf7d"/>#define <emphasis role="strong">DMA_SxCR_CT</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga53a1cde736b2afc5a394a67849f0c497"/>#define <emphasis role="strong">DMA_SxCR_DBM</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga14c115d71a4e3b3c4da360108288154c"/>#define <emphasis role="strong">DMA_SxCR_PL</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga41b1b2f7bd6f0af932ff0fb7df9336b6"/>#define <emphasis role="strong">DMA_SxCR_PL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga81817adc8c0ee54dea0f67a1a9e8eb77"/>#define <emphasis role="strong">DMA_SxCR_PL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb929908d2e7fdef2136c20c93377c70"/>#define <emphasis role="strong">DMA_SxCR_PINCOS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae9a98cb706a722d726d8ec6e9fe4a773"/>#define <emphasis role="strong">DMA_SxCR_MSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga39adb60b3394b61366691b45b8c2b80f"/>#define <emphasis role="strong">DMA_SxCR_MSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5c2ef08ab52de52b4e1fd785f60e263"/>#define <emphasis role="strong">DMA_SxCR_MSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaea0808f979c27b7b68d79ad511e95ea0"/>#define <emphasis role="strong">DMA_SxCR_PSIZE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab05cf3e3f7c9edae5c70d59b3b75b14f"/>#define <emphasis role="strong">DMA_SxCR_PSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f376d0900380a3045cbeadd6a037302"/>#define <emphasis role="strong">DMA_SxCR_PSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga771a295832a584a3777ede523a691719"/>#define <emphasis role="strong">DMA_SxCR_MINC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga29c5d5c559dd14646fdc170e74f1f03b"/>#define <emphasis role="strong">DMA_SxCR_PINC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadc248dbc519cc580621cdadcdd8741fb"/>#define <emphasis role="strong">DMA_SxCR_CIRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga16bc78076551c42cbdc084e9d0006bd4"/>#define <emphasis role="strong">DMA_SxCR_DIR</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadca9547536f3d2f76577275964b4875e"/>#define <emphasis role="strong">DMA_SxCR_DIR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac52c8d6ecad03bfe531867fa7457f2ae"/>#define <emphasis role="strong">DMA_SxCR_DIR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga11f412d256043bec3e01ceef7f2099f2"/>#define <emphasis role="strong">DMA_SxCR_PFCTRL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7"/>#define <emphasis role="strong">DMA_SxCR_TCIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20"/>#define <emphasis role="strong">DMA_SxCR_HTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602"/>#define <emphasis role="strong">DMA_SxCR_TEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41"/>#define <emphasis role="strong">DMA_SxCR_DMEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e"/>#define <emphasis role="strong">DMA_SxCR_EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga62e0e1a1121885de705e618855ba83b0"/>#define <emphasis role="strong">DMA_SxNDT</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ae52f0e22e621d60861143ca6027852"/>#define <emphasis role="strong">DMA_SxNDT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c4223f0a871ccfee403988befa42d94"/>#define <emphasis role="strong">DMA_SxNDT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4766cc41262f7b530351ecc5939fc222"/>#define <emphasis role="strong">DMA_SxNDT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa43d96546fce4a436e4478a99ac0394"/>#define <emphasis role="strong">DMA_SxNDT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga81412c27b9d192be6c8c251b3a750e3c"/>#define <emphasis role="strong">DMA_SxNDT_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeff6beaa117fca4b6d1bbd87de34f674"/>#define <emphasis role="strong">DMA_SxNDT_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7533a77655a960f82d08edfd2f4bf7ee"/>#define <emphasis role="strong">DMA_SxNDT_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b2791b19fcf8586ffd28204bab2f2b4"/>#define <emphasis role="strong">DMA_SxNDT_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6d77fc0aa9e027fc906f70f8e6a4aca"/>#define <emphasis role="strong">DMA_SxNDT_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b4f096ed9b7f778e5b6beec36ca9698"/>#define <emphasis role="strong">DMA_SxNDT_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga64a0c2548db60b344bbbda72b53089ca"/>#define <emphasis role="strong">DMA_SxNDT_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e37fe0da3a0c2e6ac94f999c8455187"/>#define <emphasis role="strong">DMA_SxNDT_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa27c8ece8e904ef16ea45be9f7733103"/>#define <emphasis role="strong">DMA_SxNDT_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f320a375482fe097d3f1579925013bb"/>#define <emphasis role="strong">DMA_SxNDT_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8882d292259d683b075bf6c4e009b3ae"/>#define <emphasis role="strong">DMA_SxNDT_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga386a1a2048a470bed80654cd548dea65"/>#define <emphasis role="strong">DMA_SxNDT_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaba9ca2264bc381abe0f4183729ab1fb1"/>#define <emphasis role="strong">DMA_SxFCR_FEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56094479dc9b173b00ccfb199d8a2853"/>#define <emphasis role="strong">DMA_SxFCR_FS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaccf0cb1a99fb8265535b15fc6a428060"/>#define <emphasis role="strong">DMA_SxFCR_FS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b5dd8e40fe393762866522caa0ab842"/>#define <emphasis role="strong">DMA_SxFCR_FS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga51558a53d17a6deeed3937c15787361c"/>#define <emphasis role="strong">DMA_SxFCR_FS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga89406bb954742665691c0ac2f8d95ec9"/>#define <emphasis role="strong">DMA_SxFCR_DMDIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f"/>#define <emphasis role="strong">DMA_SxFCR_FTH</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8"/>#define <emphasis role="strong">DMA_SxFCR_FTH_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1"/>#define <emphasis role="strong">DMA_SxFCR_FTH_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44e5bf8adbb2646d325cba8d5dd670d8"/>#define <emphasis role="strong">DMA_LISR_TCIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa10c891ee2ec333b7f87eea5886d574f"/>#define <emphasis role="strong">DMA_LISR_HTIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dfaba3a5db7cdcbddf9ee5974b44c2f"/>#define <emphasis role="strong">DMA_LISR_TEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga01fd1397b41221f5bdf6f107cb92e196"/>#define <emphasis role="strong">DMA_LISR_DMEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5367443a1378eef82aed62ca22763952"/>#define <emphasis role="strong">DMA_LISR_FEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf21350cce8c4cb5d7c6fcf5edc930cf8"/>#define <emphasis role="strong">DMA_LISR_TCIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ca25185d14a1f0c208ec8ceadc787a6"/>#define <emphasis role="strong">DMA_LISR_HTIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga74d540802cadde42bdd6debae5d8ab89"/>#define <emphasis role="strong">DMA_LISR_TEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabc7edcd7404f0dcf19a724dfad22026a"/>#define <emphasis role="strong">DMA_LISR_DMEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga99c42b194213872753460ef9b7745213"/>#define <emphasis role="strong">DMA_LISR_FEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae02aec39ded937b3ce816d3df4520d9b"/>#define <emphasis role="strong">DMA_LISR_TCIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga04304a9f8891e325247c0aaa4c9fac72"/>#define <emphasis role="strong">DMA_LISR_HTIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cd826db0b9ea5544d1a93beb90f8972"/>#define <emphasis role="strong">DMA_LISR_TEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4903814bfc12dd6193416374fbddf8c"/>#define <emphasis role="strong">DMA_LISR_DMEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafbc4fecde60c09e12f10113a156bb922"/>#define <emphasis role="strong">DMA_LISR_FEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc3f7e52c0688bed4b71fa37666901d"/>#define <emphasis role="strong">DMA_LISR_TCIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6181727d13abbc46283ff22ce359e3b9"/>#define <emphasis role="strong">DMA_LISR_HTIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad43cdafa5acfcd683b7a2ee8976dd8ba"/>#define <emphasis role="strong">DMA_LISR_TEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga72de97ebc9d063dceb38bada91c44878"/>#define <emphasis role="strong">DMA_LISR_DMEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga79bcc3f8e773206a66aba95c6f889d6f"/>#define <emphasis role="strong">DMA_LISR_FEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad20a0a5e103def436d4e329fc0888482"/>#define <emphasis role="strong">DMA_HISR_TCIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf535d1a3209d2e2e0e616e2d7501525d"/>#define <emphasis role="strong">DMA_HISR_HTIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga960f094539b5afc7f9d5e45b7909afe6"/>#define <emphasis role="strong">DMA_HISR_TEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bb23848f8a022a47ab4abd5aa9b7d39"/>#define <emphasis role="strong">DMA_HISR_DMEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadea53385fca360f16c4474db1cf18bc1"/>#define <emphasis role="strong">DMA_HISR_FEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad29468aa609150e241d9ae62c477cf45"/>#define <emphasis role="strong">DMA_HISR_TCIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d39c14138e9ff216c203b288137144b"/>#define <emphasis role="strong">DMA_HISR_HTIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a7ec01955fb504a5aa4f9f16a9ac52c"/>#define <emphasis role="strong">DMA_HISR_TEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7b58e7ba316d3fc296f4433b3e62c38"/>#define <emphasis role="strong">DMA_HISR_DMEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafb297f94bde8d1aea580683d466ca8ca"/>#define <emphasis role="strong">DMA_HISR_FEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga64f15eaf1dd30450d1d35ee517507321"/>#define <emphasis role="strong">DMA_HISR_TCIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8617bf8160d1027879ffd354e04908d9"/>#define <emphasis role="strong">DMA_HISR_HTIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf16fb0e5d87f704c89824f961bfb7637"/>#define <emphasis role="strong">DMA_HISR_TEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac5ee964eee9c88fa28d32ce3ea6478f2"/>#define <emphasis role="strong">DMA_HISR_DMEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d62494b31bb830433ddd683f4872519"/>#define <emphasis role="strong">DMA_HISR_FEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafcce25c245499f9e62cb757e1871d973"/>#define <emphasis role="strong">DMA_HISR_TCIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadba8d24329c676d70560eda0b8c1e5b0"/>#define <emphasis role="strong">DMA_HISR_HTIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9005d4b958193fbd701c879eede467c1"/>#define <emphasis role="strong">DMA_HISR_TEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf716f1bc12ea70f49802d84fb77646e8"/>#define <emphasis role="strong">DMA_HISR_DMEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacab90057201b1da9774308ff3fb6cfa1"/>#define <emphasis role="strong">DMA_HISR_FEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5210736d34dc24eb9507975921233137"/>#define <emphasis role="strong">DMA_LIFCR_CTCIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ed3ab4e5d7975f985eb25dc65f99be3"/>#define <emphasis role="strong">DMA_LIFCR_CHTIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a51c601387d1ae49333d5ace8ae86ee"/>#define <emphasis role="strong">DMA_LIFCR_CTEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabea10cdf2d3b0773b4e6b7fc9422f361"/>#define <emphasis role="strong">DMA_LIFCR_CDMEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9432964145dc55af9186aea425e9963"/>#define <emphasis role="strong">DMA_LIFCR_CFEIF3</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga52d6df2b5ab2b43da273a702fe139b59"/>#define <emphasis role="strong">DMA_LIFCR_CTCIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae19254e8ad726a73c6edc01bc7cf2cfa"/>#define <emphasis role="strong">DMA_LIFCR_CHTIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9d761752657a3d268da5434a04c6c6a"/>#define <emphasis role="strong">DMA_LIFCR_CTEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7680fc5f5e6c0032044f1d8ab7766de8"/>#define <emphasis role="strong">DMA_LIFCR_CDMEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0f58173c721a4cee3f3885b352fa2a3"/>#define <emphasis role="strong">DMA_LIFCR_CFEIF2</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7494c54901b8f5bcb4894d20b8cfafed"/>#define <emphasis role="strong">DMA_LIFCR_CTCIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad2f38b0c141a9afb3943276dacdcb969"/>#define <emphasis role="strong">DMA_LIFCR_CHTIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6d8adf52567aee2969492db65d448d4"/>#define <emphasis role="strong">DMA_LIFCR_CTEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a5aea54a390886f7de82e87e6dfc936"/>#define <emphasis role="strong">DMA_LIFCR_CDMEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga96cea0049553ab806bbc956f52528c37"/>#define <emphasis role="strong">DMA_LIFCR_CFEIF1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7a0b2cc41c63504195714614e59dc8e"/>#define <emphasis role="strong">DMA_LIFCR_CTCIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44f83ba08feb98240a553403d977b8d1"/>#define <emphasis role="strong">DMA_LIFCR_CHTIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5824a64683ce2039260c952d989bf420"/>#define <emphasis role="strong">DMA_LIFCR_CTEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafe80a122bf0537e8c95877ccf2b7b6d9"/>#define <emphasis role="strong">DMA_LIFCR_CDMEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf6b8892189f3779f7fecf529ed87c74"/>#define <emphasis role="strong">DMA_LIFCR_CFEIF0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf8056629f4948fb236b4339e213cc69"/>#define <emphasis role="strong">DMA_HIFCR_CTCIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga95e9989cbd70b18d833bb4cfcb8afce9"/>#define <emphasis role="strong">DMA_HIFCR_CHTIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84ab215e0b217547745beefb65dfefdf"/>#define <emphasis role="strong">DMA_HIFCR_CTEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad70bf852fd8c24d79fcc104c950a589f"/>#define <emphasis role="strong">DMA_HIFCR_CDMEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga50332abe2e7b5a4f9cffd65d9a29382a"/>#define <emphasis role="strong">DMA_HIFCR_CFEIF7</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacd88be16962491e41e586f5109014bc6"/>#define <emphasis role="strong">DMA_HIFCR_CTCIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaed7cbbbc0602d00e101e3f57aa3b696a"/>#define <emphasis role="strong">DMA_HIFCR_CHTIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga69e01e2f6a5cd1c800321e4121f8e788"/>#define <emphasis role="strong">DMA_HIFCR_CTEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f73fa93a4e01fbf279e920eca139807"/>#define <emphasis role="strong">DMA_HIFCR_CDMEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga39a0a7f42498f71dedae8140483b7ced"/>#define <emphasis role="strong">DMA_HIFCR_CFEIF6</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa55d19705147a6ee16effe9ec1012a72"/>#define <emphasis role="strong">DMA_HIFCR_CTCIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cef7eeccd11737c1ebf5735284046cc"/>#define <emphasis role="strong">DMA_HIFCR_CHTIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33394fe20a3567c8baaeb15ad9aab586"/>#define <emphasis role="strong">DMA_HIFCR_CTEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga15b404d9e1601cf3627cbf0163b50221"/>#define <emphasis role="strong">DMA_HIFCR_CDMEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a4e90af967fa0a76c842384264e0e52"/>#define <emphasis role="strong">DMA_HIFCR_CFEIF5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga42e529507a40f0dc4c16da7cc6d659db"/>#define <emphasis role="strong">DMA_HIFCR_CTCIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8f0afa9a6526f7f4413766417a56be8"/>#define <emphasis role="strong">DMA_HIFCR_CHTIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"/>#define <emphasis role="strong">DMA_HIFCR_CTEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d70d58a4423ac8973c30ddbc7404b44"/>#define <emphasis role="strong">DMA_HIFCR_CDMEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e5ea118900178d4fa2d19656c1b48ff"/>#define <emphasis role="strong">DMA_HIFCR_CFEIF4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaef5e44cbb084160a6004ca9951ec7318"/>#define <emphasis role="strong">FLASH_ACR_LATENCY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga936324709ea40109331b76849da2c8b2"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_0WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaec66af244e6afb5bbf9816d7c76e1621"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_1WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9b09ca8db6df455d0b8f810f8521257"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_2WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_3WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad3594f2a9e12213efe75cd7df646e1ad"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_4WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_5WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000005)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3019ff197b4fd698e9625c9abb67f4be"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_6WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa164c6e6fdfcae274a84dc87ca87b95e"/>#define <emphasis role="strong">FLASH_ACR_LATENCY_7WS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0"/>#define <emphasis role="strong">FLASH_ACR_PRFTEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711"/>#define <emphasis role="strong">FLASH_ACR_ICEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896"/>#define <emphasis role="strong">FLASH_ACR_DCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga923ff88475799eea9285f77f5383ced5"/>#define <emphasis role="strong">FLASH_ACR_ICRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac53d7c85551a9829014d6027d67ce6c7"/>#define <emphasis role="strong">FLASH_ACR_DCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga277876cbec14426a7a70ed6b3ead6d49"/>#define <emphasis role="strong">FLASH_ACR_BYTE0_ADDRESS</emphasis>&#160;&#160;&#160;((uint32_t)0x40023C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac7c5712edb158a725d8647c6af19544e"/>#define <emphasis role="strong">FLASH_ACR_BYTE2_ADDRESS</emphasis>&#160;&#160;&#160;((uint32_t)0x40023C03)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae1301c6b487cfefa247c54a576a0c12b"/>#define <emphasis role="strong">FLASH_SR_EOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab779aa8b88258e15c183041744a846ff"/>#define <emphasis role="strong">FLASH_SR_SOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabf6f52f59b01530928d747cf32bd4d01"/>#define <emphasis role="strong">FLASH_SR_WRPERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac98c2458e114e7f419f3222673878ce0"/>#define <emphasis role="strong">FLASH_SR_PGAERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fd2704724528be959f82089f67e3869"/>#define <emphasis role="strong">FLASH_SR_PGPERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d76ad3629a288bee0136b8b34f274f4"/>#define <emphasis role="strong">FLASH_SR_PGSERR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b86181a96fd2f1cc3828e9d8d83d368"/>#define <emphasis role="strong">FLASH_SR_BSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga47754b39bd7a7c79c251d6376f97f661"/>#define <emphasis role="strong">FLASH_CR_PG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0e561d67b381c4bd8714cd6a9c15f56"/>#define <emphasis role="strong">FLASH_CR_SER</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a"/>#define <emphasis role="strong">FLASH_CR_MER</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9937f2386c7127f9855f68e2ec121448"/>#define <emphasis role="strong">FLASH_CR_SNB_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa70c4abfe231ffeab3f34a97c171427b"/>#define <emphasis role="strong">FLASH_CR_SNB_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga23c44361d3aaf062fc6b288b1d44b988"/>#define <emphasis role="strong">FLASH_CR_SNB_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga417708b5b7aabfe219fb671f2955af31"/>#define <emphasis role="strong">FLASH_CR_SNB_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaadbc673f47f1ed33ca4144e9eee91ad6"/>#define <emphasis role="strong">FLASH_CR_PSIZE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga196dca8b265486bf05782e6bbe81d854"/>#define <emphasis role="strong">FLASH_CR_PSIZE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafe4dd28134f93f52b1d4ec5b36a99864"/>#define <emphasis role="strong">FLASH_CR_STRT</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e69856f654ec430a42791a34799db0"/>#define <emphasis role="strong">FLASH_CR_EOPIE</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab25f1fa4127fa015361b61a6f3180784"/>#define <emphasis role="strong">FLASH_CR_LOCK</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c1da080e341fca41ce7f7d661cc4904"/>#define <emphasis role="strong">FLASH_OPTCR_OPTLOCK</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0858d561d4790c86b64a60204a09a3b5"/>#define <emphasis role="strong">FLASH_OPTCR_OPTSTRT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf842eaac29efd86925c9431a8eb99b27"/>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2971824f63351f09ad3db521d6a5b212"/>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga62cadc42caa03753ab8733da2b957ead"/>#define <emphasis role="strong">FLASH_OPTCR_BOR_LEV</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf38cbe85e3a2c30dbe6ccb3b3e636504"/>#define <emphasis role="strong">FLASH_OPTCR_WDG_SW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga12b1ec98e521815433b3eec1e4136fd2"/>#define <emphasis role="strong">FLASH_OPTCR_nRST_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga82102d640fe1d3e6e9f9c6a3e0adb56f"/>#define <emphasis role="strong">FLASH_OPTCR_nRST_STDBY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd79ca0fb8dd121074f40b83b2313d12"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga935fe4b6ea955b3dc26110f19e894e60"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga02ba844244e374fe8105a7cad59ad523"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga844d4d62b7de476c90dd5f971f5e9041"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga73bffe5ebb8d12020ebf3f2875f4a709"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67fef54b7b6c44afcc50e4f20ba461fd"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga18946cdea0f463f1e5386f42986f7e67"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad00a8584a84d18d76e147e4873740b4d"/>#define <emphasis role="strong">FLASH_OPTCR_RDP_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga823e5c42b89e152a8394c3fa6c8811ca"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d0ef7c876b297706a26dda017441f9c"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga96c5b96918f1871febfb31a026028522"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabb0fa51cc0e95dcc79b74f451898f634"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad936542dd4c587babd790e92783d90fb"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae20268ac71dad90ee983642bb328e8ca"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga947616eac2be3f26ae1a3d748e70cac8"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4d248e42a97e1c852cbea42b25598e1"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadb38a3c5a67d67160a33d1762ed0f51f"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_8</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e186dbacd1587760b167b9ae4166c5c"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_9</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f22bae03f31d60f0c6aded7cd29ead"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_10</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac11ce7f6df6922142fc54fb8d376e239"/>#define <emphasis role="strong">FLASH_OPTCR_nWRP_11</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</link>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</link>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</link>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</link>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</link>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</link>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</link>&#160;&#160;&#160;((uint32_t)0x00001E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</link>&#160;&#160;&#160;((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</link>&#160;&#160;&#160;((uint32_t)0x000E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</link>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</link>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</link>&#160;&#160;&#160;((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</link>&#160;&#160;&#160;((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</link>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</link>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</link>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</link>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b64d47643f8d3c08c2be0722ff23b93"/>#define <emphasis role="strong">GPIO_MODER_MODER0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9547fc54057db093f9ee4b846fcc4723"/>#define <emphasis role="strong">GPIO_MODER_MODER0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e77a3bc750fe2ea8e06da301c65d6ef"/>#define <emphasis role="strong">GPIO_MODER_MODER0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e0597b084c911728ee92b5fc4a2ae5a"/>#define <emphasis role="strong">GPIO_MODER_MODER1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d85123ad7c77e052b542f2df47a1371"/>#define <emphasis role="strong">GPIO_MODER_MODER1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9f16759689b9ac61d9c68842ac49746"/>#define <emphasis role="strong">GPIO_MODER_MODER1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga06865341707bb4dd9671ce464d99ab2c"/>#define <emphasis role="strong">GPIO_MODER_MODER2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga06e9f9713b7a822784cd2c0fa79dcff0"/>#define <emphasis role="strong">GPIO_MODER_MODER2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga97f7959265384b2621288c8340990665"/>#define <emphasis role="strong">GPIO_MODER_MODER2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae06c9d07a091fb64ab53d0c899a9dda5"/>#define <emphasis role="strong">GPIO_MODER_MODER3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4aeeac804c07e25aeff31bebf3a639f6"/>#define <emphasis role="strong">GPIO_MODER_MODER3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafc09e4958f306ddcb6107942504b45e0"/>#define <emphasis role="strong">GPIO_MODER_MODER3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga52cf9361d90c863c107cdeb859bd8b41"/>#define <emphasis role="strong">GPIO_MODER_MODER4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67276f1aa615d1af388fef7232483795"/>#define <emphasis role="strong">GPIO_MODER_MODER4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5203150980865199911d58af22f49567"/>#define <emphasis role="strong">GPIO_MODER_MODER4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae94ab55c126ff24572bbff0da5a3f360"/>#define <emphasis role="strong">GPIO_MODER_MODER5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga62665be9bddb711eedf99c85e37bb5ad"/>#define <emphasis role="strong">GPIO_MODER_MODER5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5096355e22b25bd4e6324399d5764630"/>#define <emphasis role="strong">GPIO_MODER_MODER5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga97a85a1bb88cf8f730e0de38cb664282"/>#define <emphasis role="strong">GPIO_MODER_MODER6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf45f41af21a000ab66da5b99b998deb3"/>#define <emphasis role="strong">GPIO_MODER_MODER6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga41dfd1f39fe849fe3707ebf2ac0d8371"/>#define <emphasis role="strong">GPIO_MODER_MODER6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga22dc08ecc39bceba020d8e5949b658e0"/>#define <emphasis role="strong">GPIO_MODER_MODER7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga585ab6cb29e3763ab8c1e997c55f2b43"/>#define <emphasis role="strong">GPIO_MODER_MODER7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b5cca014fc55f64cdbbb42ea0515e05"/>#define <emphasis role="strong">GPIO_MODER_MODER7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac41f2174ef4444c685ea92da1258c678"/>#define <emphasis role="strong">GPIO_MODER_MODER8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cdb8e55aa223af568ae12d316a22f8d"/>#define <emphasis role="strong">GPIO_MODER_MODER8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0729411ccd74a91cdd0f23adada25782"/>#define <emphasis role="strong">GPIO_MODER_MODER8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d4ed9018bf72565bab1d08c476fed20"/>#define <emphasis role="strong">GPIO_MODER_MODER9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaea7c7ec787b1ee1ae7e0b4da216eb418"/>#define <emphasis role="strong">GPIO_MODER_MODER9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5cd33689071b7af70ece64a371645df"/>#define <emphasis role="strong">GPIO_MODER_MODER9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaacbdb241d7bebde85d7d0b42c2f35563"/>#define <emphasis role="strong">GPIO_MODER_MODER10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f4d2b18e57e7b2f600e4f5d9b17bd95"/>#define <emphasis role="strong">GPIO_MODER_MODER10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dcae08e0f7afc002658a4ef4a764dc4"/>#define <emphasis role="strong">GPIO_MODER_MODER10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18bc295f7195fc050221287c4564474"/>#define <emphasis role="strong">GPIO_MODER_MODER11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4082cd576f50cd2687e45557b70d458"/>#define <emphasis role="strong">GPIO_MODER_MODER11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b2f611ae75f3441bad03866550f6263"/>#define <emphasis role="strong">GPIO_MODER_MODER11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga63101c5c410b55b668ec190422dc3597"/>#define <emphasis role="strong">GPIO_MODER_MODER12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa89cd8ed328ed0116cbf51810fcd8788"/>#define <emphasis role="strong">GPIO_MODER_MODER12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga74f91bdd676e477e4c19d30d3ea5c4c8"/>#define <emphasis role="strong">GPIO_MODER_MODER12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga353af246bef5dca5aadfe6fe3fd695c3"/>#define <emphasis role="strong">GPIO_MODER_MODER13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabc01e2e6cf45e8ec27d3a66ff36c2cfa"/>#define <emphasis role="strong">GPIO_MODER_MODER13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga71a30088f5475ae8774404ae7d41872e"/>#define <emphasis role="strong">GPIO_MODER_MODER13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga18a722f9682045c1d2460fedf32b02b1"/>#define <emphasis role="strong">GPIO_MODER_MODER14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad295063c22bd981239bc1b26f2e7f9c0"/>#define <emphasis role="strong">GPIO_MODER_MODER14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ff3a914796db9625d86996b6f6f5288"/>#define <emphasis role="strong">GPIO_MODER_MODER14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaefc40e6fae78c1c5c857346793f9d4c8"/>#define <emphasis role="strong">GPIO_MODER_MODER15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c4b7f270eb99d851b84b9917fe49564"/>#define <emphasis role="strong">GPIO_MODER_MODER15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9297c041f5f74aec73e6f4dd89ad819c"/>#define <emphasis role="strong">GPIO_MODER_MODER15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2f02eab04f88423789f532370680305"/>#define <emphasis role="strong">GPIO_OTYPER_OT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a842ad8f83c21f019f2e1e08f104a7f"/>#define <emphasis role="strong">GPIO_OTYPER_OT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d3a246b6320fc51b39123249e1e6817"/>#define <emphasis role="strong">GPIO_OTYPER_OT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaef881bb4fa6b2dd9cecd4ee1385b6361"/>#define <emphasis role="strong">GPIO_OTYPER_OT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c3cc7a0b2c9b99212879cc8d7455258"/>#define <emphasis role="strong">GPIO_OTYPER_OT_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa0dd76857b25ae35a785cee97c8403d"/>#define <emphasis role="strong">GPIO_OTYPER_OT_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1dbea639fd4ffe59a706a11fb1ee104b"/>#define <emphasis role="strong">GPIO_OTYPER_OT_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaacead96dc3377342af4aa18adf6453e"/>#define <emphasis role="strong">GPIO_OTYPER_OT_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a1f64fdf2ab84c634c0fa8cb060a65f"/>#define <emphasis role="strong">GPIO_OTYPER_OT_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5c7deea3d764bb3999578030e3158aa"/>#define <emphasis role="strong">GPIO_OTYPER_OT_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadc1ef9cbe4226f9616c64bb641b44b3b"/>#define <emphasis role="strong">GPIO_OTYPER_OT_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd4fc33a12439fdf4ada19c04227dea7"/>#define <emphasis role="strong">GPIO_OTYPER_OT_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga24e978fcc3d4e87bed919511e1226f0c"/>#define <emphasis role="strong">GPIO_OTYPER_OT_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c5d7751cfdfaf58782f01692d8c88e8"/>#define <emphasis role="strong">GPIO_OTYPER_OT_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c26938a0e8c03d90a966fc33f186e50"/>#define <emphasis role="strong">GPIO_OTYPER_OT_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga51f153263d58a45fc2ef0734fc3f73eb"/>#define <emphasis role="strong">GPIO_OTYPER_OT_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga86a137cc8e566a0da86e2fd4778938a6"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga95ff622f2b5941ce7202fe97a6e8c730"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a8e561180cdfcb7440a017d2aa10f59"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aca2c7cf73dd7a08fee8ae9a675c1d5"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dd10c0d3419e2d2fda1af77fbc28156"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ebe740312db53a7d49ff7f78436bcb6"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f3dd6eabaf2dee10a45718bf9214bff"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga285b9f4328a29f624945f8fc57daab0e"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb41ac1ecdc620a7888e9714f36611c2"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bd77104c298e2cc79608954ed8a81e6"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga86ad8f39a6399526c2a06f5e481b7edd"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cbbc6c634d9f64d2959bfce25e475e3"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae993f7764c1e10e2f5022cba2a081f97"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e6579b81f162ca8d4b8ee6690b258e9"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56650b0113cbb5ed50903e684abfdabc"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6e84a83dd64be450a33a67c9ba44add"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ee63c65224da433a0f588bdd579c88d"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9feeadb829cbfbcc7f5ff5aa614e35de"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa153220faa507b53170bd49dcffcfc76"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga314fae4f204824abf26545482246eb46"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad5502c629c3894c58a5e3e5e4398f92b"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga187b9c0a07272ef24ff4e579c2c724a9"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa351c9cc66134dd2077fe4936e10068e"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5824b9a56d3ab570c90c02e959f8e8a3"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga57fdec64829712f410b7099168d03335"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga00e257135823303b40c2dfe2054c72e6"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab026b036652fcab5dbec7fcccd8ec117"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2974e9de8b939e683976d3244f946c5"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga922dc2241064ba91a32163b52dc979a1"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8958bf41efda58bc0c216496c3523a95"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f368a4fe9f84a2a1f75127cd92de706"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad24e2db3605c0510221a5d6cc18de45d"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac0b5fe166b79464e9419092b50a216e8"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f6fbff92ca95c7b4b49b773993af08f"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7413457e1249fedd60208f6d1fe66fec"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad5a0177db55f86818a42240bf188c0bc"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac9928dcdc592ee959941c97aed702a99"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga68d9034e325bf95773f70a9cc94598af"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga225f0a354cd3c2391ed922b08dbc0cae"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga09d3845b5e708a7636cddf01c5a30468"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga93ce0e08aefefa639657d0ca1a169557"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fee18398176eeceef1a6a0229d81029"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae956b8918d07e914a3f9861de501623f"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafcec6386ada8c016b4696b853a6d1ff1"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae8fb23e47faf2dd2b69a22e36c4ea56d"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b405fe1beed00abecfb3d83b9f94b65"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga782862d03460b05a56d3287c971aabc8"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga929ae0a4ff8f30c45042715a73ab1ad7"/>#define <emphasis role="strong">GPIO_OSPEEDER_OSPEEDR15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga04d9e85c6ccb1c915142139b2fd40277"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga90ce7d30e6ae0b2faca4a6861ecc4cc6"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafce37884b3fefd13f415d3d0e86cba54"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR0_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fc992293f3aea2c0bfb5a04524a0f29"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf102b1b4f826fdc1febfeaf42a7d8a7f"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33e13010f729b9a9555c1af45ee42bf7"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga719f6a7905af1965aeb1d22053819ea4"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae53f1f88362bc9d12367842b2c41ac5f"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad00c76742cc343b8be0aef2b7a552b21"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaae9d69d2db60b442144cc0f7427455d"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bd409075d0271cfcf5f2a382f55af83"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga46b83340a77ca8575458294e095a1b3e"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaa42ab206386a753e8d57b76761d787"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7c19b72c8d4ebff81d9e7a6bb292d9e"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga184f05795320c61aac7d5f99875aaaf3"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga407f836cfe9440c0a9346bae50593324"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e969eee59eb13d03cecb10296f3cba3"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR5_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga867aff49673e9c790a7c07ffc94c9426"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6</emphasis>&#160;&#160;&#160;((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa74c5941b0d588bfd8334c97dd16871e"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84fe57689233ae16b9b38b3db0f8b31b"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR6_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa747a73c564fc74b1b7cf597b4df2e2f"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b75312f187bed2ef764a0f244b8cd1b"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga284ea60cb769d74a000af43ddebfdbeb"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR7_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c9d14950ed3985ab81c13047ac0df81"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga76b3b97a4a27a8bb2e942c0f95f7af31"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab9963e91e82f1059ec170793cbf32986"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR8_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga35b41b7cab641de2538e1e1d21562bc8"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga45a4501a9b4ff20e5404a97031e02537"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaef8b9bad1bc1bb219f6b51bb12c48e67"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR9_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac3ea3497ce2e90ac0e709e7a99088b09"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67fd34cdbc389ee49f5a9bf1271d7dd9"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga08ac8e25da27d1b6c97647fd18b3a335"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR10_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa93fd3e658c07a9daf9c8016fb4cf46"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11</emphasis>&#160;&#160;&#160;((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga18b3ea6ccb52b072cb19d6677b610831"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga78a3508e309b9acfa99c3a4301dfb0d8"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR11_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ae4262e6f46de65ce93149a20e0d006"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12</emphasis>&#160;&#160;&#160;((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a0cd6d85037a7ae0d19806a7dc428a0"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga460b8f9029d8703782110e118fd6ccdb"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR12_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa63ee70f61bc9df40d9b38af69f93a7e"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13</emphasis>&#160;&#160;&#160;((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae29eccc9daf15c787ebfc26af3fb3194"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13_0</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga80eddbf0106ccf71413851269315125d"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR13_1</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga62f533a38f324be7e3e68f5c0f2b3570"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad8521ddc4fa71b57540b61ec7803e77f"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac5bcc6307af9a6e5f578dfcb4fda49b3"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR14_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac266bda493b96f1200bc0f7ae05a7475"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b6f6a720852e3791433148aab8b722c"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d827196cbbdebdf82554c8c04a1db6f"/>#define <emphasis role="strong">GPIO_PUPDR_PUPDR15_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726"/>#define <emphasis role="strong">GPIO_IDR_IDR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110"/>#define <emphasis role="strong">GPIO_IDR_IDR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f"/>#define <emphasis role="strong">GPIO_IDR_IDR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa"/>#define <emphasis role="strong">GPIO_IDR_IDR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7"/>#define <emphasis role="strong">GPIO_IDR_IDR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166"/>#define <emphasis role="strong">GPIO_IDR_IDR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b"/>#define <emphasis role="strong">GPIO_IDR_IDR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6"/>#define <emphasis role="strong">GPIO_IDR_IDR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1"/>#define <emphasis role="strong">GPIO_IDR_IDR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d"/>#define <emphasis role="strong">GPIO_IDR_IDR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5"/>#define <emphasis role="strong">GPIO_IDR_IDR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c"/>#define <emphasis role="strong">GPIO_IDR_IDR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645"/>#define <emphasis role="strong">GPIO_IDR_IDR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05"/>#define <emphasis role="strong">GPIO_IDR_IDR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb"/>#define <emphasis role="strong">GPIO_IDR_IDR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4"/>#define <emphasis role="strong">GPIO_IDR_IDR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5485fbd720ed7ddb22eb3ec11245efbc"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_0</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_0</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf13669e5ac3f49834766cd99be03a0d7"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_1</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_1</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad3936b414ffd9d8a7a546ecf5bee71c3"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_2</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_2</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaba6136975598a69ca053a924534829f2"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_3</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_3</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab4b22966bfccc5de30156b87a60db42a"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_4</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_4</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga503034ab19d01c3c5535208dbdaa5160"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_5</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_5</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b972f5d1e519823d58098533346aa2"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_6</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_6</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1360495ee0a8ee3f1a6e858744b76693"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_7</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_7</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0999b31939326c4558ff7383fb1d45c3"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_8</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_8</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga86496faba77364680e3abb58b99636b3"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_9</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_9</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f82a10903250be4e628771b0276761"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_10</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_10</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b3d81079aa482c4670efbe56da9c827"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_11</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_11</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf53e6338143d8457b3db5c6846349910"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_12</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_12</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5afdc7a368dcf575096f85deaea5ef01"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_13</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_13</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ecbcd9d656d45bb5de5da1506ed1234"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_14</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_14</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga63220a77d16ca7e1475c67cfdf1ad8fd"/>#define <emphasis role="strong">GPIO_OTYPER_IDR_15</emphasis>&#160;&#160;&#160;GPIO_IDR_IDR_15</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6"/>#define <emphasis role="strong">GPIO_ODR_ODR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2"/>#define <emphasis role="strong">GPIO_ODR_ODR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019"/>#define <emphasis role="strong">GPIO_ODR_ODR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a"/>#define <emphasis role="strong">GPIO_ODR_ODR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2"/>#define <emphasis role="strong">GPIO_ODR_ODR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db"/>#define <emphasis role="strong">GPIO_ODR_ODR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838"/>#define <emphasis role="strong">GPIO_ODR_ODR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679"/>#define <emphasis role="strong">GPIO_ODR_ODR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2"/>#define <emphasis role="strong">GPIO_ODR_ODR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188"/>#define <emphasis role="strong">GPIO_ODR_ODR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187"/>#define <emphasis role="strong">GPIO_ODR_ODR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c"/>#define <emphasis role="strong">GPIO_ODR_ODR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992"/>#define <emphasis role="strong">GPIO_ODR_ODR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23"/>#define <emphasis role="strong">GPIO_ODR_ODR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07"/>#define <emphasis role="strong">GPIO_ODR_ODR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc"/>#define <emphasis role="strong">GPIO_ODR_ODR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga29dbb08cef82cec8fac9a0044f80d31b"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_0</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_0</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga94b10e532cafe20fe2c2e7afa91150b3"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_1</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_1</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0d55284e587dfd6357e124fc8ab4014"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_2</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_2</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga00f7272497c2d79c2651812c716f5f00"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_3</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_3</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d1b9031a6c8ae6e1c1b7f8affb5689e"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_4</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_4</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cd860ae29854fe80c9e410e7e6cc957"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_5</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_5</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b2cd9cf5cae35759f2b38cc0020a06"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_6</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_6</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a6427032856cd00e7a0b87279cf8e85"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_7</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_7</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f30b73464b5d452c0217349b5294fe2"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_8</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_8</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga20b3f0dd86d1dd8edbe20c09412e2297"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_9</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_9</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf471b28dec1fdf0916e7beaa87d902a4"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_10</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_10</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ac73a7dd714babf1ab5894b4460dacc"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_11</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_11</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaabcfc202ec3ee578aee32375a092a23d"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_12</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_12</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4f9a8a4dcf381e58a0ab84c3744d063"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_13</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_13</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga38b35b661a670ae2afd11258398b7fb1"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_14</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_14</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga267734cd2559e9cbf5c4041720e16d1e"/>#define <emphasis role="strong">GPIO_OTYPER_ODR_15</emphasis>&#160;&#160;&#160;GPIO_ODR_ODR_15</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b69748fd2f5e2890e784bc0970b31d5"/>#define <emphasis role="strong">GPIO_BSRR_BS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa887cd170c757a2954ae8384908d030a"/>#define <emphasis role="strong">GPIO_BSRR_BS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa59c6fcfc63587ebe3cbf640cc74776a"/>#define <emphasis role="strong">GPIO_BSRR_BS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac41aaeaf32b8837f8f6e29e09ed92152"/>#define <emphasis role="strong">GPIO_BSRR_BS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga002773af2697ddca1bac26831cfbf231"/>#define <emphasis role="strong">GPIO_BSRR_BS_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9f2671eae81f28d0054b62ca5e2f763"/>#define <emphasis role="strong">GPIO_BSRR_BS_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dab92d27518649b3807aa4c8ef376b6"/>#define <emphasis role="strong">GPIO_BSRR_BS_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4945b022950bdb9570e744279a0dd6"/>#define <emphasis role="strong">GPIO_BSRR_BS_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga648026b2f11d992bb0e3383644be4eb9"/>#define <emphasis role="strong">GPIO_BSRR_BS_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9db2ccea6361f65c6bf156aa57cd4b88"/>#define <emphasis role="strong">GPIO_BSRR_BS_9</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa58e335b962fc81af70d19dbd09d9137"/>#define <emphasis role="strong">GPIO_BSRR_BS_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5744153a68c73330e2ebe9a9a0ef8036"/>#define <emphasis role="strong">GPIO_BSRR_BS_11</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga78652a72a05249db1d343735d1764208"/>#define <emphasis role="strong">GPIO_BSRR_BS_12</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6367e64393bc954efa6fdce80e94f1be"/>#define <emphasis role="strong">GPIO_BSRR_BS_13</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8c5c56ab4bc16dd7341203c73899e41"/>#define <emphasis role="strong">GPIO_BSRR_BS_14</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga66c0c77c304415bdccf47a0f08b58e4d"/>#define <emphasis role="strong">GPIO_BSRR_BS_15</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga831554de814ae2941c7f527ed6b0a742"/>#define <emphasis role="strong">GPIO_BSRR_BR_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6cf488fcb38fc660f7e3d1820a12ae07"/>#define <emphasis role="strong">GPIO_BSRR_BR_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fe0f9386b50b899fdf1f9008c54f893"/>#define <emphasis role="strong">GPIO_BSRR_BR_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b377f0c5f564fb39480afe43ee8796"/>#define <emphasis role="strong">GPIO_BSRR_BR_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab723c0327da5fb41fe366416b7d61d88"/>#define <emphasis role="strong">GPIO_BSRR_BR_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d6d8644953029e183eda4404fe9bd27"/>#define <emphasis role="strong">GPIO_BSRR_BR_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga59e4a03667e8a750fd2e775edc44ecbe"/>#define <emphasis role="strong">GPIO_BSRR_BR_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafca85d377fe820e5099d870342d634a8"/>#define <emphasis role="strong">GPIO_BSRR_BR_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab02c6e6e879085fd8912facf86d822cd"/>#define <emphasis role="strong">GPIO_BSRR_BR_8</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga47ff03b3d52a7f40ae15cc167b34cc58"/>#define <emphasis role="strong">GPIO_BSRR_BR_9</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c14a1c84cc91ff1d21b6802cda7d7ef"/>#define <emphasis role="strong">GPIO_BSRR_BR_10</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga498185a76dcc2305113c5d168c2844d9"/>#define <emphasis role="strong">GPIO_BSRR_BR_11</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga222460b26eaba7d333bb4d4ae9426aff"/>#define <emphasis role="strong">GPIO_BSRR_BR_12</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaca2dc3bd09745f8de6c6788fb1d106af"/>#define <emphasis role="strong">GPIO_BSRR_BR_13</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67c96f72bdd15516e22097a3a3dad5f1"/>#define <emphasis role="strong">GPIO_BSRR_BR_14</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6eaa59f6afa3fcebaf2a27c31ae38544"/>#define <emphasis role="strong">GPIO_BSRR_BR_15</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7d828c238e95cab83f262fac028ec4e"/>#define <emphasis role="strong">HASH_CR_INIT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacffa826f34e3997c3288ed568b391cb1"/>#define <emphasis role="strong">HASH_CR_DMAE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ad8c319a2f6bc2c050f18b370c495ee"/>#define <emphasis role="strong">HASH_CR_DATATYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabaadf76762e211dc840e3bac1204a59a"/>#define <emphasis role="strong">HASH_CR_DATATYPE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b5f8d43cd72da03998d6557647bee9c"/>#define <emphasis role="strong">HASH_CR_DATATYPE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fe7196086d41218655e176591247a48"/>#define <emphasis role="strong">HASH_CR_MODE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1790e5b64fce305c27c6bf50cdbd5fe9"/>#define <emphasis role="strong">HASH_CR_ALGO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa21688b9c592b70eabe9ed4b6eeeac12"/>#define <emphasis role="strong">HASH_CR_NBW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab132d9ddeca0aacfd27ba5ea3b19cdc9"/>#define <emphasis role="strong">HASH_CR_NBW_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaee622ae1377f07d2419c360ae12ac563"/>#define <emphasis role="strong">HASH_CR_NBW_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac78ee752761beff6aba7294e5576c6a2"/>#define <emphasis role="strong">HASH_CR_NBW_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad07fc5ec331992aec05c4b064400f250"/>#define <emphasis role="strong">HASH_CR_NBW_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f5948a6978b477adba2964e542775c9"/>#define <emphasis role="strong">HASH_CR_DINNE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga476515115229baeb8ae7aa9996195e44"/>#define <emphasis role="strong">HASH_CR_LKEY</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bf9d52ad29a5e3a891f533c04be625f"/>#define <emphasis role="strong">HASH_STR_NBW</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f5859fc7b0b2186423484cf79ff9c76"/>#define <emphasis role="strong">HASH_STR_NBW_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bcd7ffbaa01da2e88a180c32bd4ddcb"/>#define <emphasis role="strong">HASH_STR_NBW_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3442ec5aab7509a4e544b3067e7bf749"/>#define <emphasis role="strong">HASH_STR_NBW_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga038eee3a0a72e82555c0ed3eae038804"/>#define <emphasis role="strong">HASH_STR_NBW_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a131f1d3567bebcc782f38f5879f5eb"/>#define <emphasis role="strong">HASH_STR_NBW_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0728426e6f0324be8633a6b5a72ec185"/>#define <emphasis role="strong">HASH_STR_DCAL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga74b5495f1d0908e950ef88b8809f5762"/>#define <emphasis role="strong">HASH_IMR_DINIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b459bd9c09494f9a5c343b4e0d0476e"/>#define <emphasis role="strong">HASH_IMR_DCIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ea8072b709747ddb1a39818cb125d68"/>#define <emphasis role="strong">HASH_SR_DINIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab6784f29dbc4cc499725213509d3c453"/>#define <emphasis role="strong">HASH_SR_DCIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9273a6086423312265eebb04d9c33f6"/>#define <emphasis role="strong">HASH_SR_DMAS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga593ce96817f5a30039f32960fb82488d"/>#define <emphasis role="strong">HASH_SR_BUSY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</link>&#160;&#160;&#160;((uint16_t)0x00FE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</link>&#160;&#160;&#160;((uint8_t)0xFE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</link>&#160;&#160;&#160;((uint8_t)0x07)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</link>&#160;&#160;&#160;((uint16_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</link>&#160;&#160;&#160;((uint16_t)0x00E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link>&#160;&#160;&#160;((uint16_t)0x00A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link>&#160;&#160;&#160;((uint16_t)0x00E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56b78f2f76a841d2e8ddd56299b8d3e2"/>#define <emphasis role="strong">PWR_CR_PMODE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga017220a84cc5ab813eee18edd6309827"/>#define <emphasis role="strong">PWR_CSR_REGRDY</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474"/>#define <emphasis role="strong">RCC_CR_HSION</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"/>#define <emphasis role="strong">RCC_CR_HSIRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70"/>#define <emphasis role="strong">RCC_CR_HSITRIM</emphasis>&#160;&#160;&#160;((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67ae770db9851f14ad7c14a693f0f6d3"/>#define <emphasis role="strong">RCC_CR_HSICAL</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d"/>#define <emphasis role="strong">RCC_CR_HSEON</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4"/>#define <emphasis role="strong">RCC_CR_HSERDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55"/>#define <emphasis role="strong">RCC_CR_HSEBYP</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacc05308869ad055e1e6f2c32d738aecd"/>#define <emphasis role="strong">RCC_CR_CSSON</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e"/>#define <emphasis role="strong">RCC_CR_PLLON</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888"/>#define <emphasis role="strong">RCC_CR_PLLRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ccb8964b640530f1080f9ea549d8133"/>#define <emphasis role="strong">RCC_CR_PLLI2SON</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7354703f289244a71753debf3ae26e46"/>#define <emphasis role="strong">RCC_CR_PLLI2SRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM</emphasis>&#160;&#160;&#160;((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cdeab6a08889692656228ab1186e28c"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga20af5f07ceef21b957db9391fd8bd898"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga195dfe1b9b158aa00996867bebd9c225"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLM_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gade84dfb497ed82c0cbbc40049ef3da2c"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad54b80f8edb3a1f34d390382580edaf3"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c165a47d134f31f9dff12d1e6f709f3"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b19e3e1f2dbe4c2327ebee7e9647365"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb4707942496f45d3cf85acfdeb37475"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaefb9ac3678faab95ddc7d42b2316b8ab"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaddfba8f0f4b9b772986a0d214dcced39"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0df4b12cec2263d6acec32015035fe54"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaff473b6dc417ef6fa361017b2f107c06"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLN_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLP</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLP_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLP_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC_HSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLSRC_HSI</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga546495f69f570cb4b81d4a59054c7ed1"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56fe140a22f66d2dd7250bb1f39ab451"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7703def670b8ef3ec634f8f09a56ce00"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga45ab5c1d1a26d34915a53de7013f6cf6"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga182a9e6e5d5e1c63a1d20daf9b1874b5"/>#define <emphasis role="strong">RCC_PLLCFGR_PLLQ_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>&#160;&#160;&#160;((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00000090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link>&#160;&#160;&#160;((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link>&#160;&#160;&#160;((uint32_t)0x000000B0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link>&#160;&#160;&#160;((uint32_t)0x000000D0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link>&#160;&#160;&#160;((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link>&#160;&#160;&#160;((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link>&#160;&#160;&#160;((uint32_t)0x00001400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link>&#160;&#160;&#160;((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</link>&#160;&#160;&#160;((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</link>&#160;&#160;&#160;((uint32_t)0x0000A000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</link>&#160;&#160;&#160;((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</link>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83"/>#define <emphasis role="strong">RCC_CFGR_RTCPRE</emphasis>&#160;&#160;&#160;((uint32_t)0x001F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga702f887571365eeb42d74b9b9cc6fe0d"/>#define <emphasis role="strong">RCC_CFGR_RTCPRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1191ba4a2e089f9921d77be57394dec4"/>#define <emphasis role="strong">RCC_CFGR_RTCPRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae62885f29418cc83a57964fe631282cb"/>#define <emphasis role="strong">RCC_CFGR_RTCPRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c703b8d9827f58e7ea783c6a9b74e41"/>#define <emphasis role="strong">RCC_CFGR_RTCPRE_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga26eb4a66eeff0ba17e9d2a06cf937ca4"/>#define <emphasis role="strong">RCC_CFGR_MCO1</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafe73b3ad484eeecfa1556021677ecf4a"/>#define <emphasis role="strong">RCC_CFGR_MCO1_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c7e8d1da534f052ce835f06227a9b7a"/>#define <emphasis role="strong">RCC_CFGR_MCO1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d43413fd6b17bd988ccae9e34296412"/>#define <emphasis role="strong">RCC_CFGR_I2SSRC</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga23171ca70972a106109a6e0804385ec5"/>#define <emphasis role="strong">RCC_CFGR_MCO1PRE</emphasis>&#160;&#160;&#160;((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac8007a9d6ee3fd88912aaf290746ae0e"/>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf7c1280f61d56b4897f9c876987e092"/>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e"/>#define <emphasis role="strong">RCC_CFGR_MCO1PRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae387252f29b6f98cc1fffc4fa0719b6e"/>#define <emphasis role="strong">RCC_CFGR_MCO2PRE</emphasis>&#160;&#160;&#160;((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga83dfcd5a1ce89869c82723f7eb9223ed"/>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e8d7cb746efc7511fa97ddfef2df793"/>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac8773dfae91e6576d490fbee4aa2a639"/>#define <emphasis role="strong">RCC_CFGR_MCO2PRE_2</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga022248a1167714f4d847b89243dc5244"/>#define <emphasis role="strong">RCC_CFGR_MCO2</emphasis>&#160;&#160;&#160;((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga203156a3f57e2c4498999c7901e0defd"/>#define <emphasis role="strong">RCC_CFGR_MCO2_0</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fdba9682ff474255248f84e6851932a"/>#define <emphasis role="strong">RCC_CFGR_MCO2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb"/>#define <emphasis role="strong">RCC_CIR_LSIRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe"/>#define <emphasis role="strong">RCC_CIR_LSERDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163"/>#define <emphasis role="strong">RCC_CIR_HSIRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6"/>#define <emphasis role="strong">RCC_CIR_HSERDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec"/>#define <emphasis role="strong">RCC_CIR_PLLRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad338d8663c078cf3d73e4bfaa44da093"/>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f"/>#define <emphasis role="strong">RCC_CIR_CSSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga872ba937149a7372138df06f8188ab56"/>#define <emphasis role="strong">RCC_CIR_LSIRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a0ad2672c9ba1b26012cbc6d423dff8"/>#define <emphasis role="strong">RCC_CIR_LSERDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac714351a6f9dab4741354fb017638580"/>#define <emphasis role="strong">RCC_CIR_HSIRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5492f9b58600cf66616eb931b48b3c11"/>#define <emphasis role="strong">RCC_CIR_HSERDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b70927cab2ba9cf82d1620cf88b0f95"/>#define <emphasis role="strong">RCC_CIR_PLLRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ca3cbf69c7cce53e974316dbf38d3dc"/>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga982989563f1a95c89bf7f4a25d99f704"/>#define <emphasis role="strong">RCC_CIR_LSIRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga144b5147f3a8d0bfda04618e301986aa"/>#define <emphasis role="strong">RCC_CIR_LSERDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad1b58377908e5c31a684747d0a80ecb2"/>#define <emphasis role="strong">RCC_CIR_HSIRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9464e8188d717902990b467a9396d238"/>#define <emphasis role="strong">RCC_CIR_HSERDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga245af864b194f0c2b2389ea1ee49a396"/>#define <emphasis role="strong">RCC_CIR_PLLRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga73e79cc7236f5f76cb97c8012771e6bb"/>#define <emphasis role="strong">RCC_CIR_PLLI2SRDYC</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga46edb2b9568f002feba7b4312ed92c1f"/>#define <emphasis role="strong">RCC_CIR_CSSC</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOARST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOBRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIODRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOERST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab00b21dc4408295d374a4970ea5ae751"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOFRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga50322b0db25b2204aa114c4c29847051"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab5180658a02a87b501ab3f250593905b"/>#define <emphasis role="strong">RCC_AHB1RSTR_GPIOIRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b"/>#define <emphasis role="strong">RCC_AHB1RSTR_CRCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0"/>#define <emphasis role="strong">RCC_AHB1RSTR_DMA1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b"/>#define <emphasis role="strong">RCC_AHB1RSTR_DMA2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e1dca7f08a971d2c3bf39a928c49586"/>#define <emphasis role="strong">RCC_AHB1RSTR_ETHMACRST</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga236682929d2641e851f175ab3aa1f520"/>#define <emphasis role="strong">RCC_AHB1RSTR_OTGHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae909f90338c129e116b7d49bebfb31c5"/>#define <emphasis role="strong">RCC_AHB2RSTR_DCMIRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d6e7104329464a06beff679cc6988f8"/>#define <emphasis role="strong">RCC_AHB2RSTR_CRYPRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga002b712908eb99e0292afe35687773e1"/>#define <emphasis role="strong">RCC_AHB2RSTR_HSAHRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gace46c6461c8b4ddd78510bc2c529c91b"/>#define <emphasis role="strong">RCC_AHB2RSTR_RNGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a"/>#define <emphasis role="strong">RCC_AHB2RSTR_OTGFSRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga915aa42b819649f5ee7abdf5319d6bb8"/>#define <emphasis role="strong">RCC_AHB3RSTR_FSMCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM4RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM5RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d64bd82cf47a209afebc7d663e28383"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM6RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga40b1d355ee76ad9a044ad37f1629e760"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM7RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga067deb756dd4100c901c6b25229678e4"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM12RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad59f66b35bdc0953428eb8c345397a7f"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM13RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga773e6d5b419eb2d4b6291c862e04b002"/>#define <emphasis role="strong">RCC_APB1RSTR_TIM14RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9765b3c8c01b329a7acf6a9232970cf4"/>#define <emphasis role="strong">RCC_APB1RSTR_WWDGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea"/>#define <emphasis role="strong">RCC_APB1RSTR_SPI2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b"/>#define <emphasis role="strong">RCC_APB1RSTR_SPI3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5"/>#define <emphasis role="strong">RCC_APB1RSTR_USART2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga766478ebdcbb647eb3f32962543bd194"/>#define <emphasis role="strong">RCC_APB1RSTR_USART3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0802e99fa9eb9388393af3135ca2cb2b"/>#define <emphasis role="strong">RCC_APB1RSTR_UART4RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e4d54359192c58725e5ece2b539f8ee"/>#define <emphasis role="strong">RCC_APB1RSTR_UART5RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93"/>#define <emphasis role="strong">RCC_APB1RSTR_I2C1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3"/>#define <emphasis role="strong">RCC_APB1RSTR_I2C2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f"/>#define <emphasis role="strong">RCC_APB1RSTR_I2C3RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga23f9a8bfc02baedd992d13e489234242"/>#define <emphasis role="strong">RCC_APB1RSTR_CAN1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga86b5d7042e23d54c7ecfcef2fbedad6e"/>#define <emphasis role="strong">RCC_APB1RSTR_CAN2RST</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a"/>#define <emphasis role="strong">RCC_APB1RSTR_PWRRST</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fb9c125237cfe5b6436ca795e7f3564"/>#define <emphasis role="strong">RCC_APB1RSTR_DACRST</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6"/>#define <emphasis role="strong">RCC_APB2RSTR_TIM1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa129b34dbaf6c5301f751410ab4668ca"/>#define <emphasis role="strong">RCC_APB2RSTR_TIM8RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41"/>#define <emphasis role="strong">RCC_APB2RSTR_USART1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178"/>#define <emphasis role="strong">RCC_APB2RSTR_USART6RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67"/>#define <emphasis role="strong">RCC_APB2RSTR_ADCRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d"/>#define <emphasis role="strong">RCC_APB2RSTR_SDIORST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb"/>#define <emphasis role="strong">RCC_APB2RSTR_SPI1RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d"/>#define <emphasis role="strong">RCC_APB2RSTR_SYSCFGRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af"/>#define <emphasis role="strong">RCC_APB2RSTR_TIM9RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42"/>#define <emphasis role="strong">RCC_APB2RSTR_TIM10RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c"/>#define <emphasis role="strong">RCC_APB2RSTR_TIM11RST</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f676c6c842fc9471d51a50584fbe91"/>#define <emphasis role="strong">RCC_APB2RSTR_SPI1</emphasis>&#160;&#160;&#160;RCC_APB2RSTR_SPI1RST</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOAEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOBEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIODEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOEEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaefa8e0fbecedb4167a4d7ef51e2a48b5"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOFEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5304e897036391c916ef82258919a08b"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOHEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadee44347a6a62429ee74753fe1dea5d7"/>#define <emphasis role="strong">RCC_AHB1ENR_GPIOIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83"/>#define <emphasis role="strong">RCC_AHB1ENR_CRCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233"/>#define <emphasis role="strong">RCC_AHB1ENR_BKPSRAMEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65"/>#define <emphasis role="strong">RCC_AHB1ENR_CCMDATARAMEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba"/>#define <emphasis role="strong">RCC_AHB1ENR_DMA1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d"/>#define <emphasis role="strong">RCC_AHB1ENR_DMA2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga507020c3c3945dfbf3d628ffa42afdba"/>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga001f617c29d950ee1aa91773331ae6f6"/>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACTXEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8933482a90a769d0cdd332b170132b77"/>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACRXEN</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bf11a8d105bc59e4f509d91cbf05e0e"/>#define <emphasis role="strong">RCC_AHB1ENR_ETHMACPTPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab18d15ea68876f7a42ee7350074b05f4"/>#define <emphasis role="strong">RCC_AHB1ENR_OTGHSEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga784be313f54862d3670723f2334fa51f"/>#define <emphasis role="strong">RCC_AHB1ENR_OTGHSULPIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafe6b7edde44307072327fcae3c15c8d0"/>#define <emphasis role="strong">RCC_AHB2ENR_DCMIEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga82cbf1146f6135045d8c22db44ff2c12"/>#define <emphasis role="strong">RCC_AHB2ENR_CRYPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga67062297a8451ac49f18b44c974b4492"/>#define <emphasis role="strong">RCC_AHB2ENR_HASHEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadea5123ece7df53e695697e3a7d11a6b"/>#define <emphasis role="strong">RCC_AHB2ENR_RNGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d"/>#define <emphasis role="strong">RCC_AHB2ENR_OTGFSEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d723abc39a230a71760dff91bb6d7b"/>#define <emphasis role="strong">RCC_AHB3ENR_FSMCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610"/>#define <emphasis role="strong">RCC_APB1ENR_TIM2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7"/>#define <emphasis role="strong">RCC_APB1ENR_TIM3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461"/>#define <emphasis role="strong">RCC_APB1ENR_TIM4EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4"/>#define <emphasis role="strong">RCC_APB1ENR_TIM5EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafb0279b1f0ff35c2df728d9653cabc0c"/>#define <emphasis role="strong">RCC_APB1ENR_TIM6EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab595fbaf4167297d8fe2825e41f41990"/>#define <emphasis role="strong">RCC_APB1ENR_TIM7EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaecd88b56485ee4ee3e406b1d6c062081"/>#define <emphasis role="strong">RCC_APB1ENR_TIM12EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a95079e68e7c76584ef0b3de371288a"/>#define <emphasis role="strong">RCC_APB1ENR_TIM13EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaca040bd66d4a54d4d9e9b261c8102799"/>#define <emphasis role="strong">RCC_APB1ENR_TIM14EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733"/>#define <emphasis role="strong">RCC_APB1ENR_WWDGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be"/>#define <emphasis role="strong">RCC_APB1ENR_SPI2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083"/>#define <emphasis role="strong">RCC_APB1ENR_SPI3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d"/>#define <emphasis role="strong">RCC_APB1ENR_USART2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8033e0312aea02ae7eb2d57da13e8298"/>#define <emphasis role="strong">RCC_APB1ENR_USART3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae6b0fe571aa29ed30389f87bdbf37b46"/>#define <emphasis role="strong">RCC_APB1ENR_UART4EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga24a9eea153892405f53007f521efee2e"/>#define <emphasis role="strong">RCC_APB1ENR_UART5EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e"/>#define <emphasis role="strong">RCC_APB1ENR_I2C1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6"/>#define <emphasis role="strong">RCC_APB1ENR_I2C2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7"/>#define <emphasis role="strong">RCC_APB1ENR_I2C3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga66b5172158cf0170d29091064ea63a29"/>#define <emphasis role="strong">RCC_APB1ENR_CAN1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae64f792b7a3401cff4d95e31d3867422"/>#define <emphasis role="strong">RCC_APB1ENR_CAN2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60"/>#define <emphasis role="strong">RCC_APB1ENR_PWREN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga087968e2786321fb8645c46b22eea132"/>#define <emphasis role="strong">RCC_APB1ENR_DACEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc"/>#define <emphasis role="strong">RCC_APB2ENR_TIM1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3669393b3538bc4543184d4bccd0b292"/>#define <emphasis role="strong">RCC_APB2ENR_TIM8EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3"/>#define <emphasis role="strong">RCC_APB2ENR_USART1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459"/>#define <emphasis role="strong">RCC_APB2ENR_USART6EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42"/>#define <emphasis role="strong">RCC_APB2ENR_ADC1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga11a9732e1cef24f107e815caecdbb445"/>#define <emphasis role="strong">RCC_APB2ENR_ADC2EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5df23f931ddad97274ce7e2050b90a5a"/>#define <emphasis role="strong">RCC_APB2ENR_ADC3EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8"/>#define <emphasis role="strong">RCC_APB2ENR_SDIOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f"/>#define <emphasis role="strong">RCC_APB2ENR_SPI1EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"/>#define <emphasis role="strong">RCC_APB2ENR_SYSCFGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188"/>#define <emphasis role="strong">RCC_APB2ENR_TIM11EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055"/>#define <emphasis role="strong">RCC_APB2ENR_TIM10EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065"/>#define <emphasis role="strong">RCC_APB2ENR_TIM9EN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOALPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOBLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIODLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOELPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7a50c0506b1014d89224933c6c42e6f"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOFLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab1dc004ecb0a2950100a062cda47586f"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOHLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga70d927cfb1d110133bd64989b216a375"/>#define <emphasis role="strong">RCC_AHB1LPENR_GPIOILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052"/>#define <emphasis role="strong">RCC_AHB1LPENR_CRCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796"/>#define <emphasis role="strong">RCC_AHB1LPENR_FLITFLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c"/>#define <emphasis role="strong">RCC_AHB1LPENR_SRAM1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf7a4c822fa3073035a04487c4cca320"/>#define <emphasis role="strong">RCC_AHB1LPENR_SRAM2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4"/>#define <emphasis role="strong">RCC_AHB1LPENR_BKPSRAMLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77"/>#define <emphasis role="strong">RCC_AHB1LPENR_DMA1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207"/>#define <emphasis role="strong">RCC_AHB1LPENR_DMA2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga421fd0aec3671e054ef18cd290bc164e"/>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga09935984b92821f18c3e00f7e4fbeb62"/>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACTXLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga28dc3cec4693215c0db36dcfd8a55ee8"/>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACRXLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa04c4dfda05aebb5efe66518a28e29de"/>#define <emphasis role="strong">RCC_AHB1LPENR_ETHMACPTPLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga934a7c19bd6f6b34941058c5c3552b91"/>#define <emphasis role="strong">RCC_AHB1LPENR_OTGHSLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab9567cabb8058c53bae64ed4b77c05dd"/>#define <emphasis role="strong">RCC_AHB1LPENR_OTGHSULPILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga51ec4f41dcfdedeedef75a64ec65863a"/>#define <emphasis role="strong">RCC_AHB2LPENR_DCMILPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga36a5b2e07710be6b18bcf11b817a396d"/>#define <emphasis role="strong">RCC_AHB2LPENR_CRYPLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae7959241184aefcd08cf78763b38a113"/>#define <emphasis role="strong">RCC_AHB2LPENR_HASHLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaab54623c517f1450a7fde279c2cae864"/>#define <emphasis role="strong">RCC_AHB2LPENR_RNGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3"/>#define <emphasis role="strong">RCC_AHB2LPENR_OTGFSLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabf56147909fa8e7f8629c7fd7349ecb3"/>#define <emphasis role="strong">RCC_AHB3LPENR_FSMCLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM4LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM5LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga439a5998fd60c3375411c7db2129ac89"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM6LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7867dc2695855fa9084a13d06a4299f"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM7LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b47fde44967a5a600a042398a9cf3c6"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM12LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9897d5f0033623a05997ca222d3a132b"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM13LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacd1af8912fedadb9edead5b31167a310"/>#define <emphasis role="strong">RCC_APB1LPENR_TIM14LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b"/>#define <emphasis role="strong">RCC_APB1LPENR_WWDGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb"/>#define <emphasis role="strong">RCC_APB1LPENR_SPI2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472"/>#define <emphasis role="strong">RCC_APB1LPENR_SPI3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671"/>#define <emphasis role="strong">RCC_APB1LPENR_USART2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae11baa29f4e6d122dabdd54c6b4be052"/>#define <emphasis role="strong">RCC_APB1LPENR_USART3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga88fe1e9cf93caa4e02de35e92e55834d"/>#define <emphasis role="strong">RCC_APB1LPENR_UART4LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3de908135d9c9e74c598f7bf1e88fb34"/>#define <emphasis role="strong">RCC_APB1LPENR_UART5LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7"/>#define <emphasis role="strong">RCC_APB1LPENR_I2C1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637"/>#define <emphasis role="strong">RCC_APB1LPENR_I2C2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9"/>#define <emphasis role="strong">RCC_APB1LPENR_I2C3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafb93b42a94b988f4a03bed9ea78b4519"/>#define <emphasis role="strong">RCC_APB1LPENR_CAN1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga167ad9fc43674d6993a9550ac3b6e70f"/>#define <emphasis role="strong">RCC_APB1LPENR_CAN2LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4"/>#define <emphasis role="strong">RCC_APB1LPENR_PWRLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf36a11e89644548702385d548f3f9ec4"/>#define <emphasis role="strong">RCC_APB1LPENR_DACLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd"/>#define <emphasis role="strong">RCC_APB2LPENR_TIM1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a1a808f511ff563f05f32ad3ae6d7c1"/>#define <emphasis role="strong">RCC_APB2LPENR_TIM8LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98"/>#define <emphasis role="strong">RCC_APB2LPENR_USART1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d"/>#define <emphasis role="strong">RCC_APB2LPENR_USART6LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab"/>#define <emphasis role="strong">RCC_APB2LPENR_ADC1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac216d0b83590cd7db06aa3dd9118a9bf"/>#define <emphasis role="strong">RCC_APB2LPENR_ADC2PEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga12c8300ba9b1ce9b14fc8e0f3ec4c127"/>#define <emphasis role="strong">RCC_APB2LPENR_ADC3LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc"/>#define <emphasis role="strong">RCC_APB2LPENR_SDIOLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa"/>#define <emphasis role="strong">RCC_APB2LPENR_SPI1LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e"/>#define <emphasis role="strong">RCC_APB2LPENR_SYSCFGLPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1"/>#define <emphasis role="strong">RCC_APB2LPENR_TIM9LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6"/>#define <emphasis role="strong">RCC_APB2LPENR_TIM10LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94"/>#define <emphasis role="strong">RCC_APB2LPENR_TIM11LPEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead"/>#define <emphasis role="strong">RCC_BDCR_LSEON</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaafca81172ed857ce6b94582fcaada87c"/>#define <emphasis role="strong">RCC_BDCR_LSERDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0"/>#define <emphasis role="strong">RCC_BDCR_LSEBYP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40"/>#define <emphasis role="strong">RCC_BDCR_RTCSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6701d58e40e4c16e9be49436fcbe23d0"/>#define <emphasis role="strong">RCC_BDCR_RTCSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4e378027f3293ec520ed6d18c633f4"/>#define <emphasis role="strong">RCC_BDCR_RTCSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga79ea6f2df75f09b17df9582037ed6a53"/>#define <emphasis role="strong">RCC_BDCR_RTCEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b85b3ab656dfa2809b15e6e530c17a2"/>#define <emphasis role="strong">RCC_BDCR_BDRST</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b"/>#define <emphasis role="strong">RCC_CSR_LSION</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab569110e757aee573ebf9ad80812e8bb"/>#define <emphasis role="strong">RCC_CSR_LSIRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716"/>#define <emphasis role="strong">RCC_CSR_RMVF</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6685c7bd94a46c82c7ca69afa1707c39"/>#define <emphasis role="strong">RCC_CSR_BORRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf600bc53fc80265347f6c76c6b8b728a"/>#define <emphasis role="strong">RCC_CSR_PADRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga837e2d7e2395ac45ebe2aea95ecde9bf"/>#define <emphasis role="strong">RCC_CSR_PORRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga16e89534934436ee8958440882b71e6f"/>#define <emphasis role="strong">RCC_CSR_SFTRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1507e79ffc475547f2a9c9238965b57f"/>#define <emphasis role="strong">RCC_CSR_WDGRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacabd7bbde7e78c9c8f5fd46e34771826"/>#define <emphasis role="strong">RCC_CSR_WWDGRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga675455250b91f125d52f5d347c2c0fbf"/>#define <emphasis role="strong">RCC_CSR_LPWRRSTF</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6fd9fde5cf03700de4c304b9c5dfb7c"/>#define <emphasis role="strong">RCC_SSCGR_MODPER</emphasis>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f801e25eb841262467f54e7325b7806"/>#define <emphasis role="strong">RCC_SSCGR_INCSTEP</emphasis>&#160;&#160;&#160;((uint32_t)0x0FFFE000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga392689f6486224a7f19d7ad0cd195687"/>#define <emphasis role="strong">RCC_SSCGR_SPREADSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8885c04bcb786b89e26f066f4ccf06e0"/>#define <emphasis role="strong">RCC_SSCGR_SSCGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef"/>#define <emphasis role="strong">RCC_PLLI2SCFGR_PLLI2SN</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50"/>#define <emphasis role="strong">RCC_PLLI2SCFGR_PLLI2SR</emphasis>&#160;&#160;&#160;((uint32_t)0x70000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ee81827bb1d78e84e78a74449c8d56a"/>#define <emphasis role="strong">RNG_CR_RNGEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga27424b682bcee7fff22f92a2dbcea57a"/>#define <emphasis role="strong">RNG_CR_IE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga54434ed74bdb00fd0f13422d3e85a2fc"/>#define <emphasis role="strong">RNG_SR_DRDY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bb49d327474c3c61877bb20290f51d0"/>#define <emphasis role="strong">RNG_SR_CECS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5562bc13afe295893dc3997a4917fee2"/>#define <emphasis role="strong">RNG_SR_SECS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b89a08bcc8a7a6078bd9f5f2f34bb53"/>#define <emphasis role="strong">RNG_SR_CEIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6b0e11930f20484f0d0aca79959d9b2"/>#define <emphasis role="strong">RNG_SR_SEIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3152952ac385ee1ce8dd868978d3fce9"/>#define <emphasis role="strong">RTC_TR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad42435e015e9f5052245c366ae08d655"/>#define <emphasis role="strong">RTC_TR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c9af54381689d893ba1b11eb33cd866"/>#define <emphasis role="strong">RTC_TR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b3ba2cc471b86d041df3c2a1a9ef121"/>#define <emphasis role="strong">RTC_TR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac8211df481853649722383e0d8fb06d5"/>#define <emphasis role="strong">RTC_TR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaddad920d5681960fa702b988ef1f82be"/>#define <emphasis role="strong">RTC_TR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae6206d385d3b3e127b1e63be48f83a63"/>#define <emphasis role="strong">RTC_TR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e264504542ec2d9b06036e938f7f79d"/>#define <emphasis role="strong">RTC_TR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga40763d3ed48e9f707784bdfd65a9c3ca"/>#define <emphasis role="strong">RTC_TR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga64cf91576871a8108d6ee2f48970bb4a"/>#define <emphasis role="strong">RTC_TR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga752747aa90bf35bd57b16bffc7294dfc"/>#define <emphasis role="strong">RTC_TR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1837f65a11192dd9b8bf249c31ccef7"/>#define <emphasis role="strong">RTC_TR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f27fb43718df0797664acd2d9c95c1a"/>#define <emphasis role="strong">RTC_TR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84e86f4fc04232fd0294966434708e06"/>#define <emphasis role="strong">RTC_TR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad91d7700822050a352e53aff372a697b"/>#define <emphasis role="strong">RTC_TR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9c3087e3d4cd490af8334e99467f1dc"/>#define <emphasis role="strong">RTC_TR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac01a9e4b358ea062bf1c66069a28c126"/>#define <emphasis role="strong">RTC_TR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b76249e63af249061c0c5532a2a4e5"/>#define <emphasis role="strong">RTC_TR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaae39b22025a36d1e4e185e4be2bf326f"/>#define <emphasis role="strong">RTC_TR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0a53dc60816e0790ba69eaff3e87cb0"/>#define <emphasis role="strong">RTC_TR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga948beb7166b70f1fa9e9148a8b6bd3f9"/>#define <emphasis role="strong">RTC_TR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d5f0413990c26a5cf9a857d10243e9b"/>#define <emphasis role="strong">RTC_TR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga747711823db36121b78c0eebb6140ca1"/>#define <emphasis role="strong">RTC_TR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4132b0e9d72ff72df7e0062a1e081ca3"/>#define <emphasis role="strong">RTC_TR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6eef03c1de3719d801c970eec53e7500"/>#define <emphasis role="strong">RTC_TR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabbe7e738c8adaaf24f6faca467d6fde2"/>#define <emphasis role="strong">RTC_TR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab44e19720b6691f63ba4f0c38a1fd7f3"/>#define <emphasis role="strong">RTC_TR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga14d55b6d841825ec65736e08c09b1d83"/>#define <emphasis role="strong">RTC_DR_YT</emphasis>&#160;&#160;&#160;((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a733698a85cc8f26d346ec8c61c7937"/>#define <emphasis role="strong">RTC_DR_YT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa48c7c9f31a74b6d3b04443ce0414ce9"/>#define <emphasis role="strong">RTC_DR_YT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c15cd22daf2ef6f9ea6f7341897a435"/>#define <emphasis role="strong">RTC_DR_YT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e7cf7875d489f89d949178e0294d555"/>#define <emphasis role="strong">RTC_DR_YT_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd1bdc8fad3fdeb14058c9158f39ae9e"/>#define <emphasis role="strong">RTC_DR_YU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeda03e9857e9009b6212df5f97a5d09f"/>#define <emphasis role="strong">RTC_DR_YU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadb0b5f7684e31cb1665a848b91601249"/>#define <emphasis role="strong">RTC_DR_YU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga01f200469dbc8159adc3b4f25375b601"/>#define <emphasis role="strong">RTC_DR_YU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga592372ccddc93b10e81ed705c9c0f9bc"/>#define <emphasis role="strong">RTC_DR_YU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f46c349f75a31973e094729fe96543f"/>#define <emphasis role="strong">RTC_DR_WDU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga30cb803b191670a41aea89a91e53fe61"/>#define <emphasis role="strong">RTC_DR_WDU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabd26d3601bf8b119af8f96a65a1de60e"/>#define <emphasis role="strong">RTC_DR_WDU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga77e907e5efced7628e9933e7cfb4cac6"/>#define <emphasis role="strong">RTC_DR_WDU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga26f0d3ce1c6c6785bd8fbae556f68b31"/>#define <emphasis role="strong">RTC_DR_MT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac9221f60ccf3581f3c543fdedddf4372"/>#define <emphasis role="strong">RTC_DR_MU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga54f64678df9fe08a2afd732c275ae7a0"/>#define <emphasis role="strong">RTC_DR_MU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac7845ded502c4cc9faeeb6215955f6f1"/>#define <emphasis role="strong">RTC_DR_MU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga47a14479cfe6791d300b9a556d158abe"/>#define <emphasis role="strong">RTC_DR_MU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a420b221dec229c053295c44bcac1b1"/>#define <emphasis role="strong">RTC_DR_MU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga52e40cec8161ee20176d92d547fef350"/>#define <emphasis role="strong">RTC_DR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8823ee9be7a191912aeef8252517b8a6"/>#define <emphasis role="strong">RTC_DR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga546b218e45c1297e39a586204268cf9d"/>#define <emphasis role="strong">RTC_DR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaba04cbc99cf442c7e6155bef625c5663"/>#define <emphasis role="strong">RTC_DR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ffd9b610a0ba3f1caad707ff2fb0a3f"/>#define <emphasis role="strong">RTC_DR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga79b5d9f674be2ecf85c964da6ac0a2a4"/>#define <emphasis role="strong">RTC_DR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1668f84ec4ddec10f6bcff65983df05b"/>#define <emphasis role="strong">RTC_DR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad54e249241aebdda778618f35dce9f66"/>#define <emphasis role="strong">RTC_DR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3cdfa862acfa6068b7ba847f77269d60"/>#define <emphasis role="strong">RTC_CR_COE</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f81115ef3fd366de73e84ab667d369b"/>#define <emphasis role="strong">RTC_CR_OSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabe506838823e3b172a9ed4a3fec7321a"/>#define <emphasis role="strong">RTC_CR_OSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga15fb33aaad62c71bbba2f96652eefb8c"/>#define <emphasis role="strong">RTC_CR_OSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga53f21b5adadbcc5eb255683d5decc9cb"/>#define <emphasis role="strong">RTC_CR_POL</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga197c587884b9c1dcb2970e9ec2589b41"/>#define <emphasis role="strong">RTC_CR_COSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a793580db48c66a98e44cbda6e0daef"/>#define <emphasis role="strong">RTC_CR_BCK</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga220cf6237eac208acc8ae4c55e0b5e6f"/>#define <emphasis role="strong">RTC_CR_SUB1H</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaae1a8439d08e28289398dcf3c2b4b47b"/>#define <emphasis role="strong">RTC_CR_ADD1H</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf376dffb9f2777ef275f23410e35600d"/>#define <emphasis role="strong">RTC_CR_TSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e0a1419830a16667cea4f6454913226"/>#define <emphasis role="strong">RTC_CR_WUTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac6269c9dd5cee650024ede0b0c42e87d"/>#define <emphasis role="strong">RTC_CR_ALRBIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9138f75267bd93f8de6738225217d583"/>#define <emphasis role="strong">RTC_CR_ALRAIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga94fa98ca8cac9078b9bb82c89593d3c0"/>#define <emphasis role="strong">RTC_CR_TSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga061be0d3cdea721e5cb695cda0699bc3"/>#define <emphasis role="strong">RTC_CR_WUTE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga17d0850002ed42742ff75a82dc4e8586"/>#define <emphasis role="strong">RTC_CR_ALRBE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a8cdeac61f06e4737800b64a901d584"/>#define <emphasis role="strong">RTC_CR_ALRAE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ce7cb8b575142e125863d61ea4765ba"/>#define <emphasis role="strong">RTC_CR_DCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab2706e31a1bc8d95b682fe47611e0dd3"/>#define <emphasis role="strong">RTC_CR_FMT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga34d50a3eff3364e6da4fefed9962a054"/>#define <emphasis role="strong">RTC_CR_BYPSHAD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga646ef1071cacc2d30bbef5597c817021"/>#define <emphasis role="strong">RTC_CR_REFCKON</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad076bde34be7d24f088fd2c003b7a7f7"/>#define <emphasis role="strong">RTC_CR_TSEDGE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga54a2d55571417d9dfb05826b40d997b0"/>#define <emphasis role="strong">RTC_CR_WUCKSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f03056e9aa78c133af90b60af72ba79"/>#define <emphasis role="strong">RTC_CR_WUCKSEL_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga360f7ccf7a89c5091f4affe6d1019215"/>#define <emphasis role="strong">RTC_CR_WUCKSEL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad247ac722f6900744cdc16f8f45ed923"/>#define <emphasis role="strong">RTC_CR_WUCKSEL_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga05189137cfd0e73903d9b70d071656b9"/>#define <emphasis role="strong">RTC_ISR_RECALPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae738b22f6a8123026921a1d14f9547c0"/>#define <emphasis role="strong">RTC_ISR_TAMP1F</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga766c238f964072decba204c7fce850ff"/>#define <emphasis role="strong">RTC_ISR_TSOVF</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga68c0a60dbfc5f1570a48afe450395484"/>#define <emphasis role="strong">RTC_ISR_TSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4eb5960300a402210e5378d78ce22766"/>#define <emphasis role="strong">RTC_ISR_WUTF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7976972a5fc6705fede85536520367d6"/>#define <emphasis role="strong">RTC_ISR_ALRBF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga96605e50a347507b7f274e9cd894a02c"/>#define <emphasis role="strong">RTC_ISR_ALRAF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0eb2f998cd3e7325974347cb2a3d25a"/>#define <emphasis role="strong">RTC_ISR_INIT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab16dcc6973c611e087030cdb15203972"/>#define <emphasis role="strong">RTC_ISR_INITF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bd683e789841f7d3f138709ffdbfbf8"/>#define <emphasis role="strong">RTC_ISR_RSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b229bace5ba0c0b48bfeb5efc445292"/>#define <emphasis role="strong">RTC_ISR_INITS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c4536a874336778ac11109f14573eb9"/>#define <emphasis role="strong">RTC_ISR_SHPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e753321211e19bc48736fe0d30a7f40"/>#define <emphasis role="strong">RTC_ISR_WUTWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a0c34bff6dc9fce29e2be35d32d9d05"/>#define <emphasis role="strong">RTC_ISR_ALRBWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d420b5c3f8623cf1116d42fa164be7e"/>#define <emphasis role="strong">RTC_ISR_ALRAWF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad248dca1e9532ba31f98d3ec9d2f8711"/>#define <emphasis role="strong">RTC_PRER_PREDIV_A</emphasis>&#160;&#160;&#160;((uint32_t)0x007F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga17bbd4e569a76446df089752cb41b1cb"/>#define <emphasis role="strong">RTC_PRER_PREDIV_S</emphasis>&#160;&#160;&#160;((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e412c1448a7e20974f5b46129799eeb"/>#define <emphasis role="strong">RTC_WUTR_WUT</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa63841fd7262fd307f211ee8e9e8a6f0"/>#define <emphasis role="strong">RTC_CALIBR_DCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab5523cf582ebc0a987c6a2c2007bc10d"/>#define <emphasis role="strong">RTC_CALIBR_DC</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ed557e4451ffd3e869bb9ca393d47f9"/>#define <emphasis role="strong">RTC_ALRMAR_MSK4</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a7fdc1719b3159e099c3979da26dd92"/>#define <emphasis role="strong">RTC_ALRMAR_WDSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga934ea7910b5f5988f6c46ae4703dc29b"/>#define <emphasis role="strong">RTC_ALRMAR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cb880cece843ba5314120abcf14e9fc"/>#define <emphasis role="strong">RTC_ALRMAR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e2e76ce2645d0c9d2587d4172edcd58"/>#define <emphasis role="strong">RTC_ALRMAR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga784589946bdf3ca0d675cc22d9bafbbf"/>#define <emphasis role="strong">RTC_ALRMAR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga687a85ed4e7623bdb60196f706ab62e9"/>#define <emphasis role="strong">RTC_ALRMAR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d2ec65de047fdece20083f030cc6cfd"/>#define <emphasis role="strong">RTC_ALRMAR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb0050d5e8d64e4f684e325446ea173a"/>#define <emphasis role="strong">RTC_ALRMAR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga79a55db963d0707fc0ae14bffc51c297"/>#define <emphasis role="strong">RTC_ALRMAR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga337fba397cab4beb204f4f6e6ddc4bf3"/>#define <emphasis role="strong">RTC_ALRMAR_MSK3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaab68dc30427951b19aecf399b0ae2900"/>#define <emphasis role="strong">RTC_ALRMAR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga55bc04190e9eaa916144fa2d1777cbfb"/>#define <emphasis role="strong">RTC_ALRMAR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4165b904cdf6bdf4ed6c892d73953453"/>#define <emphasis role="strong">RTC_ALRMAR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab50f98903ad0183c52c40375d45d4d77"/>#define <emphasis role="strong">RTC_ALRMAR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga491fda42cfad244596737347fe157142"/>#define <emphasis role="strong">RTC_ALRMAR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga756c2c137f6d1f89bba95347245b014c"/>#define <emphasis role="strong">RTC_ALRMAR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2068b4116fca73a63b1c98f51902acef"/>#define <emphasis role="strong">RTC_ALRMAR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7642e83ff425a1fe2695d1100ce7c35"/>#define <emphasis role="strong">RTC_ALRMAR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f516916142b3ea6110619e8dc600d2a"/>#define <emphasis role="strong">RTC_ALRMAR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga478d62d55a42779c558e9ba16aec74cc"/>#define <emphasis role="strong">RTC_ALRMAR_MSK2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga02edb2d87b7fe9936a0cffa96d4a7297"/>#define <emphasis role="strong">RTC_ALRMAR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0dab36fbc475b7ec4442020f159601c6"/>#define <emphasis role="strong">RTC_ALRMAR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6782f11cc7f8edf401dec2ff436d7968"/>#define <emphasis role="strong">RTC_ALRMAR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf766f39637efe114b38a1aceb352328d"/>#define <emphasis role="strong">RTC_ALRMAR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga22d67ff770aa27509d79afde1865c845"/>#define <emphasis role="strong">RTC_ALRMAR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb5ead84647f92b0d1efcf8decb0dd8f"/>#define <emphasis role="strong">RTC_ALRMAR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga656311cb5632dbc9b4fb5dd2288a6e66"/>#define <emphasis role="strong">RTC_ALRMAR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadc164d7ff70842858281cfaff5f29374"/>#define <emphasis role="strong">RTC_ALRMAR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e1199b4140613e8a1dbe283dd89c772"/>#define <emphasis role="strong">RTC_ALRMAR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8862250866a358ff3095852f45a160c1"/>#define <emphasis role="strong">RTC_ALRMAR_MSK1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b623884457edb89f48a2a100aff183a"/>#define <emphasis role="strong">RTC_ALRMAR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaae5c1ad41702da26788f5ef52c0d05ca"/>#define <emphasis role="strong">RTC_ALRMAR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e771d8055c52a1186d3f47dd567457a"/>#define <emphasis role="strong">RTC_ALRMAR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fdfe4a92c7ab0c326dc9f2638318f97"/>#define <emphasis role="strong">RTC_ALRMAR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab8ec4171be73457bc3dba78bd246e35b"/>#define <emphasis role="strong">RTC_ALRMAR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf99585af681202a201178f8156dffe"/>#define <emphasis role="strong">RTC_ALRMAR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d7edbd0609415ca3a328f8498c4a63c"/>#define <emphasis role="strong">RTC_ALRMAR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga485a8c274aa56f705dc1363484d7085f"/>#define <emphasis role="strong">RTC_ALRMAR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad9d41833996dbd77a0bfbcd9889957a2"/>#define <emphasis role="strong">RTC_ALRMAR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga934df96e83f72268528e62c55c03b50d"/>#define <emphasis role="strong">RTC_ALRMBR_MSK4</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3acc5db599b055a0c1eca04024bf0285"/>#define <emphasis role="strong">RTC_ALRMBR_WDSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f8662da4b5f9f0dc0cdd8eac037052b"/>#define <emphasis role="strong">RTC_ALRMBR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga34531fadcc9d2a702b3b7138831fb4c8"/>#define <emphasis role="strong">RTC_ALRMBR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabeb8410cfd578e600049846a694dc00d"/>#define <emphasis role="strong">RTC_ALRMBR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0beeb5e7c9237d688d5784dba0a5c671"/>#define <emphasis role="strong">RTC_ALRMBR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9886cb39e9c89c40ddc33c6e7659db5"/>#define <emphasis role="strong">RTC_ALRMBR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga121e8284bdc7ebd634f71e5810dc4f85"/>#define <emphasis role="strong">RTC_ALRMBR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga78b99f99d3666212ab673dbc9f7f3192"/>#define <emphasis role="strong">RTC_ALRMBR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8551995a404be9f58511ea22dca71f1a"/>#define <emphasis role="strong">RTC_ALRMBR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaca7cd93178102c8769d0874d5b8394c4"/>#define <emphasis role="strong">RTC_ALRMBR_MSK3</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fc947f41bd2a091b13ffeff4312b67b"/>#define <emphasis role="strong">RTC_ALRMBR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga552fbb873fbab8cefd1c5c3536d0989d"/>#define <emphasis role="strong">RTC_ALRMBR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabbddfb1b1ff41f1b76f5ccfb6eb29362"/>#define <emphasis role="strong">RTC_ALRMBR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3219c5b314ca459c8dcb93c140b210cb"/>#define <emphasis role="strong">RTC_ALRMBR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a01e42db93b9bc9097766d7ccf2d21d"/>#define <emphasis role="strong">RTC_ALRMBR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0223058b7ae0a4ae57a7a7997440385e"/>#define <emphasis role="strong">RTC_ALRMBR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a7c34c4e83f374790e3ed27a3e23443"/>#define <emphasis role="strong">RTC_ALRMBR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad5e6d673134918e74d9a0f06ca4dc479"/>#define <emphasis role="strong">RTC_ALRMBR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae538b44aa24031a294442dc47f6849f5"/>#define <emphasis role="strong">RTC_ALRMBR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga124c24eb148681777758f1298776f5a1"/>#define <emphasis role="strong">RTC_ALRMBR_MSK2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga05e2ef0960c04023b98a104202f44571"/>#define <emphasis role="strong">RTC_ALRMBR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1170e6bedeafe4da96568080fe3bbe3"/>#define <emphasis role="strong">RTC_ALRMBR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56977652001bc709e4c37fce5647eb40"/>#define <emphasis role="strong">RTC_ALRMBR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafbdfd2b2b1fc039fe8efdd6df612b220"/>#define <emphasis role="strong">RTC_ALRMBR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ca0feaf431b9f9dde4a9d97cae39056"/>#define <emphasis role="strong">RTC_ALRMBR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga93830709da4736a2e8da1cf3a3596dda"/>#define <emphasis role="strong">RTC_ALRMBR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae9cab4a9df6a1e45e2a3212b357e1bef"/>#define <emphasis role="strong">RTC_ALRMBR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga869e14a514b3d140a2dcad669e2ab3e0"/>#define <emphasis role="strong">RTC_ALRMBR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaec666ddc3d2c205d46d4e1e5bdcf9243"/>#define <emphasis role="strong">RTC_ALRMBR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa472193eb2ace80c95874c850236b489"/>#define <emphasis role="strong">RTC_ALRMBR_MSK1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7a6c70156cd32b6aa855e4f2e32406c"/>#define <emphasis role="strong">RTC_ALRMBR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2514a54011c9ff7b48939e9cbd13f859"/>#define <emphasis role="strong">RTC_ALRMBR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b6e10efeaeac2898a754e2a360fb27"/>#define <emphasis role="strong">RTC_ALRMBR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga423e1673ab928b5e43e9fa9b65d2122c"/>#define <emphasis role="strong">RTC_ALRMBR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae2fdd1ad6a4b7db36ece6145cba49ccf"/>#define <emphasis role="strong">RTC_ALRMBR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1aa325b93084bf6fdc494842e1f0b652"/>#define <emphasis role="strong">RTC_ALRMBR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga72ed3dd8ae6a59462a99f8c3d8c316e5"/>#define <emphasis role="strong">RTC_ALRMBR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac21f97b7b207139ffb0d1e6ede81bb91"/>#define <emphasis role="strong">RTC_ALRMBR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b548175b400ee92c11c2c446d6d129b"/>#define <emphasis role="strong">RTC_ALRMBR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d21f29da0e92b2744719aab37278b07"/>#define <emphasis role="strong">RTC_WPR_KEY</emphasis>&#160;&#160;&#160;((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3881f27b6c7a5c7609b1393682144aed"/>#define <emphasis role="strong">RTC_SSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6131eb8c293b98bc5a6c7a4bb1920450"/>#define <emphasis role="strong">RTC_SHIFTR_SUBFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fee932563d21382db9ecad458356af2"/>#define <emphasis role="strong">RTC_SHIFTR_ADD1S</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga84b3d044be3e63573a5f0d4d14d8e3b0"/>#define <emphasis role="strong">RTC_TSTR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5765274cda5284899563191cb505235a"/>#define <emphasis role="strong">RTC_TSTR_HT</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b682daaa79917786d55c2bf44a80325"/>#define <emphasis role="strong">RTC_TSTR_HT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a35c1a1f98f2aeb73235d940922f9cf"/>#define <emphasis role="strong">RTC_TSTR_HT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf12107fe82e4f9de5ae4fdd6c169a846"/>#define <emphasis role="strong">RTC_TSTR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a235fd8965c706e7f57327f6e5ce72d"/>#define <emphasis role="strong">RTC_TSTR_HU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56f2bc31a8d01d7621de40d146b15fb7"/>#define <emphasis role="strong">RTC_TSTR_HU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d848f11cf3130bb6560d117f97b7da3"/>#define <emphasis role="strong">RTC_TSTR_HU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga703c813d88b2c9ab350cb0218ff4bbe7"/>#define <emphasis role="strong">RTC_TSTR_HU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9743a3843868c712945a7c408183ad73"/>#define <emphasis role="strong">RTC_TSTR_MNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf04bea9e3f4645257b8bd955f3ba80ce"/>#define <emphasis role="strong">RTC_TSTR_MNT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf30459ae8455ad0fb382dd866446c83"/>#define <emphasis role="strong">RTC_TSTR_MNT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga513f78562b18cfc36f52e80be9cb20d5"/>#define <emphasis role="strong">RTC_TSTR_MNT_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga64b186af486822cc015cfec613f5cba9"/>#define <emphasis role="strong">RTC_TSTR_MNU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab8ff1f79f2ab33d00a979979d486bc44"/>#define <emphasis role="strong">RTC_TSTR_MNU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga506d192fef16558c9b0b7ed9e1a9147c"/>#define <emphasis role="strong">RTC_TSTR_MNU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga407a93c758b95a1ebf3c41c36fb6f07e"/>#define <emphasis role="strong">RTC_TSTR_MNU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac55cd85d2e58a819637d15f70f7179a0"/>#define <emphasis role="strong">RTC_TSTR_MNU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fbdebcd1da2ea191cca51c222345f15"/>#define <emphasis role="strong">RTC_TSTR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga90d733a561ad71ee4c63c4e0a3ed5f32"/>#define <emphasis role="strong">RTC_TSTR_ST_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga807073dc98612721530a79df5b5c265a"/>#define <emphasis role="strong">RTC_TSTR_ST_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaee05d278bdd457b4f61d797e45520d13"/>#define <emphasis role="strong">RTC_TSTR_ST_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac0d8fa76d45faccfe931d6227b29565a"/>#define <emphasis role="strong">RTC_TSTR_SU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8990f4d1d493012289778e854c52e97e"/>#define <emphasis role="strong">RTC_TSTR_SU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaab6f4275d2a15e7307363124c03a64a4"/>#define <emphasis role="strong">RTC_TSTR_SU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5610b3103a8a6653204f4fe7e9ea8587"/>#define <emphasis role="strong">RTC_TSTR_SU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga28790ae937a50ba6fb4aff5a9f5afbcb"/>#define <emphasis role="strong">RTC_TSTR_SU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c76ea431470b87f22e7854bd5438d2f"/>#define <emphasis role="strong">RTC_TSDR_WDU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e9cbf062e41eecacccde522e24452c1"/>#define <emphasis role="strong">RTC_TSDR_WDU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44259df3c6dc88e8168c7dcd5e6abf91"/>#define <emphasis role="strong">RTC_TSDR_WDU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f2add59486679cc53f521c139d72852"/>#define <emphasis role="strong">RTC_TSDR_WDU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bce43482443f2038a8eebc681067dd7"/>#define <emphasis role="strong">RTC_TSDR_MT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a5912337df16624b4703d2065c5fdf4"/>#define <emphasis role="strong">RTC_TSDR_MU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cf9d23d49e121268a25445a7eed2f35"/>#define <emphasis role="strong">RTC_TSDR_MU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga49093134e4ead8b4990e5e1628db0692"/>#define <emphasis role="strong">RTC_TSDR_MU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7f31eb674f5a67402b6a3eb578b70a5"/>#define <emphasis role="strong">RTC_TSDR_MU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad67666c54ef1be79a500484a5e755827"/>#define <emphasis role="strong">RTC_TSDR_MU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga39c9ff61f3b622b829aa9354ca84e44e"/>#define <emphasis role="strong">RTC_TSDR_DT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga81e02a917946bddaa027a04538576533"/>#define <emphasis role="strong">RTC_TSDR_DT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga886739ae0e8c0f6144dbd774c203ed5f"/>#define <emphasis role="strong">RTC_TSDR_DT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gace7ca73ebca21ed3a17315f06757042a"/>#define <emphasis role="strong">RTC_TSDR_DU</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga08b7eccac0c3cd20a3f3cd8bce1693ad"/>#define <emphasis role="strong">RTC_TSDR_DU_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa43ed53b8109ff32755885127ba987ce"/>#define <emphasis role="strong">RTC_TSDR_DU_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b3d774b7df9cff6e6eecafa7c42a059"/>#define <emphasis role="strong">RTC_TSDR_DU_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga209573a43dd1f21ef569d75593ad03f8"/>#define <emphasis role="strong">RTC_TSDR_DU_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fb913ce5f1c0e341b308d9b5858bfa9"/>#define <emphasis role="strong">RTC_TSSSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b13b9724302c25fbca76684f5968528"/>#define <emphasis role="strong">RTC_CALR_CALP</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga28f8c7f5f5bf772c81170a2eab055557"/>#define <emphasis role="strong">RTC_CALR_CALW8</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga70857526590d6f7e25d9551187105583"/>#define <emphasis role="strong">RTC_CALR_CALW16</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44fcacd12e1cfc1fa823c798cb6a7663"/>#define <emphasis role="strong">RTC_CALR_CALM</emphasis>&#160;&#160;&#160;((uint32_t)0x000001FF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeffec95cc4cbbdbc77e907818b8c7ebd"/>#define <emphasis role="strong">RTC_CALR_CALM_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b908b77786838e5e2e8a1ee2cbbeeff"/>#define <emphasis role="strong">RTC_CALR_CALM_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad09f14c1ff24a01d51d5b6c0bba220d6"/>#define <emphasis role="strong">RTC_CALR_CALM_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac9146fbef6a53896f3160c89ed651b90"/>#define <emphasis role="strong">RTC_CALR_CALM_3</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fe04fc9762d3f680f9145a50898c27b"/>#define <emphasis role="strong">RTC_CALR_CALM_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadc4966c71cab83be4069e0566222d375"/>#define <emphasis role="strong">RTC_CALR_CALM_5</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae240b185d0c9c6e314a456627e6e4834"/>#define <emphasis role="strong">RTC_CALR_CALM_6</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab8880325073e167137366402f15d5683"/>#define <emphasis role="strong">RTC_CALR_CALM_7</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8381cc75166acfc4b4c686ad7e5e599a"/>#define <emphasis role="strong">RTC_CALR_CALM_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d9515fd74e3bcf03f4e62d8c7e1b070"/>#define <emphasis role="strong">RTC_TAFCR_ALARMOUTTYPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga872cbfe2e79e7fe2a4bfad6086f4ac49"/>#define <emphasis role="strong">RTC_TAFCR_TSINSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga989cde7332b2ec0b3934cb909514938d"/>#define <emphasis role="strong">RTC_TAFCR_TAMPINSEL</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ef294e75771913e4a47386f42a23f72"/>#define <emphasis role="strong">RTC_TAFCR_TAMPPUDIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b73d2b8da78967a6f594dbffe58c222"/>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH</emphasis>&#160;&#160;&#160;((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae010ed965c1e968cc14f988d50662546"/>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga16f0faa59aa4490d696d1fec767aae41"/>#define <emphasis role="strong">RTC_TAFCR_TAMPPRCH_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab1cb37c43747c779f7db2842a2582e67"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT</emphasis>&#160;&#160;&#160;((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa356fb5db5ab398728afef0ae39214c4"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga472efa1bd3c9462cbd058d73a7d6525e"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFLT_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ad84446486b8c9f640fa54d50ecc0e1"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ</emphasis>&#160;&#160;&#160;((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga54e7f69e04759d1b0667e56830a6f2ea"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabb533067640fcf87ad77027ce936e9b7"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf532e727bfe6c7fc7822d15f9436e1b5"/>#define <emphasis role="strong">RTC_TAFCR_TAMPFREQ_2</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac929fab94fdca2d1b3b3cf7c93fe6e49"/>#define <emphasis role="strong">RTC_TAFCR_TAMPTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0fb33b24d2ebc19e7fe52f0661a3085"/>#define <emphasis role="strong">RTC_TAFCR_TAMPIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga76f85925873bcd3f795417053bfc5f33"/>#define <emphasis role="strong">RTC_TAFCR_TAMP1TRG</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa68c195cf709d18cd426560302b97852"/>#define <emphasis role="strong">RTC_TAFCR_TAMP1E</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b0550ccc175ff54e560cc5fb96fbb2c"/>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeebbc0dfc0a20887ef3582feaa5f1c2b"/>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabbdb202f388835593843f480c3b3af57"/>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga95feb5de45a74d7c75c1fc6515c32870"/>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae94c65876a1baf0984a6f85aa836b8d0"/>#define <emphasis role="strong">RTC_ALRMASSR_MASKSS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a6b683531fded4e2a77d047da7eb203"/>#define <emphasis role="strong">RTC_ALRMASSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf287b0ec7dbf8e9d436cb78da287b244"/>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS</emphasis>&#160;&#160;&#160;((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4d60185d1ac432b24b0a95e2918902f"/>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9763a1a382e40cc2ebfa6d84369580df"/>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_1</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga598283f8a8926f0dcb7916a2224f79bc"/>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_2</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadf017c71fc7eb34519de3945a028677b"/>#define <emphasis role="strong">RTC_ALRMBSSR_MASKSS_3</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33ae74f38392431aa631d397a7e7c305"/>#define <emphasis role="strong">RTC_ALRMBSSR_SS</emphasis>&#160;&#160;&#160;((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae0d7c3115465079f04cfb97a7faabc59"/>#define <emphasis role="strong">RTC_BKP0R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafbc4b6dfeff87332124f271b86eb0c56"/>#define <emphasis role="strong">RTC_BKP1R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga34fda9ee6115f0de9588e22c46602d89"/>#define <emphasis role="strong">RTC_BKP2R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga90403ff99c08f0abc379447823e5e841"/>#define <emphasis role="strong">RTC_BKP3R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeed1b338e9526d817a1fd01304b8851c"/>#define <emphasis role="strong">RTC_BKP4R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e8954ab0ead8bb788d5d8eebf2f5c4c"/>#define <emphasis role="strong">RTC_BKP5R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9ee9eb5d024ccd5809fcc20fd51f5b"/>#define <emphasis role="strong">RTC_BKP6R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab0f1ae07f7b1815bf58b464dc7366731"/>#define <emphasis role="strong">RTC_BKP7R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bd10acb9e5ce5225af4ff895bd3bb82"/>#define <emphasis role="strong">RTC_BKP8R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"/>#define <emphasis role="strong">RTC_BKP9R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2179063a3078a211c3b697ce012ab5a0"/>#define <emphasis role="strong">RTC_BKP10R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab250f9423dee41b165aa8f02d2fc1fe7"/>#define <emphasis role="strong">RTC_BKP11R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaefe1b6108ac49197b28c9bee31bbaf3b"/>#define <emphasis role="strong">RTC_BKP12R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e77435e16bdebf3491eb0e30bd10b0d"/>#define <emphasis role="strong">RTC_BKP13R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f07ee6d227deaa11e0ae035121185b0"/>#define <emphasis role="strong">RTC_BKP14R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae543b0dd58f03c2f70bb6b3b65232863"/>#define <emphasis role="strong">RTC_BKP15R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0add0c768094f0de71bb4e50fbcce6e"/>#define <emphasis role="strong">RTC_BKP16R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga059aaedb55963f39e8724d50d55d5282"/>#define <emphasis role="strong">RTC_BKP17R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga66154eb091275e87a4bd53e87ef9214e"/>#define <emphasis role="strong">RTC_BKP18R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafa4c31e33d851fde2715059ea28dac6f"/>#define <emphasis role="strong">RTC_BKP19R</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</link>&#160;&#160;&#160;((uint8_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</link>&#160;&#160;&#160;((uint16_t)0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</link>&#160;&#160;&#160;((uint16_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</link>&#160;&#160;&#160;((uint8_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</link>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</link>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</link>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</link>&#160;&#160;&#160;((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</link>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</link>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</link>&#160;&#160;&#160;((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</link>&#160;&#160;&#160;((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</link>&#160;&#160;&#160;((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</link>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</link>&#160;&#160;&#160;((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</link>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</link>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</link>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</link>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</link>&#160;&#160;&#160;((uint16_t)0x0038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</link>&#160;&#160;&#160;((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d5f406535f94faea2e7f924d50201b"/>#define <emphasis role="strong">SYSCFG_MEMRMP_MEM_MODE_0</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab5d76e8b4d801b35c31ef352b33407be"/>#define <emphasis role="strong">SYSCFG_MEMRMP_MEM_MODE_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf7af9191fbf95433bc0a76454118ce9"/>#define <emphasis role="strong">SYSCFG_PMC_MII_RMII</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI0 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc4b69ff5f5d9b35bf01f26d6aa4e60">SYSCFG_EXTICR1_EXTI0_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI1 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga010784c7bdee3c742b48c500ee52e223">SYSCFG_EXTICR1_EXTI1_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI2 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00bc1224b7bfd46dcec32676a601de51">SYSCFG_EXTICR1_EXTI2_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI3 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga337e37f58e8710ea8305a16c08e390b9">SYSCFG_EXTICR1_EXTI3_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI4 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad36a509bf6deabd5446a07c20964f83">SYSCFG_EXTICR2_EXTI4_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI5 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f3c4ebe4d750f89465acd067ab0ee30">SYSCFG_EXTICR2_EXTI5_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI6 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4222e7d9ed672ea2de3a038c23f9566b">SYSCFG_EXTICR2_EXTI6_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI7 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68ca6758cf36232dd5ac63afae97cbc">SYSCFG_EXTICR2_EXTI7_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI8 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0b679636c97041f5584012c78f6d7a3">SYSCFG_EXTICR3_EXTI8_PI</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI9 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd8a0da1b9ede601094f6c651a499e4">SYSCFG_EXTICR3_EXTI9_PI</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI10 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bee76cf4bed88ff7b51145393b2cd19">SYSCFG_EXTICR3_EXTI10_PI</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI11 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafadb14df8764208abeeaf6197489f1b4">SYSCFG_EXTICR3_EXTI11_PI</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI12 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</link>&#160;&#160;&#160;((uint16_t)0x0005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</link>&#160;&#160;&#160;((uint16_t)0x0006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bacbf87e34c3f3af8ad4adf0599ce81">SYSCFG_EXTICR3_EXTI12_PH</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI13 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</link>&#160;&#160;&#160;((uint16_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</link>&#160;&#160;&#160;((uint16_t)0x0050)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5088d8b62be3faaf7853907f82ba0084">SYSCFG_EXTICR3_EXTI13_PH</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI14 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</link>&#160;&#160;&#160;((uint16_t)0x0500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</link>&#160;&#160;&#160;((uint16_t)0x0600)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460355223eb849c797abfaa3dc1c717e">SYSCFG_EXTICR3_EXTI14_PH</link>&#160;&#160;&#160;((uint16_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</link>&#160;&#160;&#160;((uint16_t)0x0000)</para>

<para>EXTI15 configuration <?linebreak?> </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</link>&#160;&#160;&#160;((uint16_t)0x5000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</link>&#160;&#160;&#160;((uint16_t)0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga036482d96f0cabeddf2702777058cfc7">SYSCFG_EXTICR3_EXTI15_PH</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</link>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</link>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link>&#160;&#160;&#160;((uint16_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</link>&#160;&#160;&#160;((uint16_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</link>&#160;&#160;&#160;((uint16_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</link>&#160;&#160;&#160;((uint16_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</link>&#160;&#160;&#160;((uint16_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</link>&#160;&#160;&#160;((uint16_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</link>&#160;&#160;&#160;((uint16_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</link>&#160;&#160;&#160;((uint16_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</link>&#160;&#160;&#160;((uint16_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</link>&#160;&#160;&#160;((uint8_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link>&#160;&#160;&#160;((uint16_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</link>&#160;&#160;&#160;((uint16_t)0x001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</link>&#160;&#160;&#160;((uint16_t)0x1F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</link>&#160;&#160;&#160;((uint16_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</link>&#160;&#160;&#160;((uint16_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</link>&#160;&#160;&#160;((uint16_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</link>&#160;&#160;&#160;((uint16_t)0x01FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</link>&#160;&#160;&#160;((uint16_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</link>&#160;&#160;&#160;((uint16_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</link>&#160;&#160;&#160;((uint16_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</link>&#160;&#160;&#160;((uint16_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</link>&#160;&#160;&#160;((uint16_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</link>&#160;&#160;&#160;((uint16_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</link>&#160;&#160;&#160;((uint16_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</link>&#160;&#160;&#160;((uint16_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</link>&#160;&#160;&#160;((uint16_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</link>&#160;&#160;&#160;((uint16_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</link>&#160;&#160;&#160;((uint16_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</link>&#160;&#160;&#160;((uint8_t)0x7F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</link>&#160;&#160;&#160;((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</link>&#160;&#160;&#160;((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</link>&#160;&#160;&#160;((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</link>&#160;&#160;&#160;((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</link>&#160;&#160;&#160;((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</link>&#160;&#160;&#160;((uint8_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</link>&#160;&#160;&#160;((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</link>&#160;&#160;&#160;((uint16_t)0x007F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</link>&#160;&#160;&#160;((uint16_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</link>&#160;&#160;&#160;((uint16_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</link>&#160;&#160;&#160;((uint16_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</link>&#160;&#160;&#160;((uint16_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</link>&#160;&#160;&#160;((uint16_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</link>&#160;&#160;&#160;((uint16_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</link>&#160;&#160;&#160;((uint16_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</link>&#160;&#160;&#160;((uint16_t)0x0180)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</link>&#160;&#160;&#160;((uint16_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</link>&#160;&#160;&#160;((uint16_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</link>&#160;&#160;&#160;((uint16_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</link>&#160;&#160;&#160;((uint8_t)0x01)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd961fcddc40341a817a9ec85b7c80ac"/>#define <emphasis role="strong">DBGMCU_IDCODE_DEV_ID</emphasis>&#160;&#160;&#160;((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga887eb26364a8693355024ca203323165"/>#define <emphasis role="strong">DBGMCU_IDCODE_REV_ID</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga037c80fe1d7308cee68245715ef6cd9a"/>#define <emphasis role="strong">DBGMCU_CR_DBG_SLEEP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf511f21a8de5b0b66c862915eee8bf75"/>#define <emphasis role="strong">DBGMCU_CR_DBG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga107a9396d63c892a8e614897c9d0b132"/>#define <emphasis role="strong">DBGMCU_CR_DBG_STANDBY</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9034b6eb9d4dceadffc6a1d1959056c9"/>#define <emphasis role="strong">DBGMCU_CR_TRACE_IOEN</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1395189e10bdbc37bce9ea480e22d10"/>#define <emphasis role="strong">DBGMCU_CR_TRACE_MODE</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</link>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</link>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaae3c5b87084934a18748f5ec168f5aef"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM2_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fea6834f4ef9fc6b403cd079a001cec"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM3_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ac65bf9342bb8acbcb25938e93abc45"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM4_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga42d29d40515d36ce6ed7e5d34ed17dcf"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM5_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadea6a1e90739bcf1d0723a0566c66de7"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM6_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafdade78c3d28a668f9826d0b72e5844b"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM7_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ca0e04ad8c94e5b7fe29d8b9c20ebff"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM12_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga68ef63b3c086ede54396596798553299"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM13_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd3acb3e632c74e326da7016073c7871"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM14_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e20246d389229ff46006b405bb56b1d"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_RTC_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a49d5e849185d09ee6c7594512ffe88"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_WWDG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_IWDG_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae83fb5d62c6e6fa1c2fd06084528404e"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f6320aba695f6c3f97608e478533e96"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f7e5c708387aa1ddae35b892811b4e9"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b404dcea4857bccabbb03d6cce6be8c"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_CAN1_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaadc3889d6b84d143c98ecbfd873a9a1a"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_CAN2_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabe48f858edb831fbcb8769421df7d8e9"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</emphasis>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_IWDG_STOP</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6c8373d4015b8c829bb1fb0d4408901"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM1_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafc43d2269e5091f7c257c42f0326ef71"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM8_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadefdf86a77ca00a08696ad867886bdea"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM9_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaab5804342d2ec492c99bcd1287bd09c4"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM10_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf450001985d6dd008bd5753580f06007"/>#define <emphasis role="strong">DBGMCU_APB1_FZ_DBG_TIM11_STOP</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b90fbae827b1368b83cd9b0d9c64cc8"/>#define <emphasis role="strong">ETH_MACCR_WD</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Watchdog disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ef1243e257142caa99c086b07fa5d42"/>#define <emphasis role="strong">ETH_MACCR_JD</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)  /* Jabber disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga989c71f66d1361519d2b0586f30b148f"/>#define <emphasis role="strong">ETH_MACCR_IFG</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Inter-frame gap */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga004e9dab4a5e1ed4f165facca6fd80aa"/>#define <emphasis role="strong">ETH_MACCR_IFG_96Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Minimum IFG between frames during transmission is 96Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacf0f2ad0cd583f00dd2739cbb3dbdeea"/>#define <emphasis role="strong">ETH_MACCR_IFG_88Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Minimum IFG between frames during transmission is 88Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56adc3166c71f29d2d30efc6ed3a4369"/>#define <emphasis role="strong">ETH_MACCR_IFG_80Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)  /* Minimum IFG between frames during transmission is 80Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab2e77bc6fa5effe78706bfda4a51d1e2"/>#define <emphasis role="strong">ETH_MACCR_IFG_72Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Minimum IFG between frames during transmission is 72Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga75c191358878ffd90ad6a6af336b935b"/>#define <emphasis role="strong">ETH_MACCR_IFG_64Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Minimum IFG between frames during transmission is 64Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaebea1ff24623d7ba11f9eea98cd5466b"/>#define <emphasis role="strong">ETH_MACCR_IFG_56Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Minimum IFG between frames during transmission is 56Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8984fcb3cf6fb85c26878d9341324d77"/>#define <emphasis role="strong">ETH_MACCR_IFG_48Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000C0000)  /* Minimum IFG between frames during transmission is 48Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bc414a4c1360538a9ccbea64009d581"/>#define <emphasis role="strong">ETH_MACCR_IFG_40Bit</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Minimum IFG between frames during transmission is 40Bit */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad298d344663cc1213716b5981c61682c"/>#define <emphasis role="strong">ETH_MACCR_CSD</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Carrier sense disable (during transmission) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafaa2d12a706f5c166e1ed620ec53177c"/>#define <emphasis role="strong">ETH_MACCR_FES</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Fast ethernet speed */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f0065edda127d3f1fb6e88ca6f465b"/>#define <emphasis role="strong">ETH_MACCR_ROD</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Receive own disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga38ad823b7d50c85fc620a9a93d250d54"/>#define <emphasis role="strong">ETH_MACCR_LM</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* loopback mode */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga83e463b0497de6801773acd7984722b2"/>#define <emphasis role="strong">ETH_MACCR_DM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Duplex mode */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadbd6f6975a04c0ded0e1a9e98035e802"/>#define <emphasis role="strong">ETH_MACCR_IPCO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* IP Checksum offload */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad2771077782e2dcac94367e54353696e"/>#define <emphasis role="strong">ETH_MACCR_RD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Retry disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b5d2fe7260609d8186a7005f925dc28"/>#define <emphasis role="strong">ETH_MACCR_APCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Automatic Pad/CRC stripping */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fab432a0d01c8c1786b3d48489c0f9">ETH_MACCR_BL</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bc0bcf13d6a51de76a67299ba40561f"/>#define <emphasis role="strong">ETH_MACCR_BL_10</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* k = min (n, 10) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga135a78ac267e35d598ed17aa776a1505"/>#define <emphasis role="strong">ETH_MACCR_BL_8</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* k = min (n, 8) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d5f35dc63a68792a4abfaf9d11a2feb"/>#define <emphasis role="strong">ETH_MACCR_BL_4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* k = min (n, 4) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacf4db303c5f5822875770938f7cfb7c5"/>#define <emphasis role="strong">ETH_MACCR_BL_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000060)  /* k = min (n, 1) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga90347f47e9623d4714e0631b1afbccc9"/>#define <emphasis role="strong">ETH_MACCR_DC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Defferal check */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga87c3818396ef51cad8be1f4c68fff164"/>#define <emphasis role="strong">ETH_MACCR_TE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmitter enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga77984e7a5202bdc300bccc9cc90fad3e"/>#define <emphasis role="strong">ETH_MACCR_RE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receiver enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7970ce2fd938029f0a58cf668a82a0fb"/>#define <emphasis role="strong">ETH_MACFFR_RA</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Receive all */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b902b5561e392e47ce5d66275902e29"/>#define <emphasis role="strong">ETH_MACFFR_HPF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Hash or perfect filter */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e710eda13cca42c8da46d5d37f34552"/>#define <emphasis role="strong">ETH_MACFFR_SAF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Source address filter enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa351de2818df9599ce6b3378ca31f87"/>#define <emphasis role="strong">ETH_MACFFR_SAIF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* SA inverse filtering */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga25724ed070e5948cb5541d890d2af603"/>#define <emphasis role="strong">ETH_MACFFR_PCF</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* Pass control frames: 3 cases */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bcec681af42037508574944fe68d6ff"/>#define <emphasis role="strong">ETH_MACFFR_PCF_BlockAll</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MAC filters all control frames from reaching the application */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf694466716e26c52452e21ce2a76f2fe"/>#define <emphasis role="strong">ETH_MACFFR_PCF_ForwardAll</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* MAC forwards all control frames to application even if they fail the Address Filter */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3e83e62d864be50e58455719d6df217"/>#define <emphasis role="strong">ETH_MACFFR_PCF_ForwardPassedAddrFilter</emphasis>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* MAC forwards control frames that pass the Address Filter. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fea3f3e6b264e362a84675e09f33cbd"/>#define <emphasis role="strong">ETH_MACFFR_BFD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Broadcast frame disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaafaa7da9e50e9ecf39bdc614c01bc22e"/>#define <emphasis role="strong">ETH_MACFFR_PAM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pass all mutlicast */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f50c885917d6df63e6250a530a9ce0c"/>#define <emphasis role="strong">ETH_MACFFR_DAIF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* DA Inverse filtering */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaab1e7a61949844d578d7580b9d2c143"/>#define <emphasis role="strong">ETH_MACFFR_HM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Hash multicast */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d925e8aa55a6b07772f86abce601529"/>#define <emphasis role="strong">ETH_MACFFR_HU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Hash unicast */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga168f5e4a3eb11474c65396d75c07e086"/>#define <emphasis role="strong">ETH_MACFFR_PM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Promiscuous mode */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaee61bc9033449996ae9f8f701b3bae23"/>#define <emphasis role="strong">ETH_MACHTHR_HTH</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac90cb3090f29ee9e5e7d935e8a3f2340"/>#define <emphasis role="strong">ETH_MACHTLR_HTL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga712f44a77db4edfaf961e469153e34a4"/>#define <emphasis role="strong">ETH_MACMIIAR_PA</emphasis>&#160;&#160;&#160;((uint32_t)0x0000F800)  /* Physical layer address */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2ab5db007b55dca29e98ba3b31f7e66"/>#define <emphasis role="strong">ETH_MACMIIAR_MR</emphasis>&#160;&#160;&#160;((uint32_t)0x000007C0)  /* MII register in the selected PHY */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0747e464ca8bb685ee34d28eb2677c40"/>#define <emphasis role="strong">ETH_MACMIIAR_CR</emphasis>&#160;&#160;&#160;((uint32_t)0x0000001C)  /* CR clock range: 6 cases */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fc1c108e8e7faa35839b3f72b5570d7"/>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div42</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* HCLK:60-100 MHz; MDC clock= HCLK/42 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0002142eea07988f854915782bd691c9"/>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div62</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* HCLK:100-150 MHz; MDC clock= HCLK/62 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga49474ccdc05637adbc870989373c6535"/>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div16</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* HCLK:20-35 MHz; MDC clock= HCLK/16 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga69a9da5dbeb77d96a729afc82d4f246d"/>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div26</emphasis>&#160;&#160;&#160;((uint32_t)0x0000000C)  /* HCLK:35-60 MHz; MDC clock= HCLK/26 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga372d485677cd2e3a995dab470abe66b8"/>#define <emphasis role="strong">ETH_MACMIIAR_CR_Div102</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* HCLK:150-168 MHz; MDC clock= HCLK/102 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaffdb940b35822107a5959cdd1ab06482"/>#define <emphasis role="strong">ETH_MACMIIAR_MW</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* MII write */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e3bd36fdbb97a3ec5b541997bf952aa"/>#define <emphasis role="strong">ETH_MACMIIAR_MB</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* MII busy */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c1226bcd1fc955b69191cd84c1ffe6e"/>#define <emphasis role="strong">ETH_MACMIIDR_MD</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MII data: read/write data from/to PHY */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b3bc8574eee69d1bf01d5ab91644bbc"/>#define <emphasis role="strong">ETH_MACFCR_PT</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFF0000)  /* Pause time */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf34f51c72bc9733694ca11993cc384e1"/>#define <emphasis role="strong">ETH_MACFCR_ZQPD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Zero-quanta pause disable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa299b14f248991ea740c352c2e2ec1e5"/>#define <emphasis role="strong">ETH_MACFCR_PLT</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause low threshold: 4 cases */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga23d3e1992eec79fe65413ab67d3a3850"/>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus4</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Pause time minus 4 slot times */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga006139afdeadd79e8ead0233a202b3aa"/>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus28</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pause time minus 28 slot times */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d71124fba7219f43938d8cc25ba4fad"/>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus144</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Pause time minus 144 slot times */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf55b57c1a06e060afd934e7883a6ebca"/>#define <emphasis role="strong">ETH_MACFCR_PLT_Minus256</emphasis>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause time minus 256 slot times */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga50539e6dcdc828a70c91ab0cb0c1c27c"/>#define <emphasis role="strong">ETH_MACFCR_UPFD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Unicast pause frame detect */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2eec52cb081cdba237e1195fe8c324b"/>#define <emphasis role="strong">ETH_MACFCR_RFCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receive flow control enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5cd88b7b637bef7a8022270ee02c64a"/>#define <emphasis role="strong">ETH_MACFCR_TFCE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit flow control enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dccd98a15d90caf17bcaa6ae13d60a3"/>#define <emphasis role="strong">ETH_MACFCR_FCBBPA</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Flow control busy/backpressure activate */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabd45480752cd22efecf0d7465bf49500"/>#define <emphasis role="strong">ETH_MACVLANTR_VLANTC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* 12-bit VLAN tag comparison */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga50874dc921fd523d84621a337aebc53d"/>#define <emphasis role="strong">ETH_MACVLANTR_VLANTI</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* VLAN tag identifier (for receive frames) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaae49a607f4dc4ba71c695b3aa2fc0968"/>#define <emphasis role="strong">ETH_MACRWUFFR_D</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Wake-up frame filter register data */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaeaa7046c581aa1b663c819352930cdd8"/>#define <emphasis role="strong">ETH_MACPMTCSR_WFFRPR</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Wake-Up Frame Filter Register Pointer Reset */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c2d01faf67db27fb0b2cfeaf94242b4"/>#define <emphasis role="strong">ETH_MACPMTCSR_GU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Global Unicast */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga597abfcc1408cb51980fa7a594a6cf30"/>#define <emphasis role="strong">ETH_MACPMTCSR_WFR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Wake-Up Frame Received */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab855f00737fb7f828752e1353c3a1031"/>#define <emphasis role="strong">ETH_MACPMTCSR_MPR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Magic Packet Received */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga998f1f5665f94008e39dfabb489faf8e"/>#define <emphasis role="strong">ETH_MACPMTCSR_WFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Wake-Up Frame Enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga81540e67436a755a7692b32a33871f63"/>#define <emphasis role="strong">ETH_MACPMTCSR_MPE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Magic Packet Enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab454be372dc141b6e515c4389cd18a12"/>#define <emphasis role="strong">ETH_MACPMTCSR_PD</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Power Down */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac5e4af1a52a19f5b2d8f3ce74dd5c85e"/>#define <emphasis role="strong">ETH_MACSR_TSTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f628abfb1f1076cd89ac76a373d48d6"/>#define <emphasis role="strong">ETH_MACSR_MMCTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MMC transmit status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9faeaa8069b56260ffc8ed2daa06fcd"/>#define <emphasis role="strong">ETH_MACSR_MMMCRS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC receive status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga764dd9b736867f6c5b590c7ca49017c2"/>#define <emphasis role="strong">ETH_MACSR_MMCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaee99dd08ad3581436f53b7f22452dcb9"/>#define <emphasis role="strong">ETH_MACSR_PMTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f17c13903c30bc301c7897b93a16a24"/>#define <emphasis role="strong">ETH_MACIMR_TSTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger interrupt mask */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2cdb4ba6c97aba3e82e8192ebddcb5f"/>#define <emphasis role="strong">ETH_MACIMR_PMTIM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT interrupt mask */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga142dbcbb7da81e8549dde3c239ed8251"/>#define <emphasis role="strong">ETH_MACA0HR_MACA0H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address0 high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3ed9dbd9711ee9c19f40c73d8f33be3"/>#define <emphasis role="strong">ETH_MACA0LR_MACA0L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address0 low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f88c5ead1109f1e0abac07bcb2e44ea"/>#define <emphasis role="strong">ETH_MACA1HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac3840a96465b73115d34360abf3704c5"/>#define <emphasis role="strong">ETH_MACA1HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bf2fe1242cce62c3fe1cc49ce513b6a"/>#define <emphasis role="strong">ETH_MACA1HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control: bits to mask for comparison of the MAC Address bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3e731440906539ecb1c52a84df889c5"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac8ebf87cc6584613fea5a49a382b2d67"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fa211fa742d34dd8e8d2ca2ea5e865a"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d3767ea17fd333409e63262ab5f6878"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab3520a54e7e68617539b51885b7bb918"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3894de2dc133fd5e03e4d4817852adfd"/>#define <emphasis role="strong">ETH_MACA1HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [7:0] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaddd4d059d3d4734c2528ef12cadbd769"/>#define <emphasis role="strong">ETH_MACA1HR_MACA1H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacce742aa0eabc2a8b23ba4f79f18409a"/>#define <emphasis role="strong">ETH_MACA1LR_MACA1L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address1 low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5713abb4f70f5514d2d44c44ea17254e"/>#define <emphasis role="strong">ETH_MACA2HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c3f0a2b08321c5441a87b385bfe0c41"/>#define <emphasis role="strong">ETH_MACA2HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga270c0bb939fd71e02a8d221caada1071"/>#define <emphasis role="strong">ETH_MACA2HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga656070d9cc36501e927908e2f3903332"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga322aa03bccdcb0b2e85119629e95be57"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9519b002d1e0c04b1d5989bf410d24cb"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cc71bd0499aaa5a76247a6bd6e5e79a"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga394acdc62df68dadb1190d4f83f6dbaa"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa87b47b25381694fdcc397cc63ea8810"/>#define <emphasis role="strong">ETH_MACA2HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c73a460038c40e28b27fe0cfcd17cef"/>#define <emphasis role="strong">ETH_MACA2HR_MACA2H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga757e0ceef1c6d529f28c7875ff3e88e7"/>#define <emphasis role="strong">ETH_MACA2LR_MACA2L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address2 low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3bb6d5c1237b2c573f22876a62dcaa9"/>#define <emphasis role="strong">ETH_MACA3HR_AE</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga54c41346fd61170b413812a19fcac8db"/>#define <emphasis role="strong">ETH_MACA3HR_SA</emphasis>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga64ec855ed04aea21b400ae947b54a353"/>#define <emphasis role="strong">ETH_MACA3HR_MBC</emphasis>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga019fe5bc7d94ee1ee4a605e06e777bb5"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_HBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33587cdbe844563e853e3815b63c7c47"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_HBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae147613a45eb3d13b84b66158217bb89"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits31_24</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b47f3fddf3dcd39b3af7785c1e5cced"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits23_16</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4744ba01934291f07b1b132b82cb1bd4"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits15_8</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga60f2f1ab81a02837ed96e5f92fe96181"/>#define <emphasis role="strong">ETH_MACA3HR_MBC_LBits7_0</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b5d9faa67c4cc6d1c42ec26ad99d57b"/>#define <emphasis role="strong">ETH_MACA3HR_MACA3H</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address3 high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa08b4ccde1b7251ba6317e744b09a95f"/>#define <emphasis role="strong">ETH_MACA3LR_MACA3L</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address3 low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eb309947d400951235c17953254fbf8"/>#define <emphasis role="strong">ETH_MMCCR_MCFHP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC counter Full-Half preset */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a6eeda6ffcafe7d8ba531ccaa3abf90"/>#define <emphasis role="strong">ETH_MMCCR_MCP</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC counter preset */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga17ab5fbe6c5189b3f98095f9adb1eeeb"/>#define <emphasis role="strong">ETH_MMCCR_MCF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* MMC Counter Freeze */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga243ae6b3acbbd295be6f76a84657a48d"/>#define <emphasis role="strong">ETH_MMCCR_ROR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Reset on Read */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga948b685211ced94ef5d4b8d2c94df78a"/>#define <emphasis role="strong">ETH_MMCCR_CSR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Counter Stop Rollover */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7cb520c80fc0b2f00304bb7f8f7c5d4e"/>#define <emphasis role="strong">ETH_MMCCR_CR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Counters Reset */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4b78bde6602ca062513389b8bf43e17"/>#define <emphasis role="strong">ETH_MMCRIR_RGUFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Set when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d3859ff0eb6fff48fb98919fe72da15"/>#define <emphasis role="strong">ETH_MMCRIR_RFAES</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Set when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac74e35d76820f3c2b0eb743f26023792"/>#define <emphasis role="strong">ETH_MMCRIR_RFCES</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Set when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab5d5dcc69902946befc317ea5719a34c"/>#define <emphasis role="strong">ETH_MMCTIR_TGFS</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Set when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga796d834a29d0fc6fdc1908ba6db487c3"/>#define <emphasis role="strong">ETH_MMCTIR_TGFMSCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Set when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gabe8e920b9e135d3e3ba61e0db758ff19"/>#define <emphasis role="strong">ETH_MMCTIR_TGFSCS</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Set when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga873a3b1c0a7756647be8455ea6bea8df"/>#define <emphasis role="strong">ETH_MMCRIMR_RGUFM</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c763ea4da19192ab30828971579400c"/>#define <emphasis role="strong">ETH_MMCRIMR_RFAEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad3eb72a19c5a4bd34a9ec2c624bd8a8c"/>#define <emphasis role="strong">ETH_MMCRIMR_RFCEM</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Mask the interrupt when Rx crc error counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae67e69315d2e64d3f4c9b7e65aacf8be"/>#define <emphasis role="strong">ETH_MMCTIMR_TGFM</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga20b6f12c07d34bcc014eaa31c6719486"/>#define <emphasis role="strong">ETH_MMCTIMR_TGFMSCM</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f41666a525c61be9c88f3d54632ce34"/>#define <emphasis role="strong">ETH_MMCTIMR_TGFSCM</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Mask the interrupt when Tx good single col counter reaches half the maximum value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga784008b2facbc9cab1982e0382057d1c"/>#define <emphasis role="strong">ETH_MMCTGFSCCR_TGFSCC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4a8b771ec947fe2b944108f72e64fbf"/>#define <emphasis role="strong">ETH_MMCTGFMSCCR_TGFMSCC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga68b659b400b12fd5c539e24bc115dff2"/>#define <emphasis role="strong">ETH_MMCTGFCR_TGFC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good frames transmitted. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ed4e2c7449a522ecbc811252ba1f12b"/>#define <emphasis role="strong">ETH_MMCRFCECR_RFCEC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with CRC error. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac52a70effea67d543da0842e323d2123"/>#define <emphasis role="strong">ETH_MMCRFAECR_RFAEC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with alignment (dribble) error */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2dd42857738b46f748bc6a9109ab0f9e"/>#define <emphasis role="strong">ETH_MMCRGUFCR_RGUFC</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good unicast frames received. */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9d47a61f30e11b514ef0840f3a0fb91"/>#define <emphasis role="strong">ETH_PTPTSCR_TSCNT</emphasis>&#160;&#160;&#160;((uint32_t)0x00030000)  /* Time stamp clock node type */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac4fc513069f3282a3eb0882aed3bbfd1"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSMRME</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Time stamp snapshot for message relevant to master enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eaf5fc7cc8783ac1ca9ace803bb0160"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSEME</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Time stamp snapshot for event message enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2f42e1b4f3b0a00d0dce8d5bd59dee3"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSIPV4FE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Time stamp snapshot for IPv4 frames enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga428ee209868452ee95f36fe45d0a4b4f"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSIPV6FE</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* Time stamp snapshot for IPv6 frames enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga69cfe467495afe0d32ec28b909b3eb9b"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSPTPOEFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Time stamp snapshot for PTP over ethernet frames enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga335a3940df21b9ee09ba00c46e2b161a"/>#define <emphasis role="strong">ETH_PTPTSSR_TSPTPPSV2E</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Time stamp PTP packet snooping for version2 format enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2037dd72baca0b1c16a560b8488d92c5"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSSR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp Sub-seconds rollover */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae3b00141a354c03c06e49046cde7a7e5"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSARFE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Time stamp snapshot for all received frames enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga19406b465c944a3e465a8077cbfbf39e"/>#define <emphasis role="strong">ETH_PTPTSCR_TSARU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Addend register update */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga44670d6793da45549fb7ea38c3523783"/>#define <emphasis role="strong">ETH_PTPTSCR_TSITE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp interrupt trigger enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga589a3a200c3f68543f556432cdb98075"/>#define <emphasis role="strong">ETH_PTPTSCR_TSSTU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Time stamp update */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad484f7a6e6df6b3f2131d3bfb3dba856"/>#define <emphasis role="strong">ETH_PTPTSCR_TSSTI</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Time stamp initialize */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e58e22d5668ebf118f67df5eb13e834"/>#define <emphasis role="strong">ETH_PTPTSCR_TSFCU</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Time stamp fine or coarse update */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c1129b1d368bdef0c5c07d9acf8edd7"/>#define <emphasis role="strong">ETH_PTPTSCR_TSE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Time stamp enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab51d59cd679f65a179fe5e271b63a22c"/>#define <emphasis role="strong">ETH_PTPSSIR_STSSI</emphasis>&#160;&#160;&#160;((uint32_t)0x000000FF)  /* System time Sub-second increment value */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad4e066e9342e4f16955c1506d64b26d5"/>#define <emphasis role="strong">ETH_PTPTSHR_STS</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* System Time second */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5db7e66364e5d2022b53561fc6fcbfc6"/>#define <emphasis role="strong">ETH_PTPTSLR_STPNS</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* System Time Positive or negative time */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga56d984d62fb4bfdc0677734863135ade"/>#define <emphasis role="strong">ETH_PTPTSLR_STSS</emphasis>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* System Time sub-seconds */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga790cfc8e9a003b703e25d158e3490066"/>#define <emphasis role="strong">ETH_PTPTSHUR_TSUS</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp update seconds */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae03c675fcd71d14198665cb8c5956086"/>#define <emphasis role="strong">ETH_PTPTSLUR_TSUPNS</emphasis>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Time stamp update Positive or negative time */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga17fdf1f11b40e68b24a27eb2c60f50b1"/>#define <emphasis role="strong">ETH_PTPTSLUR_TSUSS</emphasis>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* Time stamp update sub-seconds */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab944b9f1ceff57bb31beb689a19537c4"/>#define <emphasis role="strong">ETH_PTPTSAR_TSA</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp addend */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga21db9a6b88a17aef32ccce70f017329e"/>#define <emphasis role="strong">ETH_PTPTTHR_TTSH</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp high */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga61e7a9592215e36a8db010374f57d210"/>#define <emphasis role="strong">ETH_PTPTTLR_TTSL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp low */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga491e96ebf2d049900f049cead51f320a"/>#define <emphasis role="strong">ETH_PTPTSSR_TSTTR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Time stamp target time reached */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa245035f820779346591bee91d96b473"/>#define <emphasis role="strong">ETH_PTPTSSR_TSSO</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp seconds overflow */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacec4fa12c34dc8fcacc2271f09ed0cbd"/>#define <emphasis role="strong">ETH_DMABMR_AAB</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Address-Aligned beats */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafcb4414b6567f8b131712e0dc5c62beb"/>#define <emphasis role="strong">ETH_DMABMR_FPM</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* 4xPBL mode */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga91e71c4054613222a8610bde0b191d00"/>#define <emphasis role="strong">ETH_DMABMR_USP</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Use separate PBL */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f8be5fad8f704e418e3d799d4c6d3d1"/>#define <emphasis role="strong">ETH_DMABMR_RDP</emphasis>&#160;&#160;&#160;((uint32_t)0x007E0000)  /* RxDMA PBL */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac56caa9d3b3a4300bd1aa0405131d7b9"/>#define <emphasis role="strong">ETH_DMABMR_RDP_1Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 1 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf9bcd9870547bd6f454db6667ccdecb"/>#define <emphasis role="strong">ETH_DMABMR_RDP_2Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 2 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf514499cdf6581fdcff5eaad5e6ab12f"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad5b0089dafe1c8c2410127e93ea40681"/>#define <emphasis role="strong">ETH_DMABMR_RDP_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ed1d26d7d55828eadcea86f774c5dd3"/>#define <emphasis role="strong">ETH_DMABMR_RDP_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3636f50cc2841e5a945f7e908420cbd5"/>#define <emphasis role="strong">ETH_DMABMR_RDP_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a8ea3f877aaa74f8ea2d1a788ae3180"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f0258c404d957601ae069a77c82d39b"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ebf97fad14c750a087ed09210e42a1b"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5e2d5606e920b57f303f032b0bad32b"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad1eab5835a2d15d943d5a8fbed274478"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_64Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 64 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ea2c20d00d2428c5f6a8fe4d7ebb392"/>#define <emphasis role="strong">ETH_DMABMR_RDP_4xPBL_128Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 128 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga717f163fe72c7e1c999123160dde4143"/>#define <emphasis role="strong">ETH_DMABMR_FB</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Fixed Burst */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae06b7c29931b088e66f13b055aaddcd6"/>#define <emphasis role="strong">ETH_DMABMR_RTPR</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga478e7d5ec02db7237be51fa5b83b9e25"/>#define <emphasis role="strong">ETH_DMABMR_RTPR_1_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d9e5dda525076cc163bdc29f18e4055"/>#define <emphasis role="strong">ETH_DMABMR_RTPR_2_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9e4fd353c5a9ecee3feb428eb54ce2b"/>#define <emphasis role="strong">ETH_DMABMR_RTPR_3_1</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaad6d57a1f21bc958fa0cfab0cfed02b1"/>#define <emphasis role="strong">ETH_DMABMR_RTPR_4_1</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e3daa2867b6d01e8eda765e77648599"/>#define <emphasis role="strong">ETH_DMABMR_PBL</emphasis>&#160;&#160;&#160;((uint32_t)0x00003F00)  /* Programmable burst length */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaefeb5f1c9376d0a0bc956aba567c7cb9"/>#define <emphasis role="strong">ETH_DMABMR_PBL_1Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a034f8cf671cba686e882172ad93949"/>#define <emphasis role="strong">ETH_DMABMR_PBL_2Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga55ff9b7cebc3489fcaab886a065d372c"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae920200ec813649824a20b434c1eecb5"/>#define <emphasis role="strong">ETH_DMABMR_PBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6351d1d02e94053527b8e18f393b1e82"/>#define <emphasis role="strong">ETH_DMABMR_PBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga82d8ee65c1583f4ec9092bc45563d720"/>#define <emphasis role="strong">ETH_DMABMR_PBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga89566024f4f6772d59592f5bacc7828d"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_4Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga33acf850c7d6f97899f69d76d87a3dd6"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_8Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae5c68f3a0a692fbd81bac47bfe2340bb"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_16Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga21298fccc783e5c6d65b9d64960b4ca2"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_32Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga40a789fc58356a8084c5f1eeba366de2"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_64Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c90887a852a858c630ac388bec0b392"/>#define <emphasis role="strong">ETH_DMABMR_PBL_4xPBL_128Beat</emphasis>&#160;&#160;&#160;((uint32_t)0x01002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf04f1ef51af153093743c190d25ea21b"/>#define <emphasis role="strong">ETH_DMABMR_EDE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Enhanced Descriptor Enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab1931fd959cb78283ab0cf0bd9804387"/>#define <emphasis role="strong">ETH_DMABMR_DSL</emphasis>&#160;&#160;&#160;((uint32_t)0x0000007C)  /* Descriptor Skip Length */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafd126734c36f2db46c51e73cef07afce"/>#define <emphasis role="strong">ETH_DMABMR_DA</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* DMA arbitration scheme */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e8dfe321aeaecaa87e290f4d6e710dc"/>#define <emphasis role="strong">ETH_DMABMR_SR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Software reset */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaef2d9dbefaa6940adf6422092fae2da6"/>#define <emphasis role="strong">ETH_DMATPDR_TPD</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Transmit poll demand */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga83f1c5a5628c6e7dcd853e511eac49e8"/>#define <emphasis role="strong">ETH_DMARPDR_RPD</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Receive poll demand  */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga34e60ae1c7b80cf199c372b5e701b46e"/>#define <emphasis role="strong">ETH_DMARDLAR_SRL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of receive list */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f9f12964bc4e019afface14df2dc87c"/>#define <emphasis role="strong">ETH_DMATDLAR_STL</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of transmit list */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac55027d33ea49f5498f5c9a0dab629d7"/>#define <emphasis role="strong">ETH_DMASR_TSTS</emphasis>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Time-stamp trigger status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4792ff5cd86cdea1edf34ea90448b34a"/>#define <emphasis role="strong">ETH_DMASR_PMTS</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* PMT status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d6207fe0c8383456188e9bb1e2fb9fe"/>#define <emphasis role="strong">ETH_DMASR_MMCS</emphasis>&#160;&#160;&#160;((uint32_t)0x08000000)  /* MMC status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga098b5395babfd8474a75a5a2034c94f2"/>#define <emphasis role="strong">ETH_DMASR_EBS</emphasis>&#160;&#160;&#160;((uint32_t)0x03800000)  /* Error bits status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga42e1dfda0e23a1ae10c0c05c405e5c73"/>#define <emphasis role="strong">ETH_DMASR_EBS_DescAccess</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Error bits 0-data buffer, 1-desc. access */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga315c68184fd0f0e510539dc8cd986393"/>#define <emphasis role="strong">ETH_DMASR_EBS_ReadTransf</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Error bits 0-write trnsf, 1-read transfr */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacd56804ed872078d962ef5f01dc295e1"/>#define <emphasis role="strong">ETH_DMASR_EBS_DataTransfTx</emphasis>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Error bits 0-Rx DMA, 1-Tx DMA */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga806073adcecb9139b1c1d7ed35a4f37c"/>#define <emphasis role="strong">ETH_DMASR_TPS</emphasis>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Transmit process state */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c0d4830c8196127e9b26178b23b6f3e"/>#define <emphasis role="strong">ETH_DMASR_TPS_Stopped</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Tx Command issued  */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gadd9af883f17d4bbbdde6866ecf67afe2"/>#define <emphasis role="strong">ETH_DMASR_TPS_Fetching</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Running - fetching the Tx descriptor */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga351ab7003c342ab1b43f9fd158fdc00d"/>#define <emphasis role="strong">ETH_DMASR_TPS_Waiting</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Running - waiting for status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga72af54920faf4b54e760c3784dccaf65"/>#define <emphasis role="strong">ETH_DMASR_TPS_Reading</emphasis>&#160;&#160;&#160;((uint32_t)0x00300000)  /* Running - reading the data from host memory */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga80b3558db79b5903dd3966ceed7bb1e8"/>#define <emphasis role="strong">ETH_DMASR_TPS_Suspended</emphasis>&#160;&#160;&#160;((uint32_t)0x00600000)  /* Suspended - Tx Descriptor unavailabe */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6e95d2a805ec4d8e50de467825c86e0"/>#define <emphasis role="strong">ETH_DMASR_TPS_Closing</emphasis>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Running - closing Rx descriptor */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae773175991a44530bcd26057a7b3819e"/>#define <emphasis role="strong">ETH_DMASR_RPS</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Receive process state */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a2dfc943902722a1bce1d0a24125e45"/>#define <emphasis role="strong">ETH_DMASR_RPS_Stopped</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Rx Command issued */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga92a04f8a6f4c047967d38e4fd3f4bbb9"/>#define <emphasis role="strong">ETH_DMASR_RPS_Fetching</emphasis>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Running - fetching the Rx descriptor */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5440bd06e487e3ca5d64afebc8b48bac"/>#define <emphasis role="strong">ETH_DMASR_RPS_Waiting</emphasis>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Running - waiting for packet */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad5e1406af058b582a7f60f8415edde15"/>#define <emphasis role="strong">ETH_DMASR_RPS_Suspended</emphasis>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Suspended - Rx Descriptor unavailable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0976a4ba0b8dcbe42fdef38a8589fda8"/>#define <emphasis role="strong">ETH_DMASR_RPS_Closing</emphasis>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Running - closing descriptor */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae6aaf0193e4f15e2937cb18586567e43"/>#define <emphasis role="strong">ETH_DMASR_RPS_Queuing</emphasis>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Running - queuing the recieve frame into host memory */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad8585a6af3197e49831882373410d94c"/>#define <emphasis role="strong">ETH_DMASR_NIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1cb15b33a997bec75b9c8750231ee411"/>#define <emphasis role="strong">ETH_DMASR_AIS</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga899d94d62f011fc56aa5814e528055f7"/>#define <emphasis role="strong">ETH_DMASR_ERS</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab28c0a99d8d2ff948096d06b6dfdab9c"/>#define <emphasis role="strong">ETH_DMASR_FBES</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacb828d827c627f704a53dc486cec821c"/>#define <emphasis role="strong">ETH_DMASR_ETS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ce8d0c087f96b2b5c3e1db45cd1ecf5"/>#define <emphasis role="strong">ETH_DMASR_RWTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga70de31c814e36b7bb2b752e7b62bf840"/>#define <emphasis role="strong">ETH_DMASR_RPSS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5569311c70d6ededf186d9a8af19d884"/>#define <emphasis role="strong">ETH_DMASR_RBUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga40f33df77007eab0110e1ffef365a2df"/>#define <emphasis role="strong">ETH_DMASR_RS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2597865c464586829cec4f8d26fb1f1"/>#define <emphasis role="strong">ETH_DMASR_TUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit underflow status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c2f1e3cb729230b1099026b6a53b867"/>#define <emphasis role="strong">ETH_DMASR_ROS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive overflow status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c543637a7e9669b8bdb12265b5ff448"/>#define <emphasis role="strong">ETH_DMASR_TJTS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga26668ea80a2d794d72c0a441aa73d0d7"/>#define <emphasis role="strong">ETH_DMASR_TBUS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad48c871e98a7794ce6cd8294baee114a"/>#define <emphasis role="strong">ETH_DMASR_TPSS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aa47191609cba66df647cb7e8e10974"/>#define <emphasis role="strong">ETH_DMASR_TS</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gade93bfc37c0b1fc371b2fa1278ee7dfd"/>#define <emphasis role="strong">ETH_DMAOMR_DTCEFD</emphasis>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Disable Dropping of TCP/IP checksum error frames */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7132ff722841d431f9c6d3fc7e0c8912"/>#define <emphasis role="strong">ETH_DMAOMR_RSF</emphasis>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Receive store and forward */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga61cfaa51bb7973e7e3c4fd6d549c88b2"/>#define <emphasis role="strong">ETH_DMAOMR_DFRF</emphasis>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Disable flushing of received frames */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga600b35b875335358746524e5f6760613"/>#define <emphasis role="strong">ETH_DMAOMR_TSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Transmit store and forward */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ba6031456a00e99638005b7af823a49"/>#define <emphasis role="strong">ETH_DMAOMR_FTF</emphasis>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Flush transmit FIFO */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga8af2f55493df254efed28cad7fb72651"/>#define <emphasis role="strong">ETH_DMAOMR_TTC</emphasis>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* Transmit threshold control */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaca0372554b5b8c2b816071ced929b30f"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_64Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Transmit FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a0af7e5f2074a30e33e4845b1c72155"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_128Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* threshold level of the MTL Transmit FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a29aa54f61418b0086bef0d8c9a4868"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_192Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* threshold level of the MTL Transmit FIFO is 192 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d703eb56388097660839c0dbb2dcf4"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_256Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* threshold level of the MTL Transmit FIFO is 256 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac6c6cd2f59e4f784ef22ca7873bcafe6"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_40Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* threshold level of the MTL Transmit FIFO is 40 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e74522b40a38dbc62dca1cc87f7b13f"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_32Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00014000)  /* threshold level of the MTL Transmit FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gac2e990a61fd2ca6d1f5d9e0fddfc1a76"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_24Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00018000)  /* threshold level of the MTL Transmit FIFO is 24 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c21df36ca8ecb3c2d016cd4c683aded"/>#define <emphasis role="strong">ETH_DMAOMR_TTC_16Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* threshold level of the MTL Transmit FIFO is 16 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f15d70215b151c4c151b7b8475939ce"/>#define <emphasis role="strong">ETH_DMAOMR_ST</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Start/stop transmission command */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ff2d7be55ac4e29a18d8490012d8d8f"/>#define <emphasis role="strong">ETH_DMAOMR_FEF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Forward error frames */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad7fb0b48ffa17fb3c37e730e63790b95"/>#define <emphasis role="strong">ETH_DMAOMR_FUGF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Forward undersized good frames */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga00653932f863ff8c73752e4dea63283d"/>#define <emphasis role="strong">ETH_DMAOMR_RTC</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)  /* receive threshold control */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga29ec3c609bf796437bb50879be53974e"/>#define <emphasis role="strong">ETH_DMAOMR_RTC_64Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Receive FIFO is 64 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f4f5e1950abb65d6ed23e30994b7a26"/>#define <emphasis role="strong">ETH_DMAOMR_RTC_32Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* threshold level of the MTL Receive FIFO is 32 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf73706fb0cf9a03909a55e3bcd19c75c"/>#define <emphasis role="strong">ETH_DMAOMR_RTC_96Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* threshold level of the MTL Receive FIFO is 96 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab7099f07f7c61fdc118cebe38db796e9"/>#define <emphasis role="strong">ETH_DMAOMR_RTC_128Bytes</emphasis>&#160;&#160;&#160;((uint32_t)0x00000018)  /* threshold level of the MTL Receive FIFO is 128 Bytes */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a9e1270eefa558420deba526b7cd2c2"/>#define <emphasis role="strong">ETH_DMAOMR_OSF</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* operate on second frame */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaf08aaa0c916bb56d2e4e71fdf0f034da"/>#define <emphasis role="strong">ETH_DMAOMR_SR</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Start/stop receive */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c12b833cb206d8bafa7d60faebea805"/>#define <emphasis role="strong">ETH_DMAIER_NISE</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ae9340fa928abb4664efbb5c8478756"/>#define <emphasis role="strong">ETH_DMAIER_AISE</emphasis>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fe43c4432e0505a5509424665692807"/>#define <emphasis role="strong">ETH_DMAIER_ERIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga92e94d1d37660b7cca9306ac020b4110"/>#define <emphasis role="strong">ETH_DMAIER_FBEIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b1c57b5102ca78372420b45a707b43e"/>#define <emphasis role="strong">ETH_DMAIER_ETIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gaa28e115ada97b2e6d793f9d542f93e35"/>#define <emphasis role="strong">ETH_DMAIER_RWTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gafcfba49acf14e8a0194e1fef8b1837f7"/>#define <emphasis role="strong">ETH_DMAIER_RPSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c349d0b4aa329d39fcfd10d59de7b26"/>#define <emphasis role="strong">ETH_DMAIER_RBUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bce67fd8ee3363c1ab95b9f5324f745"/>#define <emphasis role="strong">ETH_DMAIER_RIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga91a59aa3adff595051bdda2da948ec71"/>#define <emphasis role="strong">ETH_DMAIER_TUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit Underflow interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gab3cdf8611ab9a0a7f4fc0e0090a33ba6"/>#define <emphasis role="strong">ETH_DMAIER_ROIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive Overflow interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9cd48115f0b32941ee3087e9c60ec9"/>#define <emphasis role="strong">ETH_DMAIER_TJTIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga37fc5c9c473407d77a379d7032147b59"/>#define <emphasis role="strong">ETH_DMAIER_TBUIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d4b2c3e0d50326adf0e8b3955aa9972"/>#define <emphasis role="strong">ETH_DMAIER_TPSIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a19f069ddf349de788130cefdbc4149"/>#define <emphasis role="strong">ETH_DMAIER_TIE</emphasis>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit interrupt enable */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga3793f0a194ff3a19a1559824a821fe61"/>#define <emphasis role="strong">ETH_DMAMFBOCR_OFOC</emphasis>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Overflow bit for FIFO overflow counter */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9595307f4b9d38f6e0991fa54c4bae8f"/>#define <emphasis role="strong">ETH_DMAMFBOCR_MFA</emphasis>&#160;&#160;&#160;((uint32_t)0x0FFE0000)  /* Number of frames missed by the application */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ffc962868d2b5ed265e7bffd6881aab"/>#define <emphasis role="strong">ETH_DMAMFBOCR_OMFC</emphasis>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Overflow bit for missed frame counter */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga81aa193a52d5b3757a008b84eb0c6182"/>#define <emphasis role="strong">ETH_DMAMFBOCR_MFC</emphasis>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* Number of frames missed by the controller */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gae013d158ee1e13f61069722eff4d52ac"/>#define <emphasis role="strong">ETH_DMACHTDR_HTDAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit descriptor address pointer */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gacb91f0f377b2bb0bfffe7df0ad46c7d3"/>#define <emphasis role="strong">ETH_DMACHRDR_HRDAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive descriptor address pointer */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1gad3524cdddc8525fe50c6754029011e12"/>#define <emphasis role="strong">ETH_DMACHTBAR_HTBAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit buffer address pointer */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral___registers___bits___definition_1ga1cf1a9ed443f3498b67c658d26468212"/>#define <emphasis role="strong">ETH_DMACHRBAR_HRBAP</emphasis>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive buffer address pointer */</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c"/><section>
    <title>ADC_CCR_ADCPRE</title>
<indexterm><primary>ADC_CCR_ADCPRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE&#160;&#160;&#160;((uint32_t)0x00030000)</computeroutput></para>
<para>ADCPRE[1:0] bits (ADC prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313"/><section>
    <title>ADC_CCR_ADCPRE_0</title>
<indexterm><primary>ADC_CCR_ADCPRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5"/><section>
    <title>ADC_CCR_ADCPRE_1</title>
<indexterm><primary>ADC_CCR_ADCPRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af"/><section>
    <title>ADC_CCR_DDS</title>
<indexterm><primary>ADC_CCR_DDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DDS</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DDS&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>DMA disable selection (Multi-ADC mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198"/><section>
    <title>ADC_CCR_DELAY</title>
<indexterm><primary>ADC_CCR_DELAY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY&#160;&#160;&#160;((uint32_t)0x00000F00)</computeroutput></para>
<para>DELAY[3:0] bits (Delay between 2 sampling phases) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b"/><section>
    <title>ADC_CCR_DELAY_0</title>
<indexterm><primary>ADC_CCR_DELAY_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573"/><section>
    <title>ADC_CCR_DELAY_1</title>
<indexterm><primary>ADC_CCR_DELAY_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb"/><section>
    <title>ADC_CCR_DELAY_2</title>
<indexterm><primary>ADC_CCR_DELAY_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_2</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862"/><section>
    <title>ADC_CCR_DELAY_3</title>
<indexterm><primary>ADC_CCR_DELAY_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_3</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4"/><section>
    <title>ADC_CCR_DMA</title>
<indexterm><primary>ADC_CCR_DMA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA&#160;&#160;&#160;((uint32_t)0x0000C000)</computeroutput></para>
<para>DMA[1:0] bits (Direct Memory Access mode for multimode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47"/><section>
    <title>ADC_CCR_DMA_0</title>
<indexterm><primary>ADC_CCR_DMA_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA_0&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8"/><section>
    <title>ADC_CCR_DMA_1</title>
<indexterm><primary>ADC_CCR_DMA_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA_1&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68"/><section>
    <title>ADC_CCR_MULTI</title>
<indexterm><primary>ADC_CCR_MULTI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>MULTI[4:0] bits (Multi-ADC mode selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684"/><section>
    <title>ADC_CCR_MULTI_0</title>
<indexterm><primary>ADC_CCR_MULTI_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06"/><section>
    <title>ADC_CCR_MULTI_1</title>
<indexterm><primary>ADC_CCR_MULTI_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88"/><section>
    <title>ADC_CCR_MULTI_2</title>
<indexterm><primary>ADC_CCR_MULTI_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_2</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20"/><section>
    <title>ADC_CCR_MULTI_3</title>
<indexterm><primary>ADC_CCR_MULTI_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_3</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c"/><section>
    <title>ADC_CCR_MULTI_4</title>
<indexterm><primary>ADC_CCR_MULTI_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_4</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc"/><section>
    <title>ADC_CCR_TSVREFE</title>
<indexterm><primary>ADC_CCR_TSVREFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_TSVREFE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_TSVREFE&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Temperature Sensor and VREFINT Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb"/><section>
    <title>ADC_CCR_VBATE</title>
<indexterm><primary>ADC_CCR_VBATE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_VBATE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_VBATE&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>VBAT Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56"/><section>
    <title>ADC_CDR_DATA1</title>
<indexterm><primary>ADC_CDR_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CDR_DATA1</secondary></indexterm>
<para><computeroutput>#define ADC_CDR_DATA1&#160;&#160;&#160;((uint32_t)0x0000FFFF)</computeroutput></para>
<para>1st data of a pair of regular conversions </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371"/><section>
    <title>ADC_CDR_DATA2</title>
<indexterm><primary>ADC_CDR_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CDR_DATA2</secondary></indexterm>
<para><computeroutput>#define ADC_CDR_DATA2&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>2nd data of a pair of regular conversions </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677"/><section>
    <title>ADC_CR1_AWDCH</title>
<indexterm><primary>ADC_CR1_AWDCH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>AWDCH[4:0] bits (Analog watchdog channel select bits) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace"/><section>
    <title>ADC_CR1_AWDCH_0</title>
<indexterm><primary>ADC_CR1_AWDCH_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae"/><section>
    <title>ADC_CR1_AWDCH_1</title>
<indexterm><primary>ADC_CR1_AWDCH_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0"/><section>
    <title>ADC_CR1_AWDCH_2</title>
<indexterm><primary>ADC_CR1_AWDCH_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec"/><section>
    <title>ADC_CR1_AWDCH_3</title>
<indexterm><primary>ADC_CR1_AWDCH_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee"/><section>
    <title>ADC_CR1_AWDCH_4</title>
<indexterm><primary>ADC_CR1_AWDCH_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_4</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651"/><section>
    <title>ADC_CR1_AWDEN</title>
<indexterm><primary>ADC_CR1_AWDEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDEN&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Analog watchdog enable on regular channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722"/><section>
    <title>ADC_CR1_AWDIE</title>
<indexterm><primary>ADC_CR1_AWDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDIE&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>AAnalog Watchdog interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451"/><section>
    <title>ADC_CR1_AWDSGL</title>
<indexterm><primary>ADC_CR1_AWDSGL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDSGL</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDSGL&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Enable the watchdog on a single channel in scan mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a"/><section>
    <title>ADC_CR1_DISCEN</title>
<indexterm><primary>ADC_CR1_DISCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCEN&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Discontinuous mode on regular channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075"/><section>
    <title>ADC_CR1_DISCNUM</title>
<indexterm><primary>ADC_CR1_DISCNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM&#160;&#160;&#160;((uint32_t)0x0000E000)</computeroutput></para>
<para>DISCNUM[2:0] bits (Discontinuous mode channel count) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce"/><section>
    <title>ADC_CR1_DISCNUM_0</title>
<indexterm><primary>ADC_CR1_DISCNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_0&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf"/><section>
    <title>ADC_CR1_DISCNUM_1</title>
<indexterm><primary>ADC_CR1_DISCNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_1&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e"/><section>
    <title>ADC_CR1_DISCNUM_2</title>
<indexterm><primary>ADC_CR1_DISCNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea"/><section>
    <title>ADC_CR1_EOCIE</title>
<indexterm><primary>ADC_CR1_EOCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_EOCIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_EOCIE&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Interrupt enable for EOC </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c"/><section>
    <title>ADC_CR1_JAUTO</title>
<indexterm><primary>ADC_CR1_JAUTO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JAUTO</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JAUTO&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Automatic injected group conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3"/><section>
    <title>ADC_CR1_JAWDEN</title>
<indexterm><primary>ADC_CR1_JAWDEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JAWDEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JAWDEN&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Analog watchdog enable on injected channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30"/><section>
    <title>ADC_CR1_JDISCEN</title>
<indexterm><primary>ADC_CR1_JDISCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JDISCEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JDISCEN&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Discontinuous mode on injected channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7"/><section>
    <title>ADC_CR1_JEOCIE</title>
<indexterm><primary>ADC_CR1_JEOCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JEOCIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JEOCIE&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Interrupt enable for injected channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba"/><section>
    <title>ADC_CR1_OVRIE</title>
<indexterm><primary>ADC_CR1_OVRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_OVRIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_OVRIE&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>overrun interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5"/><section>
    <title>ADC_CR1_RES</title>
<indexterm><primary>ADC_CR1_RES</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES&#160;&#160;&#160;((uint32_t)0x03000000)</computeroutput></para>
<para>RES[2:0] bits (Resolution) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417"/><section>
    <title>ADC_CR1_RES_0</title>
<indexterm><primary>ADC_CR1_RES_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10"/><section>
    <title>ADC_CR1_RES_1</title>
<indexterm><primary>ADC_CR1_RES_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06"/><section>
    <title>ADC_CR1_SCAN</title>
<indexterm><primary>ADC_CR1_SCAN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_SCAN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_SCAN&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Scan mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e"/><section>
    <title>ADC_CR2_ADON</title>
<indexterm><primary>ADC_CR2_ADON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_ADON</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_ADON&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>A/D Converter ON / OFF </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362"/><section>
    <title>ADC_CR2_ALIGN</title>
<indexterm><primary>ADC_CR2_ALIGN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_ALIGN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_ALIGN&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Data Alignment </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140"/><section>
    <title>ADC_CR2_CONT</title>
<indexterm><primary>ADC_CR2_CONT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_CONT</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_CONT&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Continuous Conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"/><section>
    <title>ADC_CR2_DDS</title>
<indexterm><primary>ADC_CR2_DDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_DDS</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_DDS&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>DMA disable selection (Single ADC) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec"/><section>
    <title>ADC_CR2_DMA</title>
<indexterm><primary>ADC_CR2_DMA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_DMA</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_DMA&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Direct Memory access mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb"/><section>
    <title>ADC_CR2_EOCS</title>
<indexterm><primary>ADC_CR2_EOCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EOCS</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EOCS&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>End of conversion selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234"/><section>
    <title>ADC_CR2_EXTEN</title>
<indexterm><primary>ADC_CR2_EXTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6"/><section>
    <title>ADC_CR2_EXTEN_0</title>
<indexterm><primary>ADC_CR2_EXTEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d"/><section>
    <title>ADC_CR2_EXTEN_1</title>
<indexterm><primary>ADC_CR2_EXTEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8"/><section>
    <title>ADC_CR2_EXTSEL</title>
<indexterm><primary>ADC_CR2_EXTSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>EXTSEL[3:0] bits (External Event Select for regular group) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b"/><section>
    <title>ADC_CR2_EXTSEL_0</title>
<indexterm><primary>ADC_CR2_EXTSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893"/><section>
    <title>ADC_CR2_EXTSEL_1</title>
<indexterm><primary>ADC_CR2_EXTSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0"/><section>
    <title>ADC_CR2_EXTSEL_2</title>
<indexterm><primary>ADC_CR2_EXTSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9"/><section>
    <title>ADC_CR2_EXTSEL_3</title>
<indexterm><primary>ADC_CR2_EXTSEL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6"/><section>
    <title>ADC_CR2_JEXTEN</title>
<indexterm><primary>ADC_CR2_JEXTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN&#160;&#160;&#160;((uint32_t)0x00300000)</computeroutput></para>
<para>JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b"/><section>
    <title>ADC_CR2_JEXTEN_0</title>
<indexterm><primary>ADC_CR2_JEXTEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832"/><section>
    <title>ADC_CR2_JEXTEN_1</title>
<indexterm><primary>ADC_CR2_JEXTEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac"/><section>
    <title>ADC_CR2_JEXTSEL</title>
<indexterm><primary>ADC_CR2_JEXTSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>JEXTSEL[3:0] bits (External event select for injected group) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3"/><section>
    <title>ADC_CR2_JEXTSEL_0</title>
<indexterm><primary>ADC_CR2_JEXTSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b"/><section>
    <title>ADC_CR2_JEXTSEL_1</title>
<indexterm><primary>ADC_CR2_JEXTSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d"/><section>
    <title>ADC_CR2_JEXTSEL_2</title>
<indexterm><primary>ADC_CR2_JEXTSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822"/><section>
    <title>ADC_CR2_JEXTSEL_3</title>
<indexterm><primary>ADC_CR2_JEXTSEL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678"/><section>
    <title>ADC_CR2_JSWSTART</title>
<indexterm><primary>ADC_CR2_JSWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JSWSTART</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JSWSTART&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Start Conversion of injected channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468"/><section>
    <title>ADC_CR2_SWSTART</title>
<indexterm><primary>ADC_CR2_SWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_SWSTART</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_SWSTART&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Start Conversion of regular channels </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f"/><section>
    <title>ADC_CSR_AWD1</title>
<indexterm><primary>ADC_CSR_AWD1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD1&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>ADC1 Analog watchdog flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c"/><section>
    <title>ADC_CSR_AWD2</title>
<indexterm><primary>ADC_CSR_AWD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD2&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>ADC2 Analog watchdog flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d"/><section>
    <title>ADC_CSR_AWD3</title>
<indexterm><primary>ADC_CSR_AWD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD3&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>ADC3 Analog watchdog flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a"/><section>
    <title>ADC_CSR_DOVR1</title>
<indexterm><primary>ADC_CSR_DOVR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>ADC1 DMA overrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35"/><section>
    <title>ADC_CSR_DOVR2</title>
<indexterm><primary>ADC_CSR_DOVR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR2&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>ADC2 DMA overrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c"/><section>
    <title>ADC_CSR_DOVR3</title>
<indexterm><primary>ADC_CSR_DOVR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR3&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>ADC3 DMA overrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9"/><section>
    <title>ADC_CSR_EOC1</title>
<indexterm><primary>ADC_CSR_EOC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>ADC1 End of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a"/><section>
    <title>ADC_CSR_EOC2</title>
<indexterm><primary>ADC_CSR_EOC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC2&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>ADC2 End of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795"/><section>
    <title>ADC_CSR_EOC3</title>
<indexterm><primary>ADC_CSR_EOC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC3&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>ADC3 End of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6"/><section>
    <title>ADC_CSR_JEOC1</title>
<indexterm><primary>ADC_CSR_JEOC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC1&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>ADC1 Injected channel end of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7"/><section>
    <title>ADC_CSR_JEOC2</title>
<indexterm><primary>ADC_CSR_JEOC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>ADC2 Injected channel end of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974"/><section>
    <title>ADC_CSR_JEOC3</title>
<indexterm><primary>ADC_CSR_JEOC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC3&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>ADC3 Injected channel end of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa"/><section>
    <title>ADC_CSR_JSTRT1</title>
<indexterm><primary>ADC_CSR_JSTRT1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>ADC1 Injected channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d"/><section>
    <title>ADC_CSR_JSTRT2</title>
<indexterm><primary>ADC_CSR_JSTRT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>ADC2 Injected channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060"/><section>
    <title>ADC_CSR_JSTRT3</title>
<indexterm><primary>ADC_CSR_JSTRT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>ADC3 Injected channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142"/><section>
    <title>ADC_CSR_STRT1</title>
<indexterm><primary>ADC_CSR_STRT1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>ADC1 Regular channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655"/><section>
    <title>ADC_CSR_STRT2</title>
<indexterm><primary>ADC_CSR_STRT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>ADC2 Regular channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a"/><section>
    <title>ADC_CSR_STRT3</title>
<indexterm><primary>ADC_CSR_STRT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT3&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>ADC3 Regular channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98"/><section>
    <title>ADC_DR_ADC2DATA</title>
<indexterm><primary>ADC_DR_ADC2DATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_DR_ADC2DATA</secondary></indexterm>
<para><computeroutput>#define ADC_DR_ADC2DATA&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>ADC2 data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038"/><section>
    <title>ADC_DR_DATA</title>
<indexterm><primary>ADC_DR_DATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_DR_DATA</secondary></indexterm>
<para><computeroutput>#define ADC_DR_DATA&#160;&#160;&#160;((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Regular data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d"/><section>
    <title>ADC_HTR_HT</title>
<indexterm><primary>ADC_HTR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_HTR_HT</secondary></indexterm>
<para><computeroutput>#define ADC_HTR_HT&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Analog watchdog high threshold </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558"/><section>
    <title>ADC_JDR1_JDATA</title>
<indexterm><primary>ADC_JDR1_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR1_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR1_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8"/><section>
    <title>ADC_JDR2_JDATA</title>
<indexterm><primary>ADC_JDR2_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR2_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR2_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef"/><section>
    <title>ADC_JDR3_JDATA</title>
<indexterm><primary>ADC_JDR3_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR3_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR3_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1"/><section>
    <title>ADC_JDR4_JDATA</title>
<indexterm><primary>ADC_JDR4_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR4_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR4_JDATA&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c"/><section>
    <title>ADC_JOFR1_JOFFSET1</title>
<indexterm><primary>ADC_JOFR1_JOFFSET1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR1_JOFFSET1</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR1_JOFFSET1&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c"/><section>
    <title>ADC_JOFR2_JOFFSET2</title>
<indexterm><primary>ADC_JOFR2_JOFFSET2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR2_JOFFSET2</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR2_JOFFSET2&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985"/><section>
    <title>ADC_JOFR3_JOFFSET3</title>
<indexterm><primary>ADC_JOFR3_JOFFSET3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR3_JOFFSET3</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR3_JOFFSET3&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d"/><section>
    <title>ADC_JOFR4_JOFFSET4</title>
<indexterm><primary>ADC_JOFR4_JOFFSET4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR4_JOFFSET4</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR4_JOFFSET4&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232"/><section>
    <title>ADC_JSQR_JL</title>
<indexterm><primary>ADC_JSQR_JL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL&#160;&#160;&#160;((uint32_t)0x00300000)</computeroutput></para>
<para>JL[1:0] bits (Injected Sequence length) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58"/><section>
    <title>ADC_JSQR_JL_0</title>
<indexterm><primary>ADC_JSQR_JL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e"/><section>
    <title>ADC_JSQR_JL_1</title>
<indexterm><primary>ADC_JSQR_JL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2"/><section>
    <title>ADC_JSQR_JSQ1</title>
<indexterm><primary>ADC_JSQR_JSQ1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>JSQ1[4:0] bits (1st conversion in injected sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292"/><section>
    <title>ADC_JSQR_JSQ1_0</title>
<indexterm><primary>ADC_JSQR_JSQ1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509"/><section>
    <title>ADC_JSQR_JSQ1_1</title>
<indexterm><primary>ADC_JSQR_JSQ1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671"/><section>
    <title>ADC_JSQR_JSQ1_2</title>
<indexterm><primary>ADC_JSQR_JSQ1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb"/><section>
    <title>ADC_JSQR_JSQ1_3</title>
<indexterm><primary>ADC_JSQR_JSQ1_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594"/><section>
    <title>ADC_JSQR_JSQ1_4</title>
<indexterm><primary>ADC_JSQR_JSQ1_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4"/><section>
    <title>ADC_JSQR_JSQ2</title>
<indexterm><primary>ADC_JSQR_JSQ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</computeroutput></para>
<para>JSQ2[4:0] bits (2nd conversion in injected sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d"/><section>
    <title>ADC_JSQR_JSQ2_0</title>
<indexterm><primary>ADC_JSQR_JSQ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378"/><section>
    <title>ADC_JSQR_JSQ2_1</title>
<indexterm><primary>ADC_JSQR_JSQ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581"/><section>
    <title>ADC_JSQR_JSQ2_2</title>
<indexterm><primary>ADC_JSQR_JSQ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a"/><section>
    <title>ADC_JSQR_JSQ2_3</title>
<indexterm><primary>ADC_JSQR_JSQ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59"/><section>
    <title>ADC_JSQR_JSQ2_4</title>
<indexterm><primary>ADC_JSQR_JSQ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9"/><section>
    <title>ADC_JSQR_JSQ3</title>
<indexterm><primary>ADC_JSQR_JSQ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</computeroutput></para>
<para>JSQ3[4:0] bits (3rd conversion in injected sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98"/><section>
    <title>ADC_JSQR_JSQ3_0</title>
<indexterm><primary>ADC_JSQR_JSQ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32"/><section>
    <title>ADC_JSQR_JSQ3_1</title>
<indexterm><primary>ADC_JSQR_JSQ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9"/><section>
    <title>ADC_JSQR_JSQ3_2</title>
<indexterm><primary>ADC_JSQR_JSQ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e"/><section>
    <title>ADC_JSQR_JSQ3_3</title>
<indexterm><primary>ADC_JSQR_JSQ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac"/><section>
    <title>ADC_JSQR_JSQ3_4</title>
<indexterm><primary>ADC_JSQR_JSQ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4"/><section>
    <title>ADC_JSQR_JSQ4</title>
<indexterm><primary>ADC_JSQR_JSQ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</computeroutput></para>
<para>JSQ4[4:0] bits (4th conversion in injected sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649"/><section>
    <title>ADC_JSQR_JSQ4_0</title>
<indexterm><primary>ADC_JSQR_JSQ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7"/><section>
    <title>ADC_JSQR_JSQ4_1</title>
<indexterm><primary>ADC_JSQR_JSQ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a"/><section>
    <title>ADC_JSQR_JSQ4_2</title>
<indexterm><primary>ADC_JSQR_JSQ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917"/><section>
    <title>ADC_JSQR_JSQ4_3</title>
<indexterm><primary>ADC_JSQR_JSQ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca"/><section>
    <title>ADC_JSQR_JSQ4_4</title>
<indexterm><primary>ADC_JSQR_JSQ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24"/><section>
    <title>ADC_LTR_LT</title>
<indexterm><primary>ADC_LTR_LT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_LTR_LT</secondary></indexterm>
<para><computeroutput>#define ADC_LTR_LT&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Analog watchdog low threshold </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0"/><section>
    <title>ADC_SMPR1_SMP10</title>
<indexterm><primary>ADC_SMPR1_SMP10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10&#160;&#160;&#160;((uint32_t)0x00000007)</computeroutput></para>
<para>SMP10[2:0] bits (Channel 10 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf"/><section>
    <title>ADC_SMPR1_SMP10_0</title>
<indexterm><primary>ADC_SMPR1_SMP10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61"/><section>
    <title>ADC_SMPR1_SMP10_1</title>
<indexterm><primary>ADC_SMPR1_SMP10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded"/><section>
    <title>ADC_SMPR1_SMP10_2</title>
<indexterm><primary>ADC_SMPR1_SMP10_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800"/><section>
    <title>ADC_SMPR1_SMP11</title>
<indexterm><primary>ADC_SMPR1_SMP11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11&#160;&#160;&#160;((uint32_t)0x00000038)</computeroutput></para>
<para>SMP11[2:0] bits (Channel 11 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28"/><section>
    <title>ADC_SMPR1_SMP11_0</title>
<indexterm><primary>ADC_SMPR1_SMP11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d"/><section>
    <title>ADC_SMPR1_SMP11_1</title>
<indexterm><primary>ADC_SMPR1_SMP11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2"/><section>
    <title>ADC_SMPR1_SMP11_2</title>
<indexterm><primary>ADC_SMPR1_SMP11_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_2&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc"/><section>
    <title>ADC_SMPR1_SMP12</title>
<indexterm><primary>ADC_SMPR1_SMP12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12&#160;&#160;&#160;((uint32_t)0x000001C0)</computeroutput></para>
<para>SMP12[2:0] bits (Channel 12 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2"/><section>
    <title>ADC_SMPR1_SMP12_0</title>
<indexterm><primary>ADC_SMPR1_SMP12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_0&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c"/><section>
    <title>ADC_SMPR1_SMP12_1</title>
<indexterm><primary>ADC_SMPR1_SMP12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_1&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9"/><section>
    <title>ADC_SMPR1_SMP12_2</title>
<indexterm><primary>ADC_SMPR1_SMP12_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_2&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e"/><section>
    <title>ADC_SMPR1_SMP13</title>
<indexterm><primary>ADC_SMPR1_SMP13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13&#160;&#160;&#160;((uint32_t)0x00000E00)</computeroutput></para>
<para>SMP13[2:0] bits (Channel 13 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553"/><section>
    <title>ADC_SMPR1_SMP13_0</title>
<indexterm><primary>ADC_SMPR1_SMP13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_0&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1"/><section>
    <title>ADC_SMPR1_SMP13_1</title>
<indexterm><primary>ADC_SMPR1_SMP13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c"/><section>
    <title>ADC_SMPR1_SMP13_2</title>
<indexterm><primary>ADC_SMPR1_SMP13_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781"/><section>
    <title>ADC_SMPR1_SMP14</title>
<indexterm><primary>ADC_SMPR1_SMP14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14&#160;&#160;&#160;((uint32_t)0x00007000)</computeroutput></para>
<para>SMP14[2:0] bits (Channel 14 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78"/><section>
    <title>ADC_SMPR1_SMP14_0</title>
<indexterm><primary>ADC_SMPR1_SMP14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_0&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22"/><section>
    <title>ADC_SMPR1_SMP14_1</title>
<indexterm><primary>ADC_SMPR1_SMP14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_1&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e"/><section>
    <title>ADC_SMPR1_SMP14_2</title>
<indexterm><primary>ADC_SMPR1_SMP14_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_2&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf"/><section>
    <title>ADC_SMPR1_SMP15</title>
<indexterm><primary>ADC_SMPR1_SMP15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15&#160;&#160;&#160;((uint32_t)0x00038000)</computeroutput></para>
<para>SMP15[2:0] bits (Channel 15 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584"/><section>
    <title>ADC_SMPR1_SMP15_0</title>
<indexterm><primary>ADC_SMPR1_SMP15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac"/><section>
    <title>ADC_SMPR1_SMP15_1</title>
<indexterm><primary>ADC_SMPR1_SMP15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117"/><section>
    <title>ADC_SMPR1_SMP15_2</title>
<indexterm><primary>ADC_SMPR1_SMP15_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec"/><section>
    <title>ADC_SMPR1_SMP16</title>
<indexterm><primary>ADC_SMPR1_SMP16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16&#160;&#160;&#160;((uint32_t)0x001C0000)</computeroutput></para>
<para>SMP16[2:0] bits (Channel 16 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be"/><section>
    <title>ADC_SMPR1_SMP16_0</title>
<indexterm><primary>ADC_SMPR1_SMP16_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_0&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15"/><section>
    <title>ADC_SMPR1_SMP16_1</title>
<indexterm><primary>ADC_SMPR1_SMP16_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_1&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686"/><section>
    <title>ADC_SMPR1_SMP16_2</title>
<indexterm><primary>ADC_SMPR1_SMP16_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_2&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581"/><section>
    <title>ADC_SMPR1_SMP17</title>
<indexterm><primary>ADC_SMPR1_SMP17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17&#160;&#160;&#160;((uint32_t)0x00E00000)</computeroutput></para>
<para>SMP17[2:0] bits (Channel 17 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480"/><section>
    <title>ADC_SMPR1_SMP17_0</title>
<indexterm><primary>ADC_SMPR1_SMP17_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_0&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1"/><section>
    <title>ADC_SMPR1_SMP17_1</title>
<indexterm><primary>ADC_SMPR1_SMP17_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_1&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273"/><section>
    <title>ADC_SMPR1_SMP17_2</title>
<indexterm><primary>ADC_SMPR1_SMP17_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_2&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c"/><section>
    <title>ADC_SMPR1_SMP18</title>
<indexterm><primary>ADC_SMPR1_SMP18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18&#160;&#160;&#160;((uint32_t)0x07000000)</computeroutput></para>
<para>SMP18[2:0] bits (Channel 18 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b"/><section>
    <title>ADC_SMPR1_SMP18_0</title>
<indexterm><primary>ADC_SMPR1_SMP18_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090"/><section>
    <title>ADC_SMPR1_SMP18_1</title>
<indexterm><primary>ADC_SMPR1_SMP18_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059"/><section>
    <title>ADC_SMPR1_SMP18_2</title>
<indexterm><primary>ADC_SMPR1_SMP18_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e"/><section>
    <title>ADC_SMPR2_SMP0</title>
<indexterm><primary>ADC_SMPR2_SMP0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0&#160;&#160;&#160;((uint32_t)0x00000007)</computeroutput></para>
<para>SMP0[2:0] bits (Channel 0 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c"/><section>
    <title>ADC_SMPR2_SMP0_0</title>
<indexterm><primary>ADC_SMPR2_SMP0_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6"/><section>
    <title>ADC_SMPR2_SMP0_1</title>
<indexterm><primary>ADC_SMPR2_SMP0_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc"/><section>
    <title>ADC_SMPR2_SMP0_2</title>
<indexterm><primary>ADC_SMPR2_SMP0_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36"/><section>
    <title>ADC_SMPR2_SMP1</title>
<indexterm><primary>ADC_SMPR2_SMP1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1&#160;&#160;&#160;((uint32_t)0x00000038)</computeroutput></para>
<para>SMP1[2:0] bits (Channel 1 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6"/><section>
    <title>ADC_SMPR2_SMP1_0</title>
<indexterm><primary>ADC_SMPR2_SMP1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2"/><section>
    <title>ADC_SMPR2_SMP1_1</title>
<indexterm><primary>ADC_SMPR2_SMP1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a"/><section>
    <title>ADC_SMPR2_SMP1_2</title>
<indexterm><primary>ADC_SMPR2_SMP1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_2&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683"/><section>
    <title>ADC_SMPR2_SMP2</title>
<indexterm><primary>ADC_SMPR2_SMP2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2&#160;&#160;&#160;((uint32_t)0x000001C0)</computeroutput></para>
<para>SMP2[2:0] bits (Channel 2 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"/><section>
    <title>ADC_SMPR2_SMP2_0</title>
<indexterm><primary>ADC_SMPR2_SMP2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_0&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199"/><section>
    <title>ADC_SMPR2_SMP2_1</title>
<indexterm><primary>ADC_SMPR2_SMP2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_1&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122"/><section>
    <title>ADC_SMPR2_SMP2_2</title>
<indexterm><primary>ADC_SMPR2_SMP2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_2&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0"/><section>
    <title>ADC_SMPR2_SMP3</title>
<indexterm><primary>ADC_SMPR2_SMP3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3&#160;&#160;&#160;((uint32_t)0x00000E00)</computeroutput></para>
<para>SMP3[2:0] bits (Channel 3 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01"/><section>
    <title>ADC_SMPR2_SMP3_0</title>
<indexterm><primary>ADC_SMPR2_SMP3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_0&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0"/><section>
    <title>ADC_SMPR2_SMP3_1</title>
<indexterm><primary>ADC_SMPR2_SMP3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46"/><section>
    <title>ADC_SMPR2_SMP3_2</title>
<indexterm><primary>ADC_SMPR2_SMP3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64"/><section>
    <title>ADC_SMPR2_SMP4</title>
<indexterm><primary>ADC_SMPR2_SMP4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4&#160;&#160;&#160;((uint32_t)0x00007000)</computeroutput></para>
<para>SMP4[2:0] bits (Channel 4 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2"/><section>
    <title>ADC_SMPR2_SMP4_0</title>
<indexterm><primary>ADC_SMPR2_SMP4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_0&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763"/><section>
    <title>ADC_SMPR2_SMP4_1</title>
<indexterm><primary>ADC_SMPR2_SMP4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_1&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245"/><section>
    <title>ADC_SMPR2_SMP4_2</title>
<indexterm><primary>ADC_SMPR2_SMP4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_2&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849"/><section>
    <title>ADC_SMPR2_SMP5</title>
<indexterm><primary>ADC_SMPR2_SMP5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5&#160;&#160;&#160;((uint32_t)0x00038000)</computeroutput></para>
<para>SMP5[2:0] bits (Channel 5 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"/><section>
    <title>ADC_SMPR2_SMP5_0</title>
<indexterm><primary>ADC_SMPR2_SMP5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88"/><section>
    <title>ADC_SMPR2_SMP5_1</title>
<indexterm><primary>ADC_SMPR2_SMP5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e"/><section>
    <title>ADC_SMPR2_SMP5_2</title>
<indexterm><primary>ADC_SMPR2_SMP5_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae"/><section>
    <title>ADC_SMPR2_SMP6</title>
<indexterm><primary>ADC_SMPR2_SMP6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6&#160;&#160;&#160;((uint32_t)0x001C0000)</computeroutput></para>
<para>SMP6[2:0] bits (Channel 6 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44"/><section>
    <title>ADC_SMPR2_SMP6_0</title>
<indexterm><primary>ADC_SMPR2_SMP6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_0&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3"/><section>
    <title>ADC_SMPR2_SMP6_1</title>
<indexterm><primary>ADC_SMPR2_SMP6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_1&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909"/><section>
    <title>ADC_SMPR2_SMP6_2</title>
<indexterm><primary>ADC_SMPR2_SMP6_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_2&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500"/><section>
    <title>ADC_SMPR2_SMP7</title>
<indexterm><primary>ADC_SMPR2_SMP7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7&#160;&#160;&#160;((uint32_t)0x00E00000)</computeroutput></para>
<para>SMP7[2:0] bits (Channel 7 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a"/><section>
    <title>ADC_SMPR2_SMP7_0</title>
<indexterm><primary>ADC_SMPR2_SMP7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_0&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068"/><section>
    <title>ADC_SMPR2_SMP7_1</title>
<indexterm><primary>ADC_SMPR2_SMP7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_1&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca"/><section>
    <title>ADC_SMPR2_SMP7_2</title>
<indexterm><primary>ADC_SMPR2_SMP7_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_2&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3"/><section>
    <title>ADC_SMPR2_SMP8</title>
<indexterm><primary>ADC_SMPR2_SMP8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8&#160;&#160;&#160;((uint32_t)0x07000000)</computeroutput></para>
<para>SMP8[2:0] bits (Channel 8 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6"/><section>
    <title>ADC_SMPR2_SMP8_0</title>
<indexterm><primary>ADC_SMPR2_SMP8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250"/><section>
    <title>ADC_SMPR2_SMP8_1</title>
<indexterm><primary>ADC_SMPR2_SMP8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d"/><section>
    <title>ADC_SMPR2_SMP8_2</title>
<indexterm><primary>ADC_SMPR2_SMP8_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005"/><section>
    <title>ADC_SMPR2_SMP9</title>
<indexterm><primary>ADC_SMPR2_SMP9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9&#160;&#160;&#160;((uint32_t)0x38000000)</computeroutput></para>
<para>SMP9[2:0] bits (Channel 9 Sample time selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423"/><section>
    <title>ADC_SMPR2_SMP9_0</title>
<indexterm><primary>ADC_SMPR2_SMP9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_0&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc"/><section>
    <title>ADC_SMPR2_SMP9_1</title>
<indexterm><primary>ADC_SMPR2_SMP9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_1&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1"/><section>
    <title>ADC_SMPR2_SMP9_2</title>
<indexterm><primary>ADC_SMPR2_SMP9_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_2&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc"/><section>
    <title>ADC_SQR1_L</title>
<indexterm><primary>ADC_SQR1_L</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>L[3:0] bits (Regular channel sequence length) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c"/><section>
    <title>ADC_SQR1_L_0</title>
<indexterm><primary>ADC_SQR1_L_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd"/><section>
    <title>ADC_SQR1_L_1</title>
<indexterm><primary>ADC_SQR1_L_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558"/><section>
    <title>ADC_SQR1_L_2</title>
<indexterm><primary>ADC_SQR1_L_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47"/><section>
    <title>ADC_SQR1_L_3</title>
<indexterm><primary>ADC_SQR1_L_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc"/><section>
    <title>ADC_SQR1_SQ13</title>
<indexterm><primary>ADC_SQR1_SQ13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ13[4:0] bits (13th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08"/><section>
    <title>ADC_SQR1_SQ13_0</title>
<indexterm><primary>ADC_SQR1_SQ13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f"/><section>
    <title>ADC_SQR1_SQ13_1</title>
<indexterm><primary>ADC_SQR1_SQ13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad"/><section>
    <title>ADC_SQR1_SQ13_2</title>
<indexterm><primary>ADC_SQR1_SQ13_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778"/><section>
    <title>ADC_SQR1_SQ13_3</title>
<indexterm><primary>ADC_SQR1_SQ13_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028"/><section>
    <title>ADC_SQR1_SQ13_4</title>
<indexterm><primary>ADC_SQR1_SQ13_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585"/><section>
    <title>ADC_SQR1_SQ14</title>
<indexterm><primary>ADC_SQR1_SQ14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14&#160;&#160;&#160;((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ14[4:0] bits (14th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212"/><section>
    <title>ADC_SQR1_SQ14_0</title>
<indexterm><primary>ADC_SQR1_SQ14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_0&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"/><section>
    <title>ADC_SQR1_SQ14_1</title>
<indexterm><primary>ADC_SQR1_SQ14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_1&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0"/><section>
    <title>ADC_SQR1_SQ14_2</title>
<indexterm><primary>ADC_SQR1_SQ14_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_2&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae"/><section>
    <title>ADC_SQR1_SQ14_3</title>
<indexterm><primary>ADC_SQR1_SQ14_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_3&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e"/><section>
    <title>ADC_SQR1_SQ14_4</title>
<indexterm><primary>ADC_SQR1_SQ14_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_4&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f"/><section>
    <title>ADC_SQR1_SQ15</title>
<indexterm><primary>ADC_SQR1_SQ15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15&#160;&#160;&#160;((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ15[4:0] bits (15th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b"/><section>
    <title>ADC_SQR1_SQ15_0</title>
<indexterm><primary>ADC_SQR1_SQ15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_0&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a"/><section>
    <title>ADC_SQR1_SQ15_1</title>
<indexterm><primary>ADC_SQR1_SQ15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03"/><section>
    <title>ADC_SQR1_SQ15_2</title>
<indexterm><primary>ADC_SQR1_SQ15_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852"/><section>
    <title>ADC_SQR1_SQ15_3</title>
<indexterm><primary>ADC_SQR1_SQ15_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_3&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2"/><section>
    <title>ADC_SQR1_SQ15_4</title>
<indexterm><primary>ADC_SQR1_SQ15_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_4&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7"/><section>
    <title>ADC_SQR1_SQ16</title>
<indexterm><primary>ADC_SQR1_SQ16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16&#160;&#160;&#160;((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ16[4:0] bits (16th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9"/><section>
    <title>ADC_SQR1_SQ16_0</title>
<indexterm><primary>ADC_SQR1_SQ16_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1"/><section>
    <title>ADC_SQR1_SQ16_1</title>
<indexterm><primary>ADC_SQR1_SQ16_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5"/><section>
    <title>ADC_SQR1_SQ16_2</title>
<indexterm><primary>ADC_SQR1_SQ16_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55"/><section>
    <title>ADC_SQR1_SQ16_3</title>
<indexterm><primary>ADC_SQR1_SQ16_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_3&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd"/><section>
    <title>ADC_SQR1_SQ16_4</title>
<indexterm><primary>ADC_SQR1_SQ16_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_4&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb"/><section>
    <title>ADC_SQR2_SQ10</title>
<indexterm><primary>ADC_SQR2_SQ10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10&#160;&#160;&#160;((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ10[4:0] bits (10th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262"/><section>
    <title>ADC_SQR2_SQ10_0</title>
<indexterm><primary>ADC_SQR2_SQ10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044"/><section>
    <title>ADC_SQR2_SQ10_1</title>
<indexterm><primary>ADC_SQR2_SQ10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9"/><section>
    <title>ADC_SQR2_SQ10_2</title>
<indexterm><primary>ADC_SQR2_SQ10_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e"/><section>
    <title>ADC_SQR2_SQ10_3</title>
<indexterm><primary>ADC_SQR2_SQ10_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_3&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb"/><section>
    <title>ADC_SQR2_SQ10_4</title>
<indexterm><primary>ADC_SQR2_SQ10_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_4&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e"/><section>
    <title>ADC_SQR2_SQ11</title>
<indexterm><primary>ADC_SQR2_SQ11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11&#160;&#160;&#160;((uint32_t)0x01F00000)</computeroutput></para>
<para>SQ11[4:0] bits (11th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e"/><section>
    <title>ADC_SQR2_SQ11_0</title>
<indexterm><primary>ADC_SQR2_SQ11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5"/><section>
    <title>ADC_SQR2_SQ11_1</title>
<indexterm><primary>ADC_SQR2_SQ11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c"/><section>
    <title>ADC_SQR2_SQ11_2</title>
<indexterm><primary>ADC_SQR2_SQ11_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225"/><section>
    <title>ADC_SQR2_SQ11_3</title>
<indexterm><primary>ADC_SQR2_SQ11_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0"/><section>
    <title>ADC_SQR2_SQ11_4</title>
<indexterm><primary>ADC_SQR2_SQ11_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_4&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184"/><section>
    <title>ADC_SQR2_SQ12</title>
<indexterm><primary>ADC_SQR2_SQ12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12&#160;&#160;&#160;((uint32_t)0x3E000000)</computeroutput></para>
<para>SQ12[4:0] bits (12th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0"/><section>
    <title>ADC_SQR2_SQ12_0</title>
<indexterm><primary>ADC_SQR2_SQ12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_0&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601"/><section>
    <title>ADC_SQR2_SQ12_1</title>
<indexterm><primary>ADC_SQR2_SQ12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_1&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66"/><section>
    <title>ADC_SQR2_SQ12_2</title>
<indexterm><primary>ADC_SQR2_SQ12_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_2&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857"/><section>
    <title>ADC_SQR2_SQ12_3</title>
<indexterm><primary>ADC_SQR2_SQ12_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_3&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7"/><section>
    <title>ADC_SQR2_SQ12_4</title>
<indexterm><primary>ADC_SQR2_SQ12_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_4&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4"/><section>
    <title>ADC_SQR2_SQ7</title>
<indexterm><primary>ADC_SQR2_SQ7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ7[4:0] bits (7th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96"/><section>
    <title>ADC_SQR2_SQ7_0</title>
<indexterm><primary>ADC_SQR2_SQ7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6"/><section>
    <title>ADC_SQR2_SQ7_1</title>
<indexterm><primary>ADC_SQR2_SQ7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52"/><section>
    <title>ADC_SQR2_SQ7_2</title>
<indexterm><primary>ADC_SQR2_SQ7_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af"/><section>
    <title>ADC_SQR2_SQ7_3</title>
<indexterm><primary>ADC_SQR2_SQ7_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac"/><section>
    <title>ADC_SQR2_SQ7_4</title>
<indexterm><primary>ADC_SQR2_SQ7_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e"/><section>
    <title>ADC_SQR2_SQ8</title>
<indexterm><primary>ADC_SQR2_SQ8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8&#160;&#160;&#160;((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ8[4:0] bits (8th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13"/><section>
    <title>ADC_SQR2_SQ8_0</title>
<indexterm><primary>ADC_SQR2_SQ8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_0&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a"/><section>
    <title>ADC_SQR2_SQ8_1</title>
<indexterm><primary>ADC_SQR2_SQ8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_1&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b"/><section>
    <title>ADC_SQR2_SQ8_2</title>
<indexterm><primary>ADC_SQR2_SQ8_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_2&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412"/><section>
    <title>ADC_SQR2_SQ8_3</title>
<indexterm><primary>ADC_SQR2_SQ8_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_3&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63"/><section>
    <title>ADC_SQR2_SQ8_4</title>
<indexterm><primary>ADC_SQR2_SQ8_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_4&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91"/><section>
    <title>ADC_SQR2_SQ9</title>
<indexterm><primary>ADC_SQR2_SQ9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9&#160;&#160;&#160;((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ9[4:0] bits (9th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b"/><section>
    <title>ADC_SQR2_SQ9_0</title>
<indexterm><primary>ADC_SQR2_SQ9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_0&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891"/><section>
    <title>ADC_SQR2_SQ9_1</title>
<indexterm><primary>ADC_SQR2_SQ9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d"/><section>
    <title>ADC_SQR2_SQ9_2</title>
<indexterm><primary>ADC_SQR2_SQ9_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71"/><section>
    <title>ADC_SQR2_SQ9_3</title>
<indexterm><primary>ADC_SQR2_SQ9_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_3&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2"/><section>
    <title>ADC_SQR2_SQ9_4</title>
<indexterm><primary>ADC_SQR2_SQ9_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_4&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9"/><section>
    <title>ADC_SQR3_SQ1</title>
<indexterm><primary>ADC_SQR3_SQ1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1&#160;&#160;&#160;((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ1[4:0] bits (1st conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4"/><section>
    <title>ADC_SQR3_SQ1_0</title>
<indexterm><primary>ADC_SQR3_SQ1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af"/><section>
    <title>ADC_SQR3_SQ1_1</title>
<indexterm><primary>ADC_SQR3_SQ1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc"/><section>
    <title>ADC_SQR3_SQ1_2</title>
<indexterm><primary>ADC_SQR3_SQ1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556"/><section>
    <title>ADC_SQR3_SQ1_3</title>
<indexterm><primary>ADC_SQR3_SQ1_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0"/><section>
    <title>ADC_SQR3_SQ1_4</title>
<indexterm><primary>ADC_SQR3_SQ1_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c"/><section>
    <title>ADC_SQR3_SQ2</title>
<indexterm><primary>ADC_SQR3_SQ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2&#160;&#160;&#160;((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ2[4:0] bits (2nd conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937"/><section>
    <title>ADC_SQR3_SQ2_0</title>
<indexterm><primary>ADC_SQR3_SQ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_0&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508"/><section>
    <title>ADC_SQR3_SQ2_1</title>
<indexterm><primary>ADC_SQR3_SQ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_1&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c"/><section>
    <title>ADC_SQR3_SQ2_2</title>
<indexterm><primary>ADC_SQR3_SQ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_2&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389"/><section>
    <title>ADC_SQR3_SQ2_3</title>
<indexterm><primary>ADC_SQR3_SQ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_3&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6"/><section>
    <title>ADC_SQR3_SQ2_4</title>
<indexterm><primary>ADC_SQR3_SQ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_4&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1"/><section>
    <title>ADC_SQR3_SQ3</title>
<indexterm><primary>ADC_SQR3_SQ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3&#160;&#160;&#160;((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ3[4:0] bits (3rd conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313"/><section>
    <title>ADC_SQR3_SQ3_0</title>
<indexterm><primary>ADC_SQR3_SQ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_0&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4"/><section>
    <title>ADC_SQR3_SQ3_1</title>
<indexterm><primary>ADC_SQR3_SQ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe"/><section>
    <title>ADC_SQR3_SQ3_2</title>
<indexterm><primary>ADC_SQR3_SQ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0"/><section>
    <title>ADC_SQR3_SQ3_3</title>
<indexterm><primary>ADC_SQR3_SQ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_3&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042"/><section>
    <title>ADC_SQR3_SQ3_4</title>
<indexterm><primary>ADC_SQR3_SQ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_4&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b"/><section>
    <title>ADC_SQR3_SQ4</title>
<indexterm><primary>ADC_SQR3_SQ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4&#160;&#160;&#160;((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ4[4:0] bits (4th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93"/><section>
    <title>ADC_SQR3_SQ4_0</title>
<indexterm><primary>ADC_SQR3_SQ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_0&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c"/><section>
    <title>ADC_SQR3_SQ4_1</title>
<indexterm><primary>ADC_SQR3_SQ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_1&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb"/><section>
    <title>ADC_SQR3_SQ4_2</title>
<indexterm><primary>ADC_SQR3_SQ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae"/><section>
    <title>ADC_SQR3_SQ4_3</title>
<indexterm><primary>ADC_SQR3_SQ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_3&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083"/><section>
    <title>ADC_SQR3_SQ4_4</title>
<indexterm><primary>ADC_SQR3_SQ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_4&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f"/><section>
    <title>ADC_SQR3_SQ5</title>
<indexterm><primary>ADC_SQR3_SQ5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5&#160;&#160;&#160;((uint32_t)0x01F00000)</computeroutput></para>
<para>SQ5[4:0] bits (5th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b"/><section>
    <title>ADC_SQR3_SQ5_0</title>
<indexterm><primary>ADC_SQR3_SQ5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172"/><section>
    <title>ADC_SQR3_SQ5_1</title>
<indexterm><primary>ADC_SQR3_SQ5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373"/><section>
    <title>ADC_SQR3_SQ5_2</title>
<indexterm><primary>ADC_SQR3_SQ5_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e"/><section>
    <title>ADC_SQR3_SQ5_3</title>
<indexterm><primary>ADC_SQR3_SQ5_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885"/><section>
    <title>ADC_SQR3_SQ5_4</title>
<indexterm><primary>ADC_SQR3_SQ5_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_4&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6"/><section>
    <title>ADC_SQR3_SQ6</title>
<indexterm><primary>ADC_SQR3_SQ6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6&#160;&#160;&#160;((uint32_t)0x3E000000)</computeroutput></para>
<para>SQ6[4:0] bits (6th conversion in regular sequence) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335"/><section>
    <title>ADC_SQR3_SQ6_0</title>
<indexterm><primary>ADC_SQR3_SQ6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_0&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e"/><section>
    <title>ADC_SQR3_SQ6_1</title>
<indexterm><primary>ADC_SQR3_SQ6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_1&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab"/><section>
    <title>ADC_SQR3_SQ6_2</title>
<indexterm><primary>ADC_SQR3_SQ6_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_2&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922"/><section>
    <title>ADC_SQR3_SQ6_3</title>
<indexterm><primary>ADC_SQR3_SQ6_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_3&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff"/><section>
    <title>ADC_SQR3_SQ6_4</title>
<indexterm><primary>ADC_SQR3_SQ6_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_4&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2"/><section>
    <title>ADC_SR_AWD</title>
<indexterm><primary>ADC_SR_AWD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_AWD</secondary></indexterm>
<para><computeroutput>#define ADC_SR_AWD&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Analog watchdog flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53"/><section>
    <title>ADC_SR_EOC</title>
<indexterm><primary>ADC_SR_EOC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_EOC</secondary></indexterm>
<para><computeroutput>#define ADC_SR_EOC&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>End of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56"/><section>
    <title>ADC_SR_JEOC</title>
<indexterm><primary>ADC_SR_JEOC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_JEOC</secondary></indexterm>
<para><computeroutput>#define ADC_SR_JEOC&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Injected channel end of conversion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14"/><section>
    <title>ADC_SR_JSTRT</title>
<indexterm><primary>ADC_SR_JSTRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_JSTRT</secondary></indexterm>
<para><computeroutput>#define ADC_SR_JSTRT&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Injected channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"/><section>
    <title>ADC_SR_OVR</title>
<indexterm><primary>ADC_SR_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_OVR</secondary></indexterm>
<para><computeroutput>#define ADC_SR_OVR&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Overrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222"/><section>
    <title>ADC_SR_STRT</title>
<indexterm><primary>ADC_SR_STRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_STRT</secondary></indexterm>
<para><computeroutput>#define ADC_SR_STRT&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Regular channel Start flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96a5522b4c06551856f7185bdd448b02"/><section>
    <title>CAN_BTR_BRP</title>
<indexterm><primary>CAN_BTR_BRP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_BRP</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_BRP&#160;&#160;&#160;((uint32_t)0x000003FF)</computeroutput></para>
<para>Baud Rate Prescaler </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac6c0a81d8dcde61a1f2772232f5343b8"/><section>
    <title>CAN_BTR_LBKM</title>
<indexterm><primary>CAN_BTR_LBKM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_LBKM</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_LBKM&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Loop Back Mode (Debug) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa36bc23e833190cbee9b8cf5cf49159d"/><section>
    <title>CAN_BTR_SILM</title>
<indexterm><primary>CAN_BTR_SILM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_SILM</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_SILM&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Silent Mode Mailbox registers </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04c8b91ddacdcbb779bae42398c94cf2"/><section>
    <title>CAN_BTR_SJW</title>
<indexterm><primary>CAN_BTR_SJW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_SJW</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_SJW&#160;&#160;&#160;((uint32_t)0x03000000)</computeroutput></para>
<para>Resynchronization Jump Width </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d7ae8f06f8fbbf5dcfbbbb887057be9"/><section>
    <title>CAN_BTR_TS1</title>
<indexterm><primary>CAN_BTR_TS1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_TS1</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_TS1&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>Time Segment 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac006aa2ab26c50227ccaa18e0a79bff3"/><section>
    <title>CAN_BTR_TS2</title>
<indexterm><primary>CAN_BTR_TS2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_BTR_TS2</secondary></indexterm>
<para><computeroutput>#define CAN_BTR_TS2&#160;&#160;&#160;((uint32_t)0x00700000)</computeroutput></para>
<para>Time Segment 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga619d49f67f1835a7efc457205fea1225"/><section>
    <title>CAN_ESR_BOFF</title>
<indexterm><primary>CAN_ESR_BOFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_BOFF</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_BOFF&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bus-Off Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga633c961d528cbf8093b0e05e92225ff0"/><section>
    <title>CAN_ESR_EPVF</title>
<indexterm><primary>CAN_ESR_EPVF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_EPVF</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_EPVF&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Error Passive Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c0c02829fb41ac2a1b1852c19931de8"/><section>
    <title>CAN_ESR_EWGF</title>
<indexterm><primary>CAN_ESR_EWGF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_EWGF</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_EWGF&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Error Warning Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9f86741dd89034900e300499ae2272e"/><section>
    <title>CAN_ESR_LEC</title>
<indexterm><primary>CAN_ESR_LEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_LEC</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_LEC&#160;&#160;&#160;((uint32_t)0x00000070)</computeroutput></para>
<para>LEC[2:0] bits (Last Error Code) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga054ebb41578d890d4d9dffb4828f02e7"/><section>
    <title>CAN_ESR_LEC_0</title>
<indexterm><primary>CAN_ESR_LEC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_LEC_0</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_LEC_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae570e9ba39dbe11808db929392250cf4"/><section>
    <title>CAN_ESR_LEC_1</title>
<indexterm><primary>CAN_ESR_LEC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_LEC_1</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_LEC_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4998e7bfd002999413c68107911c6e8c"/><section>
    <title>CAN_ESR_LEC_2</title>
<indexterm><primary>CAN_ESR_LEC_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_LEC_2</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_LEC_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0df5b2ea3f419182e9bd885f55ee5dc9"/><section>
    <title>CAN_ESR_REC</title>
<indexterm><primary>CAN_ESR_REC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_REC</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_REC&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Receive Error Counter </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3de2080f48cc851c20d920acfd1737d"/><section>
    <title>CAN_ESR_TEC</title>
<indexterm><primary>CAN_ESR_TEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_ESR_TEC</secondary></indexterm>
<para><computeroutput>#define CAN_ESR_TEC&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Least significant byte of the 9-bit Transmit Error Counter </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38014ea45b62975627f8e222390f6819"/><section>
    <title>CAN_F0R1_FB0</title>
<indexterm><primary>CAN_F0R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e01c05df79304035c7aab1c7295bf3f"/><section>
    <title>CAN_F0R1_FB1</title>
<indexterm><primary>CAN_F0R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b8a688856ca6b53417948f79932534d"/><section>
    <title>CAN_F0R1_FB10</title>
<indexterm><primary>CAN_F0R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72b81011a2d626ac398a387c89055935"/><section>
    <title>CAN_F0R1_FB11</title>
<indexterm><primary>CAN_F0R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac178a6710aeb6c58f725dd7f00af5d5a"/><section>
    <title>CAN_F0R1_FB12</title>
<indexterm><primary>CAN_F0R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8aee1182bef65da056242c4ed49dd0ef"/><section>
    <title>CAN_F0R1_FB13</title>
<indexterm><primary>CAN_F0R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe16c95f454da44949977e4225590658"/><section>
    <title>CAN_F0R1_FB14</title>
<indexterm><primary>CAN_F0R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb07dca9fddf64a3476f25f227e33e1f"/><section>
    <title>CAN_F0R1_FB15</title>
<indexterm><primary>CAN_F0R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf019423a4b07e564dfe917b859e68e80"/><section>
    <title>CAN_F0R1_FB16</title>
<indexterm><primary>CAN_F0R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ee508d40637a9d558d2ab85753395bd"/><section>
    <title>CAN_F0R1_FB17</title>
<indexterm><primary>CAN_F0R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga827a459cd51a193d571a16e1d38fac22"/><section>
    <title>CAN_F0R1_FB18</title>
<indexterm><primary>CAN_F0R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ecfbfd6f5e129d690f1cb62ee344d78"/><section>
    <title>CAN_F0R1_FB19</title>
<indexterm><primary>CAN_F0R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga083282146d4db7f757fef86cf302eded"/><section>
    <title>CAN_F0R1_FB2</title>
<indexterm><primary>CAN_F0R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a0568e276f245e1f167e673a1f5b92e"/><section>
    <title>CAN_F0R1_FB20</title>
<indexterm><primary>CAN_F0R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb71599bae1e35e750524708ac5824f1"/><section>
    <title>CAN_F0R1_FB21</title>
<indexterm><primary>CAN_F0R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7589f9a62f9f5406934266820a265f3a"/><section>
    <title>CAN_F0R1_FB22</title>
<indexterm><primary>CAN_F0R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a0db2ff3fcf3ecd929d61e548905685"/><section>
    <title>CAN_F0R1_FB23</title>
<indexterm><primary>CAN_F0R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2161321c3b0857a9ca07bc45ac9cd1be"/><section>
    <title>CAN_F0R1_FB24</title>
<indexterm><primary>CAN_F0R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa85c1d5ccfd6241059822a3aadc1053d"/><section>
    <title>CAN_F0R1_FB25</title>
<indexterm><primary>CAN_F0R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d82ba565f065b4dec733d002c02498b"/><section>
    <title>CAN_F0R1_FB26</title>
<indexterm><primary>CAN_F0R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga199d63d7155cb5212982d4902e31e70c"/><section>
    <title>CAN_F0R1_FB27</title>
<indexterm><primary>CAN_F0R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac82d92ad6fb51b340e8a52da903e1009"/><section>
    <title>CAN_F0R1_FB28</title>
<indexterm><primary>CAN_F0R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa0a651933135336bc14baa3e0a56ab1"/><section>
    <title>CAN_F0R1_FB29</title>
<indexterm><primary>CAN_F0R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4a1adc2e4e550a38649a2bfd3662680"/><section>
    <title>CAN_F0R1_FB3</title>
<indexterm><primary>CAN_F0R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad2a1d8bb83dfcd9f13d25e8ed098b54"/><section>
    <title>CAN_F0R1_FB30</title>
<indexterm><primary>CAN_F0R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c9745bc78a65538cbe0fb0d09911554"/><section>
    <title>CAN_F0R1_FB31</title>
<indexterm><primary>CAN_F0R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0bfa15bf30fefb21f351228cde87981"/><section>
    <title>CAN_F0R1_FB4</title>
<indexterm><primary>CAN_F0R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5381c154ba89611bf4381657305ecb85"/><section>
    <title>CAN_F0R1_FB5</title>
<indexterm><primary>CAN_F0R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae224160853946732608f00ad008a6b1a"/><section>
    <title>CAN_F0R1_FB6</title>
<indexterm><primary>CAN_F0R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0c44034b5f42fa8250dbb8e46bc83eb"/><section>
    <title>CAN_F0R1_FB7</title>
<indexterm><primary>CAN_F0R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga465e092af3e73882f9eaffad13f36dea"/><section>
    <title>CAN_F0R1_FB8</title>
<indexterm><primary>CAN_F0R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1cb7ff6d513fec365eb5a830c3746f0"/><section>
    <title>CAN_F0R1_FB9</title>
<indexterm><primary>CAN_F0R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F0R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34282ddec559ecea4b613f2430334237"/><section>
    <title>CAN_F0R2_FB0</title>
<indexterm><primary>CAN_F0R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f23fc3814e0eb6af35c01e22c5dc6a7"/><section>
    <title>CAN_F0R2_FB1</title>
<indexterm><primary>CAN_F0R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa43bba65dd777c71e07130fde3fa6216"/><section>
    <title>CAN_F0R2_FB10</title>
<indexterm><primary>CAN_F0R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9077b9c35c6721d2a0e090a42af0eaaf"/><section>
    <title>CAN_F0R2_FB11</title>
<indexterm><primary>CAN_F0R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23af8df7d4e843a6e196b1542421ef45"/><section>
    <title>CAN_F0R2_FB12</title>
<indexterm><primary>CAN_F0R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0fe7776af3adce7d203aeb16d55d86d4"/><section>
    <title>CAN_F0R2_FB13</title>
<indexterm><primary>CAN_F0R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81168efb90a776e44a96d1fe5e3b88c3"/><section>
    <title>CAN_F0R2_FB14</title>
<indexterm><primary>CAN_F0R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9708e7cde70a19e8e8fa33291e1b9d5"/><section>
    <title>CAN_F0R2_FB15</title>
<indexterm><primary>CAN_F0R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2f2154c3030cebcfc3f1e4aed74fbf1"/><section>
    <title>CAN_F0R2_FB16</title>
<indexterm><primary>CAN_F0R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae87c14b75911aa0a9d0349d02d342711"/><section>
    <title>CAN_F0R2_FB17</title>
<indexterm><primary>CAN_F0R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fd7859cfc05300f68b175f520ddc31e"/><section>
    <title>CAN_F0R2_FB18</title>
<indexterm><primary>CAN_F0R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaea36db8fcada46357137efeea256457"/><section>
    <title>CAN_F0R2_FB19</title>
<indexterm><primary>CAN_F0R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82ee32b6ec44d763b4364fa032d3439c"/><section>
    <title>CAN_F0R2_FB2</title>
<indexterm><primary>CAN_F0R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57872dcfea1f8a56170640842edf9c1a"/><section>
    <title>CAN_F0R2_FB20</title>
<indexterm><primary>CAN_F0R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc01e7f26d0e85da93ca78d0d71a4fed"/><section>
    <title>CAN_F0R2_FB21</title>
<indexterm><primary>CAN_F0R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07d8c3c8c3eb3c97b5979388c548e2fc"/><section>
    <title>CAN_F0R2_FB22</title>
<indexterm><primary>CAN_F0R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade31bd75624afeaef9b5ab45a5057db9"/><section>
    <title>CAN_F0R2_FB23</title>
<indexterm><primary>CAN_F0R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa78ff8fcfe0f14655aaf94ecc92d7532"/><section>
    <title>CAN_F0R2_FB24</title>
<indexterm><primary>CAN_F0R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad577ebd9a8cedd1b8b13d5a41d2fbab"/><section>
    <title>CAN_F0R2_FB25</title>
<indexterm><primary>CAN_F0R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab814105bcd2a2c636c26197b21ead2b0"/><section>
    <title>CAN_F0R2_FB26</title>
<indexterm><primary>CAN_F0R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea82daeaa71ecddb187613df9517e51c"/><section>
    <title>CAN_F0R2_FB27</title>
<indexterm><primary>CAN_F0R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef5036edf5bd310e5e06f3ea5cb818a2"/><section>
    <title>CAN_F0R2_FB28</title>
<indexterm><primary>CAN_F0R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0c2db96ddbcfa1b838c283e20ca554b"/><section>
    <title>CAN_F0R2_FB29</title>
<indexterm><primary>CAN_F0R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7867b1d377088c63cdcc615932101997"/><section>
    <title>CAN_F0R2_FB3</title>
<indexterm><primary>CAN_F0R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5afb46a2d4ccb3f28e8579b26e2b2e2e"/><section>
    <title>CAN_F0R2_FB30</title>
<indexterm><primary>CAN_F0R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ace83e798931f35c123507e1ef59fbb"/><section>
    <title>CAN_F0R2_FB31</title>
<indexterm><primary>CAN_F0R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37fc5c9115eb669f1ac493b1c7296250"/><section>
    <title>CAN_F0R2_FB4</title>
<indexterm><primary>CAN_F0R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae04b27aad09a3027f20a4eb48884c463"/><section>
    <title>CAN_F0R2_FB5</title>
<indexterm><primary>CAN_F0R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae58d87c9513c11593041c3d43b955e8b"/><section>
    <title>CAN_F0R2_FB6</title>
<indexterm><primary>CAN_F0R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03a6328d408b8015bb472c76f96a4dd8"/><section>
    <title>CAN_F0R2_FB7</title>
<indexterm><primary>CAN_F0R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga92fd1acf48665f966b670a0457456deb"/><section>
    <title>CAN_F0R2_FB8</title>
<indexterm><primary>CAN_F0R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa853cff5493c4e857b7bb1ad28678ed4"/><section>
    <title>CAN_F0R2_FB9</title>
<indexterm><primary>CAN_F0R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F0R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F0R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d5b5b7bc147da430d9c8fbe03679ca3"/><section>
    <title>CAN_F10R1_FB0</title>
<indexterm><primary>CAN_F10R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ed7be0180fd7096f10cfde27261ecc9"/><section>
    <title>CAN_F10R1_FB1</title>
<indexterm><primary>CAN_F10R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d525825fe4bfc1d4ffccc21ab89a3fa"/><section>
    <title>CAN_F10R1_FB10</title>
<indexterm><primary>CAN_F10R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33336e283eeee9b77f1f289d77f2304e"/><section>
    <title>CAN_F10R1_FB11</title>
<indexterm><primary>CAN_F10R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf74ee01e72b3de69d6e8fcc092f7461"/><section>
    <title>CAN_F10R1_FB12</title>
<indexterm><primary>CAN_F10R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ee416ff22b47bb289bab34afbc74f19"/><section>
    <title>CAN_F10R1_FB13</title>
<indexterm><primary>CAN_F10R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97a8d8586c64910b0f6c09fef44c4ea7"/><section>
    <title>CAN_F10R1_FB14</title>
<indexterm><primary>CAN_F10R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e8e43adc56ba1e593b97e062c79075"/><section>
    <title>CAN_F10R1_FB15</title>
<indexterm><primary>CAN_F10R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa64a0b16c073b51cb5e90b94c638fd95"/><section>
    <title>CAN_F10R1_FB16</title>
<indexterm><primary>CAN_F10R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65f5cc396cfcf3bad71a71326e64f7d9"/><section>
    <title>CAN_F10R1_FB17</title>
<indexterm><primary>CAN_F10R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga424940f535aa9a1520e25df53673d01f"/><section>
    <title>CAN_F10R1_FB18</title>
<indexterm><primary>CAN_F10R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga166a4035770c58147d583c3dc571d10a"/><section>
    <title>CAN_F10R1_FB19</title>
<indexterm><primary>CAN_F10R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad099442eb6b71912a81d1f6fccbaec0a"/><section>
    <title>CAN_F10R1_FB2</title>
<indexterm><primary>CAN_F10R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga302214ece439e8913b47949bd07d118a"/><section>
    <title>CAN_F10R1_FB20</title>
<indexterm><primary>CAN_F10R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9abe6ae1dcb2bd140e7e28d37fd8abb"/><section>
    <title>CAN_F10R1_FB21</title>
<indexterm><primary>CAN_F10R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99063956b41c4dcf6c78cc29305b1cd1"/><section>
    <title>CAN_F10R1_FB22</title>
<indexterm><primary>CAN_F10R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81ae64786c3a83bdd21cf72c560c7c1e"/><section>
    <title>CAN_F10R1_FB23</title>
<indexterm><primary>CAN_F10R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f9083faf8395701c892814694b45d2c"/><section>
    <title>CAN_F10R1_FB24</title>
<indexterm><primary>CAN_F10R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaeb6942affe306b407940fdf01534e4a"/><section>
    <title>CAN_F10R1_FB25</title>
<indexterm><primary>CAN_F10R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e4ee946a9614316f666852bc266c1f7"/><section>
    <title>CAN_F10R1_FB26</title>
<indexterm><primary>CAN_F10R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99153cddc8fc7e846fcc44383936541f"/><section>
    <title>CAN_F10R1_FB27</title>
<indexterm><primary>CAN_F10R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e2ba1740577246368e60d94fd3d7c69"/><section>
    <title>CAN_F10R1_FB28</title>
<indexterm><primary>CAN_F10R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca062686821fba26a0e5e5b0a6c5b855"/><section>
    <title>CAN_F10R1_FB29</title>
<indexterm><primary>CAN_F10R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4024c53b7b0cec550baed99ae92e3465"/><section>
    <title>CAN_F10R1_FB3</title>
<indexterm><primary>CAN_F10R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8981f420ef4c8fe1976a09f27a9c13f1"/><section>
    <title>CAN_F10R1_FB30</title>
<indexterm><primary>CAN_F10R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0424bf38917058b166a8bfd861d22b40"/><section>
    <title>CAN_F10R1_FB31</title>
<indexterm><primary>CAN_F10R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1859eaac9ae1220c752218e5ad526179"/><section>
    <title>CAN_F10R1_FB4</title>
<indexterm><primary>CAN_F10R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5683dc25f0aae9a802a5f57c88bec856"/><section>
    <title>CAN_F10R1_FB5</title>
<indexterm><primary>CAN_F10R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae83dd9ce8a2c7917e278ce4755f8f43e"/><section>
    <title>CAN_F10R1_FB6</title>
<indexterm><primary>CAN_F10R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93ad070c9f5abca3c9b9095e3a13db9c"/><section>
    <title>CAN_F10R1_FB7</title>
<indexterm><primary>CAN_F10R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd32db3ffec3536cd842e17c34c210d9"/><section>
    <title>CAN_F10R1_FB8</title>
<indexterm><primary>CAN_F10R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85673ce7a92ae8ca9a13ed2fb5574a76"/><section>
    <title>CAN_F10R1_FB9</title>
<indexterm><primary>CAN_F10R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F10R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga616898121d5befed0eb5ab61492872f2"/><section>
    <title>CAN_F10R2_FB0</title>
<indexterm><primary>CAN_F10R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa24b6ba1e723098e55e4affc793558c5"/><section>
    <title>CAN_F10R2_FB1</title>
<indexterm><primary>CAN_F10R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4da658bf0a044b327c5efcc592e0ebe1"/><section>
    <title>CAN_F10R2_FB10</title>
<indexterm><primary>CAN_F10R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6ec91db97da763ae1da98ef3a3f7fea"/><section>
    <title>CAN_F10R2_FB11</title>
<indexterm><primary>CAN_F10R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62bba82d177602a29448acf481a7f691"/><section>
    <title>CAN_F10R2_FB12</title>
<indexterm><primary>CAN_F10R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ce79aa37f7a175695fb910f986b7d81"/><section>
    <title>CAN_F10R2_FB13</title>
<indexterm><primary>CAN_F10R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf31488587e33ea32b60a5c21f3e3aff"/><section>
    <title>CAN_F10R2_FB14</title>
<indexterm><primary>CAN_F10R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8c7c289c07afb023bb3eedfe4d5a9b1"/><section>
    <title>CAN_F10R2_FB15</title>
<indexterm><primary>CAN_F10R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74258ab493246fefc21ddc475dcfda4a"/><section>
    <title>CAN_F10R2_FB16</title>
<indexterm><primary>CAN_F10R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabcf9f2daaa27f340a8cd4e64533f5caf"/><section>
    <title>CAN_F10R2_FB17</title>
<indexterm><primary>CAN_F10R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b8ad53931f4cb3bebb3f557d8686066"/><section>
    <title>CAN_F10R2_FB18</title>
<indexterm><primary>CAN_F10R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f0b00c508bddf59fd290091e738a340"/><section>
    <title>CAN_F10R2_FB19</title>
<indexterm><primary>CAN_F10R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b7fc9db4e77e216f37bf088d7b7703c"/><section>
    <title>CAN_F10R2_FB2</title>
<indexterm><primary>CAN_F10R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb9db852d4bf1332f748a0cfc0063364"/><section>
    <title>CAN_F10R2_FB20</title>
<indexterm><primary>CAN_F10R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga616164fcd20341e4eed5b10a8fd2837c"/><section>
    <title>CAN_F10R2_FB21</title>
<indexterm><primary>CAN_F10R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae70893925ea53547e9ce780c0480587b"/><section>
    <title>CAN_F10R2_FB22</title>
<indexterm><primary>CAN_F10R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed74e80c74c6c5e12d26abbc0d923787"/><section>
    <title>CAN_F10R2_FB23</title>
<indexterm><primary>CAN_F10R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaecb5b90d073107f3c5612379aaffa7ce"/><section>
    <title>CAN_F10R2_FB24</title>
<indexterm><primary>CAN_F10R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga678702522f87f63edfcad21194be3c53"/><section>
    <title>CAN_F10R2_FB25</title>
<indexterm><primary>CAN_F10R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4523c34e7f333636fade643b895b8f5"/><section>
    <title>CAN_F10R2_FB26</title>
<indexterm><primary>CAN_F10R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf0e55fcb496970abe8fea481561f886"/><section>
    <title>CAN_F10R2_FB27</title>
<indexterm><primary>CAN_F10R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e4683223d46d60897b2c46b02addec5"/><section>
    <title>CAN_F10R2_FB28</title>
<indexterm><primary>CAN_F10R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6df50371abf968f0638faf7e0bf76cc8"/><section>
    <title>CAN_F10R2_FB29</title>
<indexterm><primary>CAN_F10R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2348cdfff622628147e2c1df0a35363c"/><section>
    <title>CAN_F10R2_FB3</title>
<indexterm><primary>CAN_F10R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab294aa73a3fdfc60672b206bd57a1e08"/><section>
    <title>CAN_F10R2_FB30</title>
<indexterm><primary>CAN_F10R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2de1906dc4119b37b29bbe25e3e6dbe0"/><section>
    <title>CAN_F10R2_FB31</title>
<indexterm><primary>CAN_F10R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaebde0ea1e0aaf38fdcf1584e9c9b2063"/><section>
    <title>CAN_F10R2_FB4</title>
<indexterm><primary>CAN_F10R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b5b32b71c86c6dc7040b3044be61af7"/><section>
    <title>CAN_F10R2_FB5</title>
<indexterm><primary>CAN_F10R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9df7daa799c7c73d9a56de5f92285aca"/><section>
    <title>CAN_F10R2_FB6</title>
<indexterm><primary>CAN_F10R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed755173b9d4375b40d73cab90396adc"/><section>
    <title>CAN_F10R2_FB7</title>
<indexterm><primary>CAN_F10R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a8d08fea6e7307f6d1d602e113a6d27"/><section>
    <title>CAN_F10R2_FB8</title>
<indexterm><primary>CAN_F10R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6aecdda55a484aa0e96c89f5d0f42aba"/><section>
    <title>CAN_F10R2_FB9</title>
<indexterm><primary>CAN_F10R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F10R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F10R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad059cc9b2fe5634b9330b44c37dadf06"/><section>
    <title>CAN_F11R1_FB0</title>
<indexterm><primary>CAN_F11R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad74b116cda63fcd1a662c4de835616e7"/><section>
    <title>CAN_F11R1_FB1</title>
<indexterm><primary>CAN_F11R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e858dd29f741910c8ed8c512cae81b1"/><section>
    <title>CAN_F11R1_FB10</title>
<indexterm><primary>CAN_F11R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ba167c6cd5bc080065430e24c3a866"/><section>
    <title>CAN_F11R1_FB11</title>
<indexterm><primary>CAN_F11R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4629ab1e8632c82f3fb2648a574963b1"/><section>
    <title>CAN_F11R1_FB12</title>
<indexterm><primary>CAN_F11R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga833c408a165cc4ac87a242c08d4ba9b9"/><section>
    <title>CAN_F11R1_FB13</title>
<indexterm><primary>CAN_F11R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfecd6bbe1a15cd341942d1840b476cc"/><section>
    <title>CAN_F11R1_FB14</title>
<indexterm><primary>CAN_F11R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf50e1747d1d9369b7b22c5d591ae82b9"/><section>
    <title>CAN_F11R1_FB15</title>
<indexterm><primary>CAN_F11R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga603d63333a621594a15696cb03f59eeb"/><section>
    <title>CAN_F11R1_FB16</title>
<indexterm><primary>CAN_F11R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb361a00177e6aa2ee19aa5a2d1781aa"/><section>
    <title>CAN_F11R1_FB17</title>
<indexterm><primary>CAN_F11R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf111110e0f5dbda31962f7732e3480c7"/><section>
    <title>CAN_F11R1_FB18</title>
<indexterm><primary>CAN_F11R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf2c4828b07b2b315d27b382818de285"/><section>
    <title>CAN_F11R1_FB19</title>
<indexterm><primary>CAN_F11R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e05bb0c2a5bdcebb974f7dd409724bc"/><section>
    <title>CAN_F11R1_FB2</title>
<indexterm><primary>CAN_F11R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5afa52941bb68a03ec9804b817d5a90e"/><section>
    <title>CAN_F11R1_FB20</title>
<indexterm><primary>CAN_F11R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac042471dbcb1a32ce161f38a144ac5aa"/><section>
    <title>CAN_F11R1_FB21</title>
<indexterm><primary>CAN_F11R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac46f233c9692cb2a2e246daf6547a38"/><section>
    <title>CAN_F11R1_FB22</title>
<indexterm><primary>CAN_F11R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8b379e3832482f2b18f01713d3338d5"/><section>
    <title>CAN_F11R1_FB23</title>
<indexterm><primary>CAN_F11R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60eabd8db9ec6b439d60dbc2374ce84d"/><section>
    <title>CAN_F11R1_FB24</title>
<indexterm><primary>CAN_F11R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga351a183cfab10d3daab415c85cc16203"/><section>
    <title>CAN_F11R1_FB25</title>
<indexterm><primary>CAN_F11R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb854a85c7a575a45cdade37efb4edee"/><section>
    <title>CAN_F11R1_FB26</title>
<indexterm><primary>CAN_F11R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga131776c359f81500d3d2a97535d7e718"/><section>
    <title>CAN_F11R1_FB27</title>
<indexterm><primary>CAN_F11R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga680d7e4c7ebc431a8c72c00e9f110563"/><section>
    <title>CAN_F11R1_FB28</title>
<indexterm><primary>CAN_F11R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c1fa00ee18804c169541d18995dc3c1"/><section>
    <title>CAN_F11R1_FB29</title>
<indexterm><primary>CAN_F11R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa17242aed4365034dc660ef9e8b9f1bf"/><section>
    <title>CAN_F11R1_FB3</title>
<indexterm><primary>CAN_F11R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec35d8d1097816c5ef8e28ff61469669"/><section>
    <title>CAN_F11R1_FB30</title>
<indexterm><primary>CAN_F11R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96180b8c64aabd33f016fb97ba152f07"/><section>
    <title>CAN_F11R1_FB31</title>
<indexterm><primary>CAN_F11R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga450dbed19882423d70ed7606aada2453"/><section>
    <title>CAN_F11R1_FB4</title>
<indexterm><primary>CAN_F11R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7ace73f2d3db1e2a1e55257d210fa04"/><section>
    <title>CAN_F11R1_FB5</title>
<indexterm><primary>CAN_F11R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1459d395a3b08a948c3f5002e0914516"/><section>
    <title>CAN_F11R1_FB6</title>
<indexterm><primary>CAN_F11R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30fc2236c2a18b7cb6e493fad36d8efe"/><section>
    <title>CAN_F11R1_FB7</title>
<indexterm><primary>CAN_F11R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74ab4a6f6b5a751acda410e0c39b87af"/><section>
    <title>CAN_F11R1_FB8</title>
<indexterm><primary>CAN_F11R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e69f7001534264fd027371fa188ac52"/><section>
    <title>CAN_F11R1_FB9</title>
<indexterm><primary>CAN_F11R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F11R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacad6560088b586891d446952bbd8fbbe"/><section>
    <title>CAN_F11R2_FB0</title>
<indexterm><primary>CAN_F11R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac81bc667cb0c63aa0448f6e0eb1d105d"/><section>
    <title>CAN_F11R2_FB1</title>
<indexterm><primary>CAN_F11R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dad5ea347a6a928997a0a1c149369ce"/><section>
    <title>CAN_F11R2_FB10</title>
<indexterm><primary>CAN_F11R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9285109080a523012f27b3bdbabc6949"/><section>
    <title>CAN_F11R2_FB11</title>
<indexterm><primary>CAN_F11R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65cdf759738f8b0cb8c4c3231453aad8"/><section>
    <title>CAN_F11R2_FB12</title>
<indexterm><primary>CAN_F11R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24a40efa6debcdcfef0f7ab6d8b3eb04"/><section>
    <title>CAN_F11R2_FB13</title>
<indexterm><primary>CAN_F11R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa923634a3432436c4c84e65be1fd39d6"/><section>
    <title>CAN_F11R2_FB14</title>
<indexterm><primary>CAN_F11R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65bae4ee01f83fe051acee8ee4c8a10e"/><section>
    <title>CAN_F11R2_FB15</title>
<indexterm><primary>CAN_F11R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b6762f3642ce7a06fff58270ac9f53f"/><section>
    <title>CAN_F11R2_FB16</title>
<indexterm><primary>CAN_F11R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69c7d6a41708543278980035b64bd31b"/><section>
    <title>CAN_F11R2_FB17</title>
<indexterm><primary>CAN_F11R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88d6d67020cbc5a4d5f0b7c5dc488aa6"/><section>
    <title>CAN_F11R2_FB18</title>
<indexterm><primary>CAN_F11R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07f4a8d606f2063be35b52e1fc5e4b58"/><section>
    <title>CAN_F11R2_FB19</title>
<indexterm><primary>CAN_F11R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dab8868637d6d6fb707b6a37a5989b5"/><section>
    <title>CAN_F11R2_FB2</title>
<indexterm><primary>CAN_F11R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga58c6e5b0076c31b7bee1c9aea94e11fb"/><section>
    <title>CAN_F11R2_FB20</title>
<indexterm><primary>CAN_F11R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93bf815d462dc3a40725f73e107e11f5"/><section>
    <title>CAN_F11R2_FB21</title>
<indexterm><primary>CAN_F11R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeebe934727476f5fde11c888c424c417"/><section>
    <title>CAN_F11R2_FB22</title>
<indexterm><primary>CAN_F11R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8324877e56a61c15119f2ebf929894cc"/><section>
    <title>CAN_F11R2_FB23</title>
<indexterm><primary>CAN_F11R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadfd994c36da11529ac494df973b5759c"/><section>
    <title>CAN_F11R2_FB24</title>
<indexterm><primary>CAN_F11R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f3e9d272b625f7d6269057aee5d7761"/><section>
    <title>CAN_F11R2_FB25</title>
<indexterm><primary>CAN_F11R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5da4d794a9797d14536197679b7b2b14"/><section>
    <title>CAN_F11R2_FB26</title>
<indexterm><primary>CAN_F11R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9b9a815f36e7c2929f4313ca424c83a"/><section>
    <title>CAN_F11R2_FB27</title>
<indexterm><primary>CAN_F11R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf162471f4c070d13fa409d44467373fc"/><section>
    <title>CAN_F11R2_FB28</title>
<indexterm><primary>CAN_F11R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c301fd37e3fa27d3bd28a1f3f553e77"/><section>
    <title>CAN_F11R2_FB29</title>
<indexterm><primary>CAN_F11R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga559246cfa4658a5adaa282e4a3b35dd5"/><section>
    <title>CAN_F11R2_FB3</title>
<indexterm><primary>CAN_F11R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bdc4ba1d0e44ba4d7a03cfd3197b687"/><section>
    <title>CAN_F11R2_FB30</title>
<indexterm><primary>CAN_F11R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6525c1ff364a229c9ea1b353b11be8c3"/><section>
    <title>CAN_F11R2_FB31</title>
<indexterm><primary>CAN_F11R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga499aebdfc0c14b9c399698e28fde3e50"/><section>
    <title>CAN_F11R2_FB4</title>
<indexterm><primary>CAN_F11R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1613d097fe5b7107ff36f97a9263bd38"/><section>
    <title>CAN_F11R2_FB5</title>
<indexterm><primary>CAN_F11R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9db1830185822d66619059a644d86ffe"/><section>
    <title>CAN_F11R2_FB6</title>
<indexterm><primary>CAN_F11R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab35bedade0c9f71455abfbbac2edee14"/><section>
    <title>CAN_F11R2_FB7</title>
<indexterm><primary>CAN_F11R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac79ac007ffed536eedddffdd2615c5f7"/><section>
    <title>CAN_F11R2_FB8</title>
<indexterm><primary>CAN_F11R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5900c2273c405ce35b9bd52b189c102"/><section>
    <title>CAN_F11R2_FB9</title>
<indexterm><primary>CAN_F11R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F11R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F11R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccbe3637fb55f28496ca7f692a69f6ca"/><section>
    <title>CAN_F12R1_FB0</title>
<indexterm><primary>CAN_F12R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae625d21947ae82cc3509b06363ad0635"/><section>
    <title>CAN_F12R1_FB1</title>
<indexterm><primary>CAN_F12R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b8594ab0c5d9124accd2d6ca85cf4bd"/><section>
    <title>CAN_F12R1_FB10</title>
<indexterm><primary>CAN_F12R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4025ed76892f23e5a63d0d8ac6a2be5f"/><section>
    <title>CAN_F12R1_FB11</title>
<indexterm><primary>CAN_F12R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e2e318cc14828c118bd40d982922e14"/><section>
    <title>CAN_F12R1_FB12</title>
<indexterm><primary>CAN_F12R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e0ff698b5e9f3f99a421166611b041d"/><section>
    <title>CAN_F12R1_FB13</title>
<indexterm><primary>CAN_F12R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b0666538a7646ddc0fcd882a261f5d9"/><section>
    <title>CAN_F12R1_FB14</title>
<indexterm><primary>CAN_F12R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga846d84b3d53e305b093198379f442528"/><section>
    <title>CAN_F12R1_FB15</title>
<indexterm><primary>CAN_F12R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7940c0898c2ef1d9f829bf1b6b5fcf3"/><section>
    <title>CAN_F12R1_FB16</title>
<indexterm><primary>CAN_F12R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6bdc7bd4dbad1f8e3bb622343bd7c522"/><section>
    <title>CAN_F12R1_FB17</title>
<indexterm><primary>CAN_F12R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c870a6fbae41b4f1c6d66ab690789d6"/><section>
    <title>CAN_F12R1_FB18</title>
<indexterm><primary>CAN_F12R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09e179b38460e47b81616c46a5f356f8"/><section>
    <title>CAN_F12R1_FB19</title>
<indexterm><primary>CAN_F12R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9de7cc313f2b6b16a564b13b1bc30157"/><section>
    <title>CAN_F12R1_FB2</title>
<indexterm><primary>CAN_F12R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad42e298d4d97c98cc5149bc552a598fa"/><section>
    <title>CAN_F12R1_FB20</title>
<indexterm><primary>CAN_F12R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga318e2a6ae62d5172dcdb45e011d5e0c4"/><section>
    <title>CAN_F12R1_FB21</title>
<indexterm><primary>CAN_F12R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90e95cb0020289335acd5d7f4b62a880"/><section>
    <title>CAN_F12R1_FB22</title>
<indexterm><primary>CAN_F12R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e2720e18fdff00c9fb75d5136e485dc"/><section>
    <title>CAN_F12R1_FB23</title>
<indexterm><primary>CAN_F12R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4a87123ae5ff76992162152fbb4c92a"/><section>
    <title>CAN_F12R1_FB24</title>
<indexterm><primary>CAN_F12R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9582717e16455f97c7dff65f7beadd6e"/><section>
    <title>CAN_F12R1_FB25</title>
<indexterm><primary>CAN_F12R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf15e362beb5a3b733c08c8c2ab81efcb"/><section>
    <title>CAN_F12R1_FB26</title>
<indexterm><primary>CAN_F12R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d600a7a39c7069c216db511d3a5d866"/><section>
    <title>CAN_F12R1_FB27</title>
<indexterm><primary>CAN_F12R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9a6addc248c6db2118d1ce6e049d331"/><section>
    <title>CAN_F12R1_FB28</title>
<indexterm><primary>CAN_F12R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31d3a46845cd9ca6670472aae2aa2ebe"/><section>
    <title>CAN_F12R1_FB29</title>
<indexterm><primary>CAN_F12R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac039cc1ce2281cf10be62cbc44748f5f"/><section>
    <title>CAN_F12R1_FB3</title>
<indexterm><primary>CAN_F12R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa06596dcbb545fbeea2ec20f629d9555"/><section>
    <title>CAN_F12R1_FB30</title>
<indexterm><primary>CAN_F12R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac441b11b1be9b3608b9a09c2b8069722"/><section>
    <title>CAN_F12R1_FB31</title>
<indexterm><primary>CAN_F12R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc3a35b6f6b3a46c176398ec322fd6fb"/><section>
    <title>CAN_F12R1_FB4</title>
<indexterm><primary>CAN_F12R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d005c10fe75169336104c3155294000"/><section>
    <title>CAN_F12R1_FB5</title>
<indexterm><primary>CAN_F12R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51256bfed734a95da3e7880e279432bf"/><section>
    <title>CAN_F12R1_FB6</title>
<indexterm><primary>CAN_F12R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c967f124b03968372d801e1393fa209"/><section>
    <title>CAN_F12R1_FB7</title>
<indexterm><primary>CAN_F12R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga592f9953deeb56888144c72060d04e24"/><section>
    <title>CAN_F12R1_FB8</title>
<indexterm><primary>CAN_F12R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d1613eac2aaeafda711cf3308ccd44c"/><section>
    <title>CAN_F12R1_FB9</title>
<indexterm><primary>CAN_F12R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F12R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5fd095552b3108c685514e78e43e52d"/><section>
    <title>CAN_F12R2_FB0</title>
<indexterm><primary>CAN_F12R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga450e88e19b2e478e73cbc5eef74a72d2"/><section>
    <title>CAN_F12R2_FB1</title>
<indexterm><primary>CAN_F12R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga854c2b7108e33d263cc8269648f8bbbe"/><section>
    <title>CAN_F12R2_FB10</title>
<indexterm><primary>CAN_F12R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ed3de0039e458bac5530d08c2e9af51"/><section>
    <title>CAN_F12R2_FB11</title>
<indexterm><primary>CAN_F12R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadad0db6fe916794156f773e98b524b07"/><section>
    <title>CAN_F12R2_FB12</title>
<indexterm><primary>CAN_F12R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"/><section>
    <title>CAN_F12R2_FB13</title>
<indexterm><primary>CAN_F12R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c5558cc37c62c5570a5e2716e30ed99"/><section>
    <title>CAN_F12R2_FB14</title>
<indexterm><primary>CAN_F12R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fa511d56f90a2ee10e44e56e378f7ed"/><section>
    <title>CAN_F12R2_FB15</title>
<indexterm><primary>CAN_F12R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77ae08ea078773a1aecbf74e89dc2a5d"/><section>
    <title>CAN_F12R2_FB16</title>
<indexterm><primary>CAN_F12R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a94ac3d4ba5c16a98fc04144ae3bb86"/><section>
    <title>CAN_F12R2_FB17</title>
<indexterm><primary>CAN_F12R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9070c9b9eec5dea6b5c4cdbaa1d5918"/><section>
    <title>CAN_F12R2_FB18</title>
<indexterm><primary>CAN_F12R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga758cacc8b96577bb3663da1fae36040b"/><section>
    <title>CAN_F12R2_FB19</title>
<indexterm><primary>CAN_F12R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17875db304b98c38e627f7d7db339136"/><section>
    <title>CAN_F12R2_FB2</title>
<indexterm><primary>CAN_F12R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80db4704807d6df4aaee2eebfcf5210a"/><section>
    <title>CAN_F12R2_FB20</title>
<indexterm><primary>CAN_F12R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3d3fb3a9b4b6b90139024bef933bc3d"/><section>
    <title>CAN_F12R2_FB21</title>
<indexterm><primary>CAN_F12R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24e87973f51235e81195d84f78489cb0"/><section>
    <title>CAN_F12R2_FB22</title>
<indexterm><primary>CAN_F12R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e917f2a362569d86a75a34eddce636c"/><section>
    <title>CAN_F12R2_FB23</title>
<indexterm><primary>CAN_F12R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6e5f2c5de8981fbfc152926fc8fb057"/><section>
    <title>CAN_F12R2_FB24</title>
<indexterm><primary>CAN_F12R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaad1149501e8f926a247aa532405c0b9"/><section>
    <title>CAN_F12R2_FB25</title>
<indexterm><primary>CAN_F12R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53538969afd7e43cc7fed4c400ab6f5a"/><section>
    <title>CAN_F12R2_FB26</title>
<indexterm><primary>CAN_F12R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74e04fa5d17a7cc7687c0ca40dd571ce"/><section>
    <title>CAN_F12R2_FB27</title>
<indexterm><primary>CAN_F12R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc1d97354c1649fa5ddc46f4271297d9"/><section>
    <title>CAN_F12R2_FB28</title>
<indexterm><primary>CAN_F12R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71b870003e469dcb24979e835a2f81a4"/><section>
    <title>CAN_F12R2_FB29</title>
<indexterm><primary>CAN_F12R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2960fee8bc56574e1b51975da7d2f041"/><section>
    <title>CAN_F12R2_FB3</title>
<indexterm><primary>CAN_F12R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2894b732a9683d32620fb90b06ba9f62"/><section>
    <title>CAN_F12R2_FB30</title>
<indexterm><primary>CAN_F12R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab11cddebcb4e1ab70b7222a999d0c58a"/><section>
    <title>CAN_F12R2_FB31</title>
<indexterm><primary>CAN_F12R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b3b6f518fae0cb1123aa187138d90b6"/><section>
    <title>CAN_F12R2_FB4</title>
<indexterm><primary>CAN_F12R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39cedc414fa80ef987825daf32e11ac4"/><section>
    <title>CAN_F12R2_FB5</title>
<indexterm><primary>CAN_F12R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10aa07474c2e7cf7f2845d0d2b2bd383"/><section>
    <title>CAN_F12R2_FB6</title>
<indexterm><primary>CAN_F12R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga227ef5f36f6e03969cd952d62a3bc0a9"/><section>
    <title>CAN_F12R2_FB7</title>
<indexterm><primary>CAN_F12R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a946c991cee617b322ff9a372af3512"/><section>
    <title>CAN_F12R2_FB8</title>
<indexterm><primary>CAN_F12R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0ab582743e96fcd36662a9434b875bd"/><section>
    <title>CAN_F12R2_FB9</title>
<indexterm><primary>CAN_F12R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F12R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F12R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa20d063950ad122a1965527a17d93c37"/><section>
    <title>CAN_F13R1_FB0</title>
<indexterm><primary>CAN_F13R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf60decd61c8a8dc9e4342de8ad67ea76"/><section>
    <title>CAN_F13R1_FB1</title>
<indexterm><primary>CAN_F13R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14640c225c434428ef1870f462eb9bbd"/><section>
    <title>CAN_F13R1_FB10</title>
<indexterm><primary>CAN_F13R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d8c9f5879cc4e31fe2e63f82febbc69"/><section>
    <title>CAN_F13R1_FB11</title>
<indexterm><primary>CAN_F13R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e0e3cfe033bb34f62312cfe47d1b84a"/><section>
    <title>CAN_F13R1_FB12</title>
<indexterm><primary>CAN_F13R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93d91a28c1ffca3f72f10e0b44040791"/><section>
    <title>CAN_F13R1_FB13</title>
<indexterm><primary>CAN_F13R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga355b438a5abccec89e13bdd00206b36f"/><section>
    <title>CAN_F13R1_FB14</title>
<indexterm><primary>CAN_F13R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89b23d147d2c040eb2317633b3ef46da"/><section>
    <title>CAN_F13R1_FB15</title>
<indexterm><primary>CAN_F13R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81d184cd46306fe24b46087a90e8f8f2"/><section>
    <title>CAN_F13R1_FB16</title>
<indexterm><primary>CAN_F13R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga151a0e903046edc92bddcd0ef4a23449"/><section>
    <title>CAN_F13R1_FB17</title>
<indexterm><primary>CAN_F13R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"/><section>
    <title>CAN_F13R1_FB18</title>
<indexterm><primary>CAN_F13R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e0fb1cf032c57f954dd2679a05f8115"/><section>
    <title>CAN_F13R1_FB19</title>
<indexterm><primary>CAN_F13R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7863b3af06385d0e9037c57a5d2091e2"/><section>
    <title>CAN_F13R1_FB2</title>
<indexterm><primary>CAN_F13R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb775bb1ded6a8f55f2a0849bec2eeac"/><section>
    <title>CAN_F13R1_FB20</title>
<indexterm><primary>CAN_F13R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8743dfb60255d98911ea66605efd3b2f"/><section>
    <title>CAN_F13R1_FB21</title>
<indexterm><primary>CAN_F13R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga54b067c38f3be3ad6041ea12fec15700"/><section>
    <title>CAN_F13R1_FB22</title>
<indexterm><primary>CAN_F13R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00fe1942d9a8767a76f139bd74eafea0"/><section>
    <title>CAN_F13R1_FB23</title>
<indexterm><primary>CAN_F13R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05db1c0a2e6e051d616b59f386dc7b1e"/><section>
    <title>CAN_F13R1_FB24</title>
<indexterm><primary>CAN_F13R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66dd0da9fd8ef27b30f1ad56a9982caf"/><section>
    <title>CAN_F13R1_FB25</title>
<indexterm><primary>CAN_F13R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3b8381bc6ce5ab107cc1a92e565387a"/><section>
    <title>CAN_F13R1_FB26</title>
<indexterm><primary>CAN_F13R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91c99de5ae099ecdee50ebd62e552df5"/><section>
    <title>CAN_F13R1_FB27</title>
<indexterm><primary>CAN_F13R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83713f9e2c3c90f001ab378d9ca1f488"/><section>
    <title>CAN_F13R1_FB28</title>
<indexterm><primary>CAN_F13R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga050fb1e9555d0d24f81682e194677684"/><section>
    <title>CAN_F13R1_FB29</title>
<indexterm><primary>CAN_F13R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga043282b30813ce88dbdb320936ff6aca"/><section>
    <title>CAN_F13R1_FB3</title>
<indexterm><primary>CAN_F13R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga761164856a25bc246396c7c82fdeb447"/><section>
    <title>CAN_F13R1_FB30</title>
<indexterm><primary>CAN_F13R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a750d71e94876d2f6e73a0e8b7217b2"/><section>
    <title>CAN_F13R1_FB31</title>
<indexterm><primary>CAN_F13R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bbc9e9866f20d9d2f3cea1c6777c673"/><section>
    <title>CAN_F13R1_FB4</title>
<indexterm><primary>CAN_F13R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga885b36e017b013ab6deedd91d9ac2c66"/><section>
    <title>CAN_F13R1_FB5</title>
<indexterm><primary>CAN_F13R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa389b53582e5cacf326fff4512626d68"/><section>
    <title>CAN_F13R1_FB6</title>
<indexterm><primary>CAN_F13R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad09b75feeda08b16962db7da6a32dc9b"/><section>
    <title>CAN_F13R1_FB7</title>
<indexterm><primary>CAN_F13R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaba75675c019979882ecd8c6ef82d7a4"/><section>
    <title>CAN_F13R1_FB8</title>
<indexterm><primary>CAN_F13R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac579473f666edec0e0fcce278b642a9d"/><section>
    <title>CAN_F13R1_FB9</title>
<indexterm><primary>CAN_F13R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F13R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b6865be0c757b49a250a537d73ae85e"/><section>
    <title>CAN_F13R2_FB0</title>
<indexterm><primary>CAN_F13R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18df9b2fd549b8991fdd9f8f94e7cbb"/><section>
    <title>CAN_F13R2_FB1</title>
<indexterm><primary>CAN_F13R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb4be9c1da46b251c43c0aafe7b04497"/><section>
    <title>CAN_F13R2_FB10</title>
<indexterm><primary>CAN_F13R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47f5215de00574378a489f90eb11eff4"/><section>
    <title>CAN_F13R2_FB11</title>
<indexterm><primary>CAN_F13R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3bbd5350aeb18966e2a40e2dc4223e3"/><section>
    <title>CAN_F13R2_FB12</title>
<indexterm><primary>CAN_F13R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2d97199e363dd56cd9a455aec75ef1c"/><section>
    <title>CAN_F13R2_FB13</title>
<indexterm><primary>CAN_F13R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0731f4e60125130bebf88d33fd4ae3ca"/><section>
    <title>CAN_F13R2_FB14</title>
<indexterm><primary>CAN_F13R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1683c0cc3b3143a919f4dd59243eba9f"/><section>
    <title>CAN_F13R2_FB15</title>
<indexterm><primary>CAN_F13R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2ed74a0929c6d397c14f49f114f13bf"/><section>
    <title>CAN_F13R2_FB16</title>
<indexterm><primary>CAN_F13R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafde6cdff22bf29d31b5be1b309fe4dde"/><section>
    <title>CAN_F13R2_FB17</title>
<indexterm><primary>CAN_F13R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb873fa1c32fbf6c5a2f3be93ba2f2e6"/><section>
    <title>CAN_F13R2_FB18</title>
<indexterm><primary>CAN_F13R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf82a4dfd4d3c7a13232479be997ed1f9"/><section>
    <title>CAN_F13R2_FB19</title>
<indexterm><primary>CAN_F13R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga034e8f5b7675ce34eb2792531c7e174d"/><section>
    <title>CAN_F13R2_FB2</title>
<indexterm><primary>CAN_F13R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7bf4384e44f002392339a71bc9c912c"/><section>
    <title>CAN_F13R2_FB20</title>
<indexterm><primary>CAN_F13R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7023986be02dd8f736e04e658844061"/><section>
    <title>CAN_F13R2_FB21</title>
<indexterm><primary>CAN_F13R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd059121f2a882342a409ebef8a96999"/><section>
    <title>CAN_F13R2_FB22</title>
<indexterm><primary>CAN_F13R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ef57f88bf1e6e34b0096013278926c0"/><section>
    <title>CAN_F13R2_FB23</title>
<indexterm><primary>CAN_F13R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4847de9f5b54fc5ce00e0fba69564d2d"/><section>
    <title>CAN_F13R2_FB24</title>
<indexterm><primary>CAN_F13R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c415fa87c556bd8a4fc0f680d25f160"/><section>
    <title>CAN_F13R2_FB25</title>
<indexterm><primary>CAN_F13R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20487222c41a08fe68b9ce58dfd52fff"/><section>
    <title>CAN_F13R2_FB26</title>
<indexterm><primary>CAN_F13R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0d5ca021778a6e84fd3c0ad8981255d"/><section>
    <title>CAN_F13R2_FB27</title>
<indexterm><primary>CAN_F13R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f0c8c09be20a14f29ab46d53dd712ba"/><section>
    <title>CAN_F13R2_FB28</title>
<indexterm><primary>CAN_F13R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26161b84a5fc507f959b620c8e380703"/><section>
    <title>CAN_F13R2_FB29</title>
<indexterm><primary>CAN_F13R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf19767c0892dffb6eff8c5a3b0e254f5"/><section>
    <title>CAN_F13R2_FB3</title>
<indexterm><primary>CAN_F13R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e753550a0a8547c7f64346e22925012"/><section>
    <title>CAN_F13R2_FB30</title>
<indexterm><primary>CAN_F13R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga305ac04b1c5198a4f82c78c570ce7f97"/><section>
    <title>CAN_F13R2_FB31</title>
<indexterm><primary>CAN_F13R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad03b0ab4d686a1ad858f1ba4b679fff9"/><section>
    <title>CAN_F13R2_FB4</title>
<indexterm><primary>CAN_F13R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e37522978ae2e88c27f5604c5517d42"/><section>
    <title>CAN_F13R2_FB5</title>
<indexterm><primary>CAN_F13R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bf6fff2ca4adf6e093a13b2db77adbb"/><section>
    <title>CAN_F13R2_FB6</title>
<indexterm><primary>CAN_F13R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabca970c306c9c9b576ef3424f686f324"/><section>
    <title>CAN_F13R2_FB7</title>
<indexterm><primary>CAN_F13R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae44e1d120c773c9dc26f418acf3cb6de"/><section>
    <title>CAN_F13R2_FB8</title>
<indexterm><primary>CAN_F13R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga891d1d97e1a57c4cfa1a714b61b083eb"/><section>
    <title>CAN_F13R2_FB9</title>
<indexterm><primary>CAN_F13R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F13R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F13R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf74bbd84aff2eb3891f6f6d0c418793c"/><section>
    <title>CAN_F1R1_FB0</title>
<indexterm><primary>CAN_F1R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2cb33663f4220e5a0d416cbddcec193"/><section>
    <title>CAN_F1R1_FB1</title>
<indexterm><primary>CAN_F1R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f049fa606d557a8a468747c6d285357"/><section>
    <title>CAN_F1R1_FB10</title>
<indexterm><primary>CAN_F1R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43409866ee9e6ea1712f50679a4bb212"/><section>
    <title>CAN_F1R1_FB11</title>
<indexterm><primary>CAN_F1R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f86fb2f2080f513d8392d389cdaa1fd"/><section>
    <title>CAN_F1R1_FB12</title>
<indexterm><primary>CAN_F1R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c1b7aeeb196a6564b2b3f049590520e"/><section>
    <title>CAN_F1R1_FB13</title>
<indexterm><primary>CAN_F1R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45bad406315318f9cecb0c783ac7218d"/><section>
    <title>CAN_F1R1_FB14</title>
<indexterm><primary>CAN_F1R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b105deaf668c0e04950be0de975bcde"/><section>
    <title>CAN_F1R1_FB15</title>
<indexterm><primary>CAN_F1R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84fabcf9736d7ef78587ff63cb6b1373"/><section>
    <title>CAN_F1R1_FB16</title>
<indexterm><primary>CAN_F1R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga966d41aca2269fd8cb6830dbbd176140"/><section>
    <title>CAN_F1R1_FB17</title>
<indexterm><primary>CAN_F1R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"/><section>
    <title>CAN_F1R1_FB18</title>
<indexterm><primary>CAN_F1R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fb64b2b59f73045b3ead12ab1211b4b"/><section>
    <title>CAN_F1R1_FB19</title>
<indexterm><primary>CAN_F1R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86d75200e9ead1afbe88add086ac4bb4"/><section>
    <title>CAN_F1R1_FB2</title>
<indexterm><primary>CAN_F1R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad558faeeeaf748bdface31d4bd3ed5b6"/><section>
    <title>CAN_F1R1_FB20</title>
<indexterm><primary>CAN_F1R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab16bc53f206b1f318e5fe8c248294fec"/><section>
    <title>CAN_F1R1_FB21</title>
<indexterm><primary>CAN_F1R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42841c82744146dc70e8e679b5904e02"/><section>
    <title>CAN_F1R1_FB22</title>
<indexterm><primary>CAN_F1R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1f961b642e42faaaf495c9ec099c128"/><section>
    <title>CAN_F1R1_FB23</title>
<indexterm><primary>CAN_F1R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96670686c71a15631ec2f772973dd7d5"/><section>
    <title>CAN_F1R1_FB24</title>
<indexterm><primary>CAN_F1R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2d8b1a30c3a6ae1f75369abc445ab7d"/><section>
    <title>CAN_F1R1_FB25</title>
<indexterm><primary>CAN_F1R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf027c958889ab93acfb1b86988269874"/><section>
    <title>CAN_F1R1_FB26</title>
<indexterm><primary>CAN_F1R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32400e283bc0037da21f0c913bb860b6"/><section>
    <title>CAN_F1R1_FB27</title>
<indexterm><primary>CAN_F1R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb0467d664f27b3ca8ef4ad220593c46"/><section>
    <title>CAN_F1R1_FB28</title>
<indexterm><primary>CAN_F1R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c3e3090ab67a54830be208a628efd8f"/><section>
    <title>CAN_F1R1_FB29</title>
<indexterm><primary>CAN_F1R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4dbe3b567fca94f5d5e4c877e0383d4"/><section>
    <title>CAN_F1R1_FB3</title>
<indexterm><primary>CAN_F1R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85034e026be1af5e45e5d15537449e6d"/><section>
    <title>CAN_F1R1_FB30</title>
<indexterm><primary>CAN_F1R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ddfc083d58a190057fb67e4eb31136b"/><section>
    <title>CAN_F1R1_FB31</title>
<indexterm><primary>CAN_F1R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab74c1e5fba0af06b783289d56a8d743a"/><section>
    <title>CAN_F1R1_FB4</title>
<indexterm><primary>CAN_F1R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga163dda15630c6f057bac420a8cb393d8"/><section>
    <title>CAN_F1R1_FB5</title>
<indexterm><primary>CAN_F1R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd27041e24d500c940abed9aaa53910d"/><section>
    <title>CAN_F1R1_FB6</title>
<indexterm><primary>CAN_F1R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaadfffc15f309b85cc3abd7439ea4b8c6"/><section>
    <title>CAN_F1R1_FB7</title>
<indexterm><primary>CAN_F1R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf2588b13464de27f12768d33a75d2ba"/><section>
    <title>CAN_F1R1_FB8</title>
<indexterm><primary>CAN_F1R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga979839e5c63f94eb294a09b74f5c09bf"/><section>
    <title>CAN_F1R1_FB9</title>
<indexterm><primary>CAN_F1R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F1R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ea3c5d8ab8962d9cd0e2b067167d3d4"/><section>
    <title>CAN_F1R2_FB0</title>
<indexterm><primary>CAN_F1R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfa5449488e7330d8f11f75fcf3e75cd"/><section>
    <title>CAN_F1R2_FB1</title>
<indexterm><primary>CAN_F1R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga915236a6b5081c2c30bd4d49144bc463"/><section>
    <title>CAN_F1R2_FB10</title>
<indexterm><primary>CAN_F1R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf1aa2e62d4eede199196f81795d309c"/><section>
    <title>CAN_F1R2_FB11</title>
<indexterm><primary>CAN_F1R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7db0ae3dcaab35e4c496c8a800b5c994"/><section>
    <title>CAN_F1R2_FB12</title>
<indexterm><primary>CAN_F1R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02cdb71c56a5d9994ecd2dee668c7184"/><section>
    <title>CAN_F1R2_FB13</title>
<indexterm><primary>CAN_F1R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac66691ca840db6c861460d311a942a87"/><section>
    <title>CAN_F1R2_FB14</title>
<indexterm><primary>CAN_F1R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabcdd57022e26859db1f81f2df08c8725"/><section>
    <title>CAN_F1R2_FB15</title>
<indexterm><primary>CAN_F1R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga211795b36769a0b87044f0d82a7a72b1"/><section>
    <title>CAN_F1R2_FB16</title>
<indexterm><primary>CAN_F1R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc8c427731f33c76fad0873bb29a4b4c"/><section>
    <title>CAN_F1R2_FB17</title>
<indexterm><primary>CAN_F1R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10a3e6be9968b8007562e7afe6b3b342"/><section>
    <title>CAN_F1R2_FB18</title>
<indexterm><primary>CAN_F1R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4aac6ab4bd4cdeecbe621adf1d11b95a"/><section>
    <title>CAN_F1R2_FB19</title>
<indexterm><primary>CAN_F1R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe49a3e224459f1bd9b3279ebfa8803b"/><section>
    <title>CAN_F1R2_FB2</title>
<indexterm><primary>CAN_F1R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30140ced3da0d0a526c4f4f5881987c1"/><section>
    <title>CAN_F1R2_FB20</title>
<indexterm><primary>CAN_F1R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49f36aec2e851ed18c5a382a0708bbcb"/><section>
    <title>CAN_F1R2_FB21</title>
<indexterm><primary>CAN_F1R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99ccab06a8a97616a2fc3e026f36351d"/><section>
    <title>CAN_F1R2_FB22</title>
<indexterm><primary>CAN_F1R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa408889ff6478d6558d4c53c9114bde"/><section>
    <title>CAN_F1R2_FB23</title>
<indexterm><primary>CAN_F1R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga032dd8dc11aa9013cc0e824e31932951"/><section>
    <title>CAN_F1R2_FB24</title>
<indexterm><primary>CAN_F1R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76f29020524ec6403a40de4e260a2ea8"/><section>
    <title>CAN_F1R2_FB25</title>
<indexterm><primary>CAN_F1R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bb51cd27fea671be51a59ce7a83008e"/><section>
    <title>CAN_F1R2_FB26</title>
<indexterm><primary>CAN_F1R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga085c38b511aa4895b6c939a06070c916"/><section>
    <title>CAN_F1R2_FB27</title>
<indexterm><primary>CAN_F1R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe299378c771da8d7d8e72a6f6e41f7f"/><section>
    <title>CAN_F1R2_FB28</title>
<indexterm><primary>CAN_F1R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabc8bef79b09bcfcb0df6ba467ed906b"/><section>
    <title>CAN_F1R2_FB29</title>
<indexterm><primary>CAN_F1R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77cf2217ec29e2043bada827249dedd5"/><section>
    <title>CAN_F1R2_FB3</title>
<indexterm><primary>CAN_F1R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc4aba2c95f27229987d9eb4cda9890c"/><section>
    <title>CAN_F1R2_FB30</title>
<indexterm><primary>CAN_F1R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga21cbfc217d67062d265753964c871065"/><section>
    <title>CAN_F1R2_FB31</title>
<indexterm><primary>CAN_F1R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf35643f0148ed0f93e3ba52e95a4cf6b"/><section>
    <title>CAN_F1R2_FB4</title>
<indexterm><primary>CAN_F1R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae08798adabd9cc0fb2b07eaff6444878"/><section>
    <title>CAN_F1R2_FB5</title>
<indexterm><primary>CAN_F1R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06659c9a418d7f4a8729d87bc397be23"/><section>
    <title>CAN_F1R2_FB6</title>
<indexterm><primary>CAN_F1R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga36bb9ca8dadd6714052f8d31cb01cb7b"/><section>
    <title>CAN_F1R2_FB7</title>
<indexterm><primary>CAN_F1R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d400044261146be3deb722d9cf3d5c1"/><section>
    <title>CAN_F1R2_FB8</title>
<indexterm><primary>CAN_F1R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3e5769ea8faaed16c6cb2ce979d28a9"/><section>
    <title>CAN_F1R2_FB9</title>
<indexterm><primary>CAN_F1R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F1R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F1R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf17f4c3e553020ee893415796bd29d84"/><section>
    <title>CAN_F2R1_FB0</title>
<indexterm><primary>CAN_F2R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae97de172023462e5f40d4b420209809b"/><section>
    <title>CAN_F2R1_FB1</title>
<indexterm><primary>CAN_F2R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga022da7a86e8174aff1054eb1aef2c73c"/><section>
    <title>CAN_F2R1_FB10</title>
<indexterm><primary>CAN_F2R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedf715fa1ef43c8461408944e4aecec7"/><section>
    <title>CAN_F2R1_FB11</title>
<indexterm><primary>CAN_F2R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47960a79c582cbc9bfef85c411a2be94"/><section>
    <title>CAN_F2R1_FB12</title>
<indexterm><primary>CAN_F2R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"/><section>
    <title>CAN_F2R1_FB13</title>
<indexterm><primary>CAN_F2R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga421a366074fb422686461a92abd1259e"/><section>
    <title>CAN_F2R1_FB14</title>
<indexterm><primary>CAN_F2R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga178a0308db954b97818401be1f28a990"/><section>
    <title>CAN_F2R1_FB15</title>
<indexterm><primary>CAN_F2R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab60aef7e45f8d12777032321a33cdb38"/><section>
    <title>CAN_F2R1_FB16</title>
<indexterm><primary>CAN_F2R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0483dac5b6986246a3ba106fbeb8e3bd"/><section>
    <title>CAN_F2R1_FB17</title>
<indexterm><primary>CAN_F2R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga259b472c9c9f158e1701c8b8d5a940b9"/><section>
    <title>CAN_F2R1_FB18</title>
<indexterm><primary>CAN_F2R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23db612c79422bee815e437d6aaf5a6c"/><section>
    <title>CAN_F2R1_FB19</title>
<indexterm><primary>CAN_F2R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23008ac61893eb6a65ab9041c53a84ee"/><section>
    <title>CAN_F2R1_FB2</title>
<indexterm><primary>CAN_F2R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef9a469e877bfa29f4edb66730c43d43"/><section>
    <title>CAN_F2R1_FB20</title>
<indexterm><primary>CAN_F2R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4edc4a54cc13f63afe8dbe3aa37776a5"/><section>
    <title>CAN_F2R1_FB21</title>
<indexterm><primary>CAN_F2R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga169f5fb3dd35ae2b048c8c05c3e202d7"/><section>
    <title>CAN_F2R1_FB22</title>
<indexterm><primary>CAN_F2R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0073b206235b3c33a9b831e5027e3bf0"/><section>
    <title>CAN_F2R1_FB23</title>
<indexterm><primary>CAN_F2R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga459caea38417d17c042e52ba38eb3c1b"/><section>
    <title>CAN_F2R1_FB24</title>
<indexterm><primary>CAN_F2R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0da8cd8657f6e67f1d86fc9f695bb4e"/><section>
    <title>CAN_F2R1_FB25</title>
<indexterm><primary>CAN_F2R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80c9ae7f2eca3db813737c49d49f2b08"/><section>
    <title>CAN_F2R1_FB26</title>
<indexterm><primary>CAN_F2R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d6b6c109e359e3d2a07e6626c2b4aff"/><section>
    <title>CAN_F2R1_FB27</title>
<indexterm><primary>CAN_F2R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c4d05997d8930291c8ab2bb19545714"/><section>
    <title>CAN_F2R1_FB28</title>
<indexterm><primary>CAN_F2R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5431f98aafd2a7f8158a335d65ebea1"/><section>
    <title>CAN_F2R1_FB29</title>
<indexterm><primary>CAN_F2R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad559580b386d0c621a6bf7292c706e36"/><section>
    <title>CAN_F2R1_FB3</title>
<indexterm><primary>CAN_F2R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad79345a758898023543bd5384be09758"/><section>
    <title>CAN_F2R1_FB30</title>
<indexterm><primary>CAN_F2R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaada8442f47c1fffb00c13e404d036122"/><section>
    <title>CAN_F2R1_FB31</title>
<indexterm><primary>CAN_F2R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e52ca421788d68f3edb9a52434374dd"/><section>
    <title>CAN_F2R1_FB4</title>
<indexterm><primary>CAN_F2R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96a97a9711a0a53a7ee18907e95d8887"/><section>
    <title>CAN_F2R1_FB5</title>
<indexterm><primary>CAN_F2R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f73f1bd0d3246f27d7a91a620fb3cc7"/><section>
    <title>CAN_F2R1_FB6</title>
<indexterm><primary>CAN_F2R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72bf4a6050af614eb1ac85c76feb95cc"/><section>
    <title>CAN_F2R1_FB7</title>
<indexterm><primary>CAN_F2R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad484c083bc2023deda5840facc549908"/><section>
    <title>CAN_F2R1_FB8</title>
<indexterm><primary>CAN_F2R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d0e05e4824f05e2cf12b3d0a0b7f319"/><section>
    <title>CAN_F2R1_FB9</title>
<indexterm><primary>CAN_F2R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F2R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga36964e4bf6aa10467b3d95781da56814"/><section>
    <title>CAN_F2R2_FB0</title>
<indexterm><primary>CAN_F2R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d0541eb1a4f8ae0afe429ac0757de6a"/><section>
    <title>CAN_F2R2_FB1</title>
<indexterm><primary>CAN_F2R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga360e02860472400a9000ef2fc8ba7bb1"/><section>
    <title>CAN_F2R2_FB10</title>
<indexterm><primary>CAN_F2R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c917a5b5e1a010229caaa5b3a41d7a6"/><section>
    <title>CAN_F2R2_FB11</title>
<indexterm><primary>CAN_F2R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0956873246e63b41c0a640bc8d117319"/><section>
    <title>CAN_F2R2_FB12</title>
<indexterm><primary>CAN_F2R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53202218de27d073d577c27427fe0cbe"/><section>
    <title>CAN_F2R2_FB13</title>
<indexterm><primary>CAN_F2R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga960a1ffd4b153168494d91df69e30742"/><section>
    <title>CAN_F2R2_FB14</title>
<indexterm><primary>CAN_F2R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc81e9ab9ab926d1ca30c5b6060a126b"/><section>
    <title>CAN_F2R2_FB15</title>
<indexterm><primary>CAN_F2R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5f9a5279398454a3a2493b3e1783f52"/><section>
    <title>CAN_F2R2_FB16</title>
<indexterm><primary>CAN_F2R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0275ec7527a223a33289118f9e0a2edd"/><section>
    <title>CAN_F2R2_FB17</title>
<indexterm><primary>CAN_F2R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34028a240868ca7dd365ce98e31e84ca"/><section>
    <title>CAN_F2R2_FB18</title>
<indexterm><primary>CAN_F2R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga807cfa122b6c74d85fdab233dd9ed502"/><section>
    <title>CAN_F2R2_FB19</title>
<indexterm><primary>CAN_F2R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14fd5aff8767df509b396190ddf7fa28"/><section>
    <title>CAN_F2R2_FB2</title>
<indexterm><primary>CAN_F2R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1187f1ab7514c90af34b44eff80858fa"/><section>
    <title>CAN_F2R2_FB20</title>
<indexterm><primary>CAN_F2R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacecb18e779a44989b724901f6c2af84f"/><section>
    <title>CAN_F2R2_FB21</title>
<indexterm><primary>CAN_F2R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f2a6017895d8d139dcbc3d0e6e69e69"/><section>
    <title>CAN_F2R2_FB22</title>
<indexterm><primary>CAN_F2R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaceff2f283cbd4935ec5d45ceaa18efe0"/><section>
    <title>CAN_F2R2_FB23</title>
<indexterm><primary>CAN_F2R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3086667a209f91ed6d6b496b83111044"/><section>
    <title>CAN_F2R2_FB24</title>
<indexterm><primary>CAN_F2R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"/><section>
    <title>CAN_F2R2_FB25</title>
<indexterm><primary>CAN_F2R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51498379a1e3b81a83bf8d164c4f7e5e"/><section>
    <title>CAN_F2R2_FB26</title>
<indexterm><primary>CAN_F2R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1f78e7c530a3ef26d44b9353fa9ee36"/><section>
    <title>CAN_F2R2_FB27</title>
<indexterm><primary>CAN_F2R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e30d0e50fca346ca8cb427a6c85f9dc"/><section>
    <title>CAN_F2R2_FB28</title>
<indexterm><primary>CAN_F2R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77586d252cad5a0a866b1d9deb6835ba"/><section>
    <title>CAN_F2R2_FB29</title>
<indexterm><primary>CAN_F2R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7283e2a71983078144fa9a8e5ae563a9"/><section>
    <title>CAN_F2R2_FB3</title>
<indexterm><primary>CAN_F2R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a10903e507b35b7425b3ae98a8c6800"/><section>
    <title>CAN_F2R2_FB30</title>
<indexterm><primary>CAN_F2R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac34bca92730b6f7cd0de8af1a2d0014f"/><section>
    <title>CAN_F2R2_FB31</title>
<indexterm><primary>CAN_F2R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeba1324d32b084c477a0ece7b904a4cd"/><section>
    <title>CAN_F2R2_FB4</title>
<indexterm><primary>CAN_F2R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a367cf9f2f7e604e9f5e30b5ed30779"/><section>
    <title>CAN_F2R2_FB5</title>
<indexterm><primary>CAN_F2R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b92ac9785e2f7c890130e9b7d792c79"/><section>
    <title>CAN_F2R2_FB6</title>
<indexterm><primary>CAN_F2R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac969a33d20353d5cd7fb317f5fa71138"/><section>
    <title>CAN_F2R2_FB7</title>
<indexterm><primary>CAN_F2R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafeaac84fa5eec0173c531e9940327f86"/><section>
    <title>CAN_F2R2_FB8</title>
<indexterm><primary>CAN_F2R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga532413ea309fa031e65397a5b31ac92c"/><section>
    <title>CAN_F2R2_FB9</title>
<indexterm><primary>CAN_F2R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F2R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F2R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6bc065319a9862c1f5ca7326b790ef53"/><section>
    <title>CAN_F3R1_FB0</title>
<indexterm><primary>CAN_F3R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42e636521c72a20aa8380fe4fe150b91"/><section>
    <title>CAN_F3R1_FB1</title>
<indexterm><primary>CAN_F3R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcfc2559b456c3af3804a22e0fb5c50d"/><section>
    <title>CAN_F3R1_FB10</title>
<indexterm><primary>CAN_F3R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7df8031e3a2f661b45fdbde58a26c6b6"/><section>
    <title>CAN_F3R1_FB11</title>
<indexterm><primary>CAN_F3R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"/><section>
    <title>CAN_F3R1_FB12</title>
<indexterm><primary>CAN_F3R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95fc8c778ffa6deac5a202985fdd98ae"/><section>
    <title>CAN_F3R1_FB13</title>
<indexterm><primary>CAN_F3R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c4a4998f2ddc12771da116b1c20d765"/><section>
    <title>CAN_F3R1_FB14</title>
<indexterm><primary>CAN_F3R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fb6157fc48147e6c74ed348d156bfa1"/><section>
    <title>CAN_F3R1_FB15</title>
<indexterm><primary>CAN_F3R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaadcf2a14e752519bf8a90129fb9d42b1"/><section>
    <title>CAN_F3R1_FB16</title>
<indexterm><primary>CAN_F3R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47c5296c991b481548302478df85e477"/><section>
    <title>CAN_F3R1_FB17</title>
<indexterm><primary>CAN_F3R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga657b8cda94fd736a4831ab4086ae746f"/><section>
    <title>CAN_F3R1_FB18</title>
<indexterm><primary>CAN_F3R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga435edc4b2055ac2d1c3ce616a9c1b236"/><section>
    <title>CAN_F3R1_FB19</title>
<indexterm><primary>CAN_F3R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga217f5b77e4fefb2d1135187ee2b5bbf2"/><section>
    <title>CAN_F3R1_FB2</title>
<indexterm><primary>CAN_F3R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa508de7087eb832ecaf353a4b6821ef"/><section>
    <title>CAN_F3R1_FB20</title>
<indexterm><primary>CAN_F3R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga643ceb9293665b8307e63ae0e1700d91"/><section>
    <title>CAN_F3R1_FB21</title>
<indexterm><primary>CAN_F3R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91f5887e884fcf423d680798f4e372bb"/><section>
    <title>CAN_F3R1_FB22</title>
<indexterm><primary>CAN_F3R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6adc9c7706f39f7c33760fe6b8c5d17e"/><section>
    <title>CAN_F3R1_FB23</title>
<indexterm><primary>CAN_F3R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7581186f0241f6db9f63a0a0db22919"/><section>
    <title>CAN_F3R1_FB24</title>
<indexterm><primary>CAN_F3R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43b4c084e802398ad265ceb69cfd7519"/><section>
    <title>CAN_F3R1_FB25</title>
<indexterm><primary>CAN_F3R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade732503a8d41e3f1bb338a2a8103bd2"/><section>
    <title>CAN_F3R1_FB26</title>
<indexterm><primary>CAN_F3R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7539a7f651425a757a549205544e508c"/><section>
    <title>CAN_F3R1_FB27</title>
<indexterm><primary>CAN_F3R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ec25e4ba3ebaf53780e2b8da63e4a3b"/><section>
    <title>CAN_F3R1_FB28</title>
<indexterm><primary>CAN_F3R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8268be8b5477f813c165e851acd41a2"/><section>
    <title>CAN_F3R1_FB29</title>
<indexterm><primary>CAN_F3R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7693dcf6c0011bbeb19e0413a5ce1f56"/><section>
    <title>CAN_F3R1_FB3</title>
<indexterm><primary>CAN_F3R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga494ad7f35d8552b8494379916a987074"/><section>
    <title>CAN_F3R1_FB30</title>
<indexterm><primary>CAN_F3R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15bbe0d2d24dc95e10156c2541feb4c4"/><section>
    <title>CAN_F3R1_FB31</title>
<indexterm><primary>CAN_F3R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bffde5d3e1e2e75f4facc98903620f7"/><section>
    <title>CAN_F3R1_FB4</title>
<indexterm><primary>CAN_F3R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30ccdfd3676f314e749cc205ffcfe1cf"/><section>
    <title>CAN_F3R1_FB5</title>
<indexterm><primary>CAN_F3R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b2aa80397b4961a33b41303aa348ea1"/><section>
    <title>CAN_F3R1_FB6</title>
<indexterm><primary>CAN_F3R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b7072c9b829c7df660eb2dea05ee8d8"/><section>
    <title>CAN_F3R1_FB7</title>
<indexterm><primary>CAN_F3R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad016208d1aa9008aaba9a887a1e8b6fa"/><section>
    <title>CAN_F3R1_FB8</title>
<indexterm><primary>CAN_F3R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4f4f0d2b56860e36f7777ab397e8609"/><section>
    <title>CAN_F3R1_FB9</title>
<indexterm><primary>CAN_F3R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F3R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46730b7e64aa771087b6c9d5deb273e1"/><section>
    <title>CAN_F3R2_FB0</title>
<indexterm><primary>CAN_F3R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb12b61624912b90382a4ad95281e7f4"/><section>
    <title>CAN_F3R2_FB1</title>
<indexterm><primary>CAN_F3R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb635843951fb42ffeb776d8564d7e14"/><section>
    <title>CAN_F3R2_FB10</title>
<indexterm><primary>CAN_F3R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5db557239646008004286de15847ced4"/><section>
    <title>CAN_F3R2_FB11</title>
<indexterm><primary>CAN_F3R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga118b2044dae4c93c66aaa4f28c5b695c"/><section>
    <title>CAN_F3R2_FB12</title>
<indexterm><primary>CAN_F3R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c041a2b8162a8055a1894d0a0b3d682"/><section>
    <title>CAN_F3R2_FB13</title>
<indexterm><primary>CAN_F3R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb6e0947fcb7594d12dcbca38d60c9f8"/><section>
    <title>CAN_F3R2_FB14</title>
<indexterm><primary>CAN_F3R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1dae8addc6fa59e824e1a67fc8c91ddd"/><section>
    <title>CAN_F3R2_FB15</title>
<indexterm><primary>CAN_F3R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga992795c5e0b3b8a8c5d4d6e9eceb7366"/><section>
    <title>CAN_F3R2_FB16</title>
<indexterm><primary>CAN_F3R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1637eff70416eb85d5d2a54e1f5d412e"/><section>
    <title>CAN_F3R2_FB17</title>
<indexterm><primary>CAN_F3R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bbfdfa29b84ea60e67d41f775c6ffc6"/><section>
    <title>CAN_F3R2_FB18</title>
<indexterm><primary>CAN_F3R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga827747e8cc66e4dcd22498c59e45c776"/><section>
    <title>CAN_F3R2_FB19</title>
<indexterm><primary>CAN_F3R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6621759dddc575c01f5bbaab43d1f04e"/><section>
    <title>CAN_F3R2_FB2</title>
<indexterm><primary>CAN_F3R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe0bb6919615ec6311e8c39f62bca618"/><section>
    <title>CAN_F3R2_FB20</title>
<indexterm><primary>CAN_F3R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c3e4716d3e52ec99451a942dceb59de"/><section>
    <title>CAN_F3R2_FB21</title>
<indexterm><primary>CAN_F3R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffefb44a948d36dcd94248f63aa68d2b"/><section>
    <title>CAN_F3R2_FB22</title>
<indexterm><primary>CAN_F3R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79ce25d44a38f520b4a93384d6f5ac40"/><section>
    <title>CAN_F3R2_FB23</title>
<indexterm><primary>CAN_F3R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fe1ced752dc811f9418181275c8c3fe"/><section>
    <title>CAN_F3R2_FB24</title>
<indexterm><primary>CAN_F3R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fb2f469246193f6fc9e4ade42192d28"/><section>
    <title>CAN_F3R2_FB25</title>
<indexterm><primary>CAN_F3R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae85be7f7d7a9ddb8a60edb30d2a5727"/><section>
    <title>CAN_F3R2_FB26</title>
<indexterm><primary>CAN_F3R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga850c21b26100c68b9cb57608c0249543"/><section>
    <title>CAN_F3R2_FB27</title>
<indexterm><primary>CAN_F3R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82ec6ad2ad1b6115496adcb3e66fae25"/><section>
    <title>CAN_F3R2_FB28</title>
<indexterm><primary>CAN_F3R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4fa34cc998edfdd1b3db93395ee6500"/><section>
    <title>CAN_F3R2_FB29</title>
<indexterm><primary>CAN_F3R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29d052fc2597171767d8cf5d72388ad5"/><section>
    <title>CAN_F3R2_FB3</title>
<indexterm><primary>CAN_F3R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f4fea5ecec28e7f47647067b75cb24e"/><section>
    <title>CAN_F3R2_FB30</title>
<indexterm><primary>CAN_F3R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga58a154f4d0cb787f23429b3f7cf70fd6"/><section>
    <title>CAN_F3R2_FB31</title>
<indexterm><primary>CAN_F3R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga731e9949d77054ba176340652083ad46"/><section>
    <title>CAN_F3R2_FB4</title>
<indexterm><primary>CAN_F3R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93c52f51fe9eefe7f0cf094522a592b6"/><section>
    <title>CAN_F3R2_FB5</title>
<indexterm><primary>CAN_F3R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad675c2d3f72d8bc42e0f3088ddbcc3c9"/><section>
    <title>CAN_F3R2_FB6</title>
<indexterm><primary>CAN_F3R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1734cf6a5a72d403cd043eb704246c85"/><section>
    <title>CAN_F3R2_FB7</title>
<indexterm><primary>CAN_F3R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97d82554ce38567e44cd87ed99175928"/><section>
    <title>CAN_F3R2_FB8</title>
<indexterm><primary>CAN_F3R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga505f85fadba4397e6d9a241bbc9229bc"/><section>
    <title>CAN_F3R2_FB9</title>
<indexterm><primary>CAN_F3R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F3R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F3R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eb0d4d21c082c8381271ab146431993"/><section>
    <title>CAN_F4R1_FB0</title>
<indexterm><primary>CAN_F4R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91922c78bf92f051b8e8abbf9cc1f6e9"/><section>
    <title>CAN_F4R1_FB1</title>
<indexterm><primary>CAN_F4R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad06bc748776a78f008895be9e0cc7a1d"/><section>
    <title>CAN_F4R1_FB10</title>
<indexterm><primary>CAN_F4R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf612f239dcf45bd933136a5c8c5909f9"/><section>
    <title>CAN_F4R1_FB11</title>
<indexterm><primary>CAN_F4R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6dc611a52acf6dfa1df7ebf867bc7e2f"/><section>
    <title>CAN_F4R1_FB12</title>
<indexterm><primary>CAN_F4R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1736bc2808a37aa82358fe1c36c963a6"/><section>
    <title>CAN_F4R1_FB13</title>
<indexterm><primary>CAN_F4R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d7ec466bbf196a41f6da2a7b506675d"/><section>
    <title>CAN_F4R1_FB14</title>
<indexterm><primary>CAN_F4R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad30ff7e7b0c0f7e56821ecbcd6fcc23c"/><section>
    <title>CAN_F4R1_FB15</title>
<indexterm><primary>CAN_F4R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga199bd29b6f3ff56150a9dcd71c8ea13f"/><section>
    <title>CAN_F4R1_FB16</title>
<indexterm><primary>CAN_F4R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga893837534cbc7a043fa995de4619e2da"/><section>
    <title>CAN_F4R1_FB17</title>
<indexterm><primary>CAN_F4R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga551e80c41958417cbcf1d0c53e4947a3"/><section>
    <title>CAN_F4R1_FB18</title>
<indexterm><primary>CAN_F4R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80d9a946bd39dae4b0a862cf21f262ed"/><section>
    <title>CAN_F4R1_FB19</title>
<indexterm><primary>CAN_F4R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae56f77f869114e69525353f96004f955"/><section>
    <title>CAN_F4R1_FB2</title>
<indexterm><primary>CAN_F4R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5646609987ce174cf3b94bb4538172f4"/><section>
    <title>CAN_F4R1_FB20</title>
<indexterm><primary>CAN_F4R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga356faa77de97c61e9b5f6b763173a987"/><section>
    <title>CAN_F4R1_FB21</title>
<indexterm><primary>CAN_F4R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac6b246b3df35cc1db06e8c809137562f"/><section>
    <title>CAN_F4R1_FB22</title>
<indexterm><primary>CAN_F4R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4882da3ee5be3aed3d5eb46923859674"/><section>
    <title>CAN_F4R1_FB23</title>
<indexterm><primary>CAN_F4R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e178aa8c6f98a866aaae511b9da86c8"/><section>
    <title>CAN_F4R1_FB24</title>
<indexterm><primary>CAN_F4R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a5ca327060530761d71362d39b2d364"/><section>
    <title>CAN_F4R1_FB25</title>
<indexterm><primary>CAN_F4R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeabe4836aed74af4adba72b2c7684a6e"/><section>
    <title>CAN_F4R1_FB26</title>
<indexterm><primary>CAN_F4R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa8e7d74919e74723f7df71357cc994a"/><section>
    <title>CAN_F4R1_FB27</title>
<indexterm><primary>CAN_F4R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e2b2b9bd5b397e58d57fb379546110b"/><section>
    <title>CAN_F4R1_FB28</title>
<indexterm><primary>CAN_F4R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb165ede225dc35a825647e5efcab437"/><section>
    <title>CAN_F4R1_FB29</title>
<indexterm><primary>CAN_F4R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga951a8213e55b01ecedcef870c85841e7"/><section>
    <title>CAN_F4R1_FB3</title>
<indexterm><primary>CAN_F4R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7898b1f422424fd7fc0896b908748e7c"/><section>
    <title>CAN_F4R1_FB30</title>
<indexterm><primary>CAN_F4R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga92d7e6a44e87911e9cc14f6bff854fa2"/><section>
    <title>CAN_F4R1_FB31</title>
<indexterm><primary>CAN_F4R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga453f90cdd0b520b7d65e19af3868d4ec"/><section>
    <title>CAN_F4R1_FB4</title>
<indexterm><primary>CAN_F4R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace348ba56c1f9676e5b605a6fe0cd52e"/><section>
    <title>CAN_F4R1_FB5</title>
<indexterm><primary>CAN_F4R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae99d36b50a16c38b2006fdba4683ddd9"/><section>
    <title>CAN_F4R1_FB6</title>
<indexterm><primary>CAN_F4R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d61ae4af9acc61476493b640cfb4745"/><section>
    <title>CAN_F4R1_FB7</title>
<indexterm><primary>CAN_F4R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89ded00ec0b6c0918b019457d6cf43f5"/><section>
    <title>CAN_F4R1_FB8</title>
<indexterm><primary>CAN_F4R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac658a1ced873fd9dff54833d8c413536"/><section>
    <title>CAN_F4R1_FB9</title>
<indexterm><primary>CAN_F4R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F4R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97250d3eed2504846f39c50dce71c9d0"/><section>
    <title>CAN_F4R2_FB0</title>
<indexterm><primary>CAN_F4R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga145e11678ee6062df5164894ad8f80b1"/><section>
    <title>CAN_F4R2_FB1</title>
<indexterm><primary>CAN_F4R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8794112fcbb0dca0c7d0316ac8725e8"/><section>
    <title>CAN_F4R2_FB10</title>
<indexterm><primary>CAN_F4R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d22e782a9ca087f99ab9f53b2626aed"/><section>
    <title>CAN_F4R2_FB11</title>
<indexterm><primary>CAN_F4R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa8d5c2635a62bdfa6e3a5a12b127fc8"/><section>
    <title>CAN_F4R2_FB12</title>
<indexterm><primary>CAN_F4R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad491689799985f0c8f17b270cd8873c4"/><section>
    <title>CAN_F4R2_FB13</title>
<indexterm><primary>CAN_F4R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1b80d40d87204de4687735de852f47f"/><section>
    <title>CAN_F4R2_FB14</title>
<indexterm><primary>CAN_F4R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0994b341ba8a73b950f01d83d012780d"/><section>
    <title>CAN_F4R2_FB15</title>
<indexterm><primary>CAN_F4R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ae8b77d791ba7403618989a77e62922"/><section>
    <title>CAN_F4R2_FB16</title>
<indexterm><primary>CAN_F4R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc116988117a7e7fabc722855351d257"/><section>
    <title>CAN_F4R2_FB17</title>
<indexterm><primary>CAN_F4R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07b1fc6ee0dc4cc892d69ed496b59007"/><section>
    <title>CAN_F4R2_FB18</title>
<indexterm><primary>CAN_F4R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa58785812f0d3e73a657426b81f0b78b"/><section>
    <title>CAN_F4R2_FB19</title>
<indexterm><primary>CAN_F4R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d19193baf5412ec2e38822d062196b8"/><section>
    <title>CAN_F4R2_FB2</title>
<indexterm><primary>CAN_F4R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga363da353073d7ee6421cf171688ef52b"/><section>
    <title>CAN_F4R2_FB20</title>
<indexterm><primary>CAN_F4R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f22695359aa9a1b07763aef44a9a1c4"/><section>
    <title>CAN_F4R2_FB21</title>
<indexterm><primary>CAN_F4R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac0f8c1ef382225198407474f2b7fa073"/><section>
    <title>CAN_F4R2_FB22</title>
<indexterm><primary>CAN_F4R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9476c54044db3182ee789e9df1d1aa19"/><section>
    <title>CAN_F4R2_FB23</title>
<indexterm><primary>CAN_F4R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73158a3669d2ef96db84e4f196d040bf"/><section>
    <title>CAN_F4R2_FB24</title>
<indexterm><primary>CAN_F4R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17d36fcf8e08c76597a7b2c05e831f98"/><section>
    <title>CAN_F4R2_FB25</title>
<indexterm><primary>CAN_F4R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa683635426f418ead45032c25e0179ee"/><section>
    <title>CAN_F4R2_FB26</title>
<indexterm><primary>CAN_F4R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23c77145ea84805a785b49c0a7f31774"/><section>
    <title>CAN_F4R2_FB27</title>
<indexterm><primary>CAN_F4R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18492e954ec07174a1b140104062f941"/><section>
    <title>CAN_F4R2_FB28</title>
<indexterm><primary>CAN_F4R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf94626a8450c20e241ad6298660ec23"/><section>
    <title>CAN_F4R2_FB29</title>
<indexterm><primary>CAN_F4R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94b8b1428b640932aced6446f8b41f83"/><section>
    <title>CAN_F4R2_FB3</title>
<indexterm><primary>CAN_F4R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d7da9aa234705aff3ddc9845b1589d4"/><section>
    <title>CAN_F4R2_FB30</title>
<indexterm><primary>CAN_F4R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70293ff8a71e353d84a3da134eb427d9"/><section>
    <title>CAN_F4R2_FB31</title>
<indexterm><primary>CAN_F4R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93164ec00412eb5eed168e8a30557f25"/><section>
    <title>CAN_F4R2_FB4</title>
<indexterm><primary>CAN_F4R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04e44c5a14e44c20f3b81044a915db13"/><section>
    <title>CAN_F4R2_FB5</title>
<indexterm><primary>CAN_F4R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37e57dec99c33f462a2dbb6273df2f57"/><section>
    <title>CAN_F4R2_FB6</title>
<indexterm><primary>CAN_F4R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6c7d3ec0375e356192583142f7fccca"/><section>
    <title>CAN_F4R2_FB7</title>
<indexterm><primary>CAN_F4R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad33f7d788aea161826a86bc2c5567450"/><section>
    <title>CAN_F4R2_FB8</title>
<indexterm><primary>CAN_F4R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab998448b0bd20ff6384c26ad9e6baaf"/><section>
    <title>CAN_F4R2_FB9</title>
<indexterm><primary>CAN_F4R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F4R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F4R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5cdf98e317662e286ad2a3344ee516df"/><section>
    <title>CAN_F5R1_FB0</title>
<indexterm><primary>CAN_F5R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac814c424ed2ccc11645da6e62f3fb81"/><section>
    <title>CAN_F5R1_FB1</title>
<indexterm><primary>CAN_F5R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7de15e73395473569a447023dae53c4"/><section>
    <title>CAN_F5R1_FB10</title>
<indexterm><primary>CAN_F5R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39b60e0befdf681694bc4123b4b7f7bd"/><section>
    <title>CAN_F5R1_FB11</title>
<indexterm><primary>CAN_F5R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bc4598d0d603c802b7140f967d84e5c"/><section>
    <title>CAN_F5R1_FB12</title>
<indexterm><primary>CAN_F5R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8b4439ac4bc79ff74d21060ff533b12"/><section>
    <title>CAN_F5R1_FB13</title>
<indexterm><primary>CAN_F5R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d117ee64d9c1673f22f12f24bd481a4"/><section>
    <title>CAN_F5R1_FB14</title>
<indexterm><primary>CAN_F5R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf761c448bf29c4d93f4c2a75981fa049"/><section>
    <title>CAN_F5R1_FB15</title>
<indexterm><primary>CAN_F5R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87543e5b7c48580ca9925402ab6ca5a7"/><section>
    <title>CAN_F5R1_FB16</title>
<indexterm><primary>CAN_F5R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b9c39ec4649cd68a540c88c3c64d506"/><section>
    <title>CAN_F5R1_FB17</title>
<indexterm><primary>CAN_F5R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4992301536d388de215273769708b843"/><section>
    <title>CAN_F5R1_FB18</title>
<indexterm><primary>CAN_F5R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab21c0b793d7aff03497a95d5c6528ab2"/><section>
    <title>CAN_F5R1_FB19</title>
<indexterm><primary>CAN_F5R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b0af1936dd43bd319614e3298fd28d1"/><section>
    <title>CAN_F5R1_FB2</title>
<indexterm><primary>CAN_F5R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1c4c5d06a9da5f853aaede3470b07f4"/><section>
    <title>CAN_F5R1_FB20</title>
<indexterm><primary>CAN_F5R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91214f1f7dbb4b75b0c425624640fd76"/><section>
    <title>CAN_F5R1_FB21</title>
<indexterm><primary>CAN_F5R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b24151a68c59fe0f3aa15e498fdc739"/><section>
    <title>CAN_F5R1_FB22</title>
<indexterm><primary>CAN_F5R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadea89ef2e5c3dafae174b671c8e083d2"/><section>
    <title>CAN_F5R1_FB23</title>
<indexterm><primary>CAN_F5R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2acccf9ab5708116cd888f2d65da54cc"/><section>
    <title>CAN_F5R1_FB24</title>
<indexterm><primary>CAN_F5R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c0b9425117a2409b61032a9c746c2b5"/><section>
    <title>CAN_F5R1_FB25</title>
<indexterm><primary>CAN_F5R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a0d31d96e75ea32299e78845f584632"/><section>
    <title>CAN_F5R1_FB26</title>
<indexterm><primary>CAN_F5R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade5db4ad8b19580b895356fff66bb6be"/><section>
    <title>CAN_F5R1_FB27</title>
<indexterm><primary>CAN_F5R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4acec834c3eaf55af5e745d6988ddc1e"/><section>
    <title>CAN_F5R1_FB28</title>
<indexterm><primary>CAN_F5R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga923a0086ada8e09a9202338b588f27d1"/><section>
    <title>CAN_F5R1_FB29</title>
<indexterm><primary>CAN_F5R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga013f84e3f3f0e148d3a9a071ccbf6738"/><section>
    <title>CAN_F5R1_FB3</title>
<indexterm><primary>CAN_F5R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga840d2b3f751753e9d21b2e23506e6995"/><section>
    <title>CAN_F5R1_FB30</title>
<indexterm><primary>CAN_F5R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8d28066798958e5730a95353690bcd0"/><section>
    <title>CAN_F5R1_FB31</title>
<indexterm><primary>CAN_F5R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7cfc330921811d76ed6476d6935e84e7"/><section>
    <title>CAN_F5R1_FB4</title>
<indexterm><primary>CAN_F5R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9aebaa8e61198240c1564ce73acb1d2"/><section>
    <title>CAN_F5R1_FB5</title>
<indexterm><primary>CAN_F5R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadea331fb6273fda80a8f5a3dc8eaf6f4"/><section>
    <title>CAN_F5R1_FB6</title>
<indexterm><primary>CAN_F5R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc7dfaacfba6a42a17b16281f690f952"/><section>
    <title>CAN_F5R1_FB7</title>
<indexterm><primary>CAN_F5R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba0938e0f55773406fd59c2a0bd7c46e"/><section>
    <title>CAN_F5R1_FB8</title>
<indexterm><primary>CAN_F5R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9715c4445159d0068172309092e574e3"/><section>
    <title>CAN_F5R1_FB9</title>
<indexterm><primary>CAN_F5R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F5R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17b264aaa84a3c6ab5a35014eb5dfb09"/><section>
    <title>CAN_F5R2_FB0</title>
<indexterm><primary>CAN_F5R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa871f5bc692996efc8c1bad1d08b43c5"/><section>
    <title>CAN_F5R2_FB1</title>
<indexterm><primary>CAN_F5R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga392844657c800d2e16e7916ed5fb9891"/><section>
    <title>CAN_F5R2_FB10</title>
<indexterm><primary>CAN_F5R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb35a3bbc447c46929643115490e250d"/><section>
    <title>CAN_F5R2_FB11</title>
<indexterm><primary>CAN_F5R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga974bae58f9819eee0377d709c985bcbe"/><section>
    <title>CAN_F5R2_FB12</title>
<indexterm><primary>CAN_F5R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2823bb25e138cc52d11b154456947ab7"/><section>
    <title>CAN_F5R2_FB13</title>
<indexterm><primary>CAN_F5R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98cf223bdcc1a106f7573b57f836f9ed"/><section>
    <title>CAN_F5R2_FB14</title>
<indexterm><primary>CAN_F5R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26bfd14720495dd180f1524f2fdb3743"/><section>
    <title>CAN_F5R2_FB15</title>
<indexterm><primary>CAN_F5R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41b457c721dc855d05b2f353c22a83a7"/><section>
    <title>CAN_F5R2_FB16</title>
<indexterm><primary>CAN_F5R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bc89534aaf3f810a2151b04b0086717"/><section>
    <title>CAN_F5R2_FB17</title>
<indexterm><primary>CAN_F5R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga070940536728fad3c0e5336926131b4b"/><section>
    <title>CAN_F5R2_FB18</title>
<indexterm><primary>CAN_F5R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddf2e4aa8107150a86d37ce03a0e1c0e"/><section>
    <title>CAN_F5R2_FB19</title>
<indexterm><primary>CAN_F5R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf44a72156023a5889a1c22d77e188e2e"/><section>
    <title>CAN_F5R2_FB2</title>
<indexterm><primary>CAN_F5R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1788704faad47f1d45017df41a35f053"/><section>
    <title>CAN_F5R2_FB20</title>
<indexterm><primary>CAN_F5R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11c4aeffb6646643c412e19e6f5cc015"/><section>
    <title>CAN_F5R2_FB21</title>
<indexterm><primary>CAN_F5R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef348c2d37f96f5e5324368f90c80d42"/><section>
    <title>CAN_F5R2_FB22</title>
<indexterm><primary>CAN_F5R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga398d842cfcb2d441d999e1407fc54f83"/><section>
    <title>CAN_F5R2_FB23</title>
<indexterm><primary>CAN_F5R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6575f8d4d154e2e8342b3f88352a9d52"/><section>
    <title>CAN_F5R2_FB24</title>
<indexterm><primary>CAN_F5R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9e6ad77b1d8ac7303e920658aceb354"/><section>
    <title>CAN_F5R2_FB25</title>
<indexterm><primary>CAN_F5R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga911ade78e30d1a037d35dda5eb7cbd4b"/><section>
    <title>CAN_F5R2_FB26</title>
<indexterm><primary>CAN_F5R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49542b9334bc4917e25d6808c78787d1"/><section>
    <title>CAN_F5R2_FB27</title>
<indexterm><primary>CAN_F5R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga255da64f4a66ff888f6633d6e51658c6"/><section>
    <title>CAN_F5R2_FB28</title>
<indexterm><primary>CAN_F5R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8335d23f9fd156f40dc7fd63ba6783cb"/><section>
    <title>CAN_F5R2_FB29</title>
<indexterm><primary>CAN_F5R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d8828885a79299bc65c2011f71240e2"/><section>
    <title>CAN_F5R2_FB3</title>
<indexterm><primary>CAN_F5R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf81786b7519b39f705729de2c55e4faa"/><section>
    <title>CAN_F5R2_FB30</title>
<indexterm><primary>CAN_F5R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f7122b0ad8cb4fc1797d0dbecbb4a05"/><section>
    <title>CAN_F5R2_FB31</title>
<indexterm><primary>CAN_F5R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadfa978108927c827e3021499a20d0372"/><section>
    <title>CAN_F5R2_FB4</title>
<indexterm><primary>CAN_F5R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3b3c48011935170a9bd120b724030fe"/><section>
    <title>CAN_F5R2_FB5</title>
<indexterm><primary>CAN_F5R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56cf7f6d0bf48847f3d8f72777774e58"/><section>
    <title>CAN_F5R2_FB6</title>
<indexterm><primary>CAN_F5R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cb8a5551d90c8d79b09b4d82f3f59c2"/><section>
    <title>CAN_F5R2_FB7</title>
<indexterm><primary>CAN_F5R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga423b7b77bfd5dd6791f1b1dd16e9807a"/><section>
    <title>CAN_F5R2_FB8</title>
<indexterm><primary>CAN_F5R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c50420a128a70341e63ad23b0bedba5"/><section>
    <title>CAN_F5R2_FB9</title>
<indexterm><primary>CAN_F5R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F5R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F5R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb57fe42259bd37deffe11eded640c76"/><section>
    <title>CAN_F6R1_FB0</title>
<indexterm><primary>CAN_F6R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1de288e28d5547106645ecc5b0c47f2a"/><section>
    <title>CAN_F6R1_FB1</title>
<indexterm><primary>CAN_F6R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa63ca9ec114f553d68e0b0d38ae57ff0"/><section>
    <title>CAN_F6R1_FB10</title>
<indexterm><primary>CAN_F6R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf3394a2675a7cb30556a40cc5b77c08"/><section>
    <title>CAN_F6R1_FB11</title>
<indexterm><primary>CAN_F6R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9c9c04edb492e48619de926196ab695"/><section>
    <title>CAN_F6R1_FB12</title>
<indexterm><primary>CAN_F6R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga070e91897e07ae11a9d2f60ff31e196a"/><section>
    <title>CAN_F6R1_FB13</title>
<indexterm><primary>CAN_F6R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3479321a85f1f55e24a1b56d13226a22"/><section>
    <title>CAN_F6R1_FB14</title>
<indexterm><primary>CAN_F6R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a998a2b37fde5207b286a58c115a9e8"/><section>
    <title>CAN_F6R1_FB15</title>
<indexterm><primary>CAN_F6R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga891ad3d341cee397d49fc982c509f7d5"/><section>
    <title>CAN_F6R1_FB16</title>
<indexterm><primary>CAN_F6R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4a70606f1b07a6bbb5ae4fe8ad374e5"/><section>
    <title>CAN_F6R1_FB17</title>
<indexterm><primary>CAN_F6R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1542ea54030e3052c8991b249cd0e504"/><section>
    <title>CAN_F6R1_FB18</title>
<indexterm><primary>CAN_F6R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e1a7c680bcfc57c6cc521cbaa0749d6"/><section>
    <title>CAN_F6R1_FB19</title>
<indexterm><primary>CAN_F6R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa8662caaa28aee37b2689f55400b75c"/><section>
    <title>CAN_F6R1_FB2</title>
<indexterm><primary>CAN_F6R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fba31d938ab3492c8855c26bebfbef2"/><section>
    <title>CAN_F6R1_FB20</title>
<indexterm><primary>CAN_F6R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga556f3b08cee839e038109e604e5bba4c"/><section>
    <title>CAN_F6R1_FB21</title>
<indexterm><primary>CAN_F6R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdc41162219ed6f5be1b5ae7ba328754"/><section>
    <title>CAN_F6R1_FB22</title>
<indexterm><primary>CAN_F6R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89f4fd5c28d2fd7475081b39b2b358c6"/><section>
    <title>CAN_F6R1_FB23</title>
<indexterm><primary>CAN_F6R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5eb9d0f3cad0eeea398f2ba5fd83cf2"/><section>
    <title>CAN_F6R1_FB24</title>
<indexterm><primary>CAN_F6R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3fa46e9d1fafcb3eb1189d6d43692cd"/><section>
    <title>CAN_F6R1_FB25</title>
<indexterm><primary>CAN_F6R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9168b4d12ddb654b397ce3ffb66af4c"/><section>
    <title>CAN_F6R1_FB26</title>
<indexterm><primary>CAN_F6R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga610fdf301fb1cff5af38f83b4e0c81b1"/><section>
    <title>CAN_F6R1_FB27</title>
<indexterm><primary>CAN_F6R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a3e033aae51ff31b75fb801599232f5"/><section>
    <title>CAN_F6R1_FB28</title>
<indexterm><primary>CAN_F6R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga868ae6fc3bbe273b44d250791a80df58"/><section>
    <title>CAN_F6R1_FB29</title>
<indexterm><primary>CAN_F6R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4ccedde67989fcbaa84cae9cae4b1eb"/><section>
    <title>CAN_F6R1_FB3</title>
<indexterm><primary>CAN_F6R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe08696e215f9e8f1605e60e4817dd8b"/><section>
    <title>CAN_F6R1_FB30</title>
<indexterm><primary>CAN_F6R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69b2dffd9969ff8658b45a7a2bb1c5ee"/><section>
    <title>CAN_F6R1_FB31</title>
<indexterm><primary>CAN_F6R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45b063b3c14fd27bd63c03f878ac6cfc"/><section>
    <title>CAN_F6R1_FB4</title>
<indexterm><primary>CAN_F6R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32f8566fab72dec6d52ad7262e67cbcc"/><section>
    <title>CAN_F6R1_FB5</title>
<indexterm><primary>CAN_F6R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8636ecdacc3ca05d69e66737b7f2e7cf"/><section>
    <title>CAN_F6R1_FB6</title>
<indexterm><primary>CAN_F6R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb555ddab4853625c9b48b24e88d0dd8"/><section>
    <title>CAN_F6R1_FB7</title>
<indexterm><primary>CAN_F6R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1e7ca2d014d77152ff0e6bbb8d5fb63"/><section>
    <title>CAN_F6R1_FB8</title>
<indexterm><primary>CAN_F6R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe4dc5e57c209eb4d3c5ed94b3a2e897"/><section>
    <title>CAN_F6R1_FB9</title>
<indexterm><primary>CAN_F6R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F6R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71ad6452660daed3d6c436533a25efc2"/><section>
    <title>CAN_F6R2_FB0</title>
<indexterm><primary>CAN_F6R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9e24abd8d2f0775661415b6565f4f6d"/><section>
    <title>CAN_F6R2_FB1</title>
<indexterm><primary>CAN_F6R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47baa2c9c05c7c422a49994b8f80016f"/><section>
    <title>CAN_F6R2_FB10</title>
<indexterm><primary>CAN_F6R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55d7665b118e98586c2a9b1900ce7292"/><section>
    <title>CAN_F6R2_FB11</title>
<indexterm><primary>CAN_F6R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5095a203d07244e75dd6deca125b4468"/><section>
    <title>CAN_F6R2_FB12</title>
<indexterm><primary>CAN_F6R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga533dbb10e8fce9aa6ec23573fb49c339"/><section>
    <title>CAN_F6R2_FB13</title>
<indexterm><primary>CAN_F6R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b95be922291e534609302c0c833f1f7"/><section>
    <title>CAN_F6R2_FB14</title>
<indexterm><primary>CAN_F6R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17301d50c7b6ad30ffc05ee2c63f6171"/><section>
    <title>CAN_F6R2_FB15</title>
<indexterm><primary>CAN_F6R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf23dfb03247544122ed01472b8a31b4d"/><section>
    <title>CAN_F6R2_FB16</title>
<indexterm><primary>CAN_F6R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf8d35fbfa677fc446da68f4043b633e"/><section>
    <title>CAN_F6R2_FB17</title>
<indexterm><primary>CAN_F6R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c81a1972ec8d87421c6113bb9747c3e"/><section>
    <title>CAN_F6R2_FB18</title>
<indexterm><primary>CAN_F6R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11ea1bd4bae8b27a5fd73d210eb83d39"/><section>
    <title>CAN_F6R2_FB19</title>
<indexterm><primary>CAN_F6R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6dc3f6ce4dde435743aadbe17cc78b9"/><section>
    <title>CAN_F6R2_FB2</title>
<indexterm><primary>CAN_F6R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c48dcd1ac5e23827813ed695bdff0d1"/><section>
    <title>CAN_F6R2_FB20</title>
<indexterm><primary>CAN_F6R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd115d29d9f0a8fddc13a32c013af26b"/><section>
    <title>CAN_F6R2_FB21</title>
<indexterm><primary>CAN_F6R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3f116b2e31dd40bcdd6617fee83907e"/><section>
    <title>CAN_F6R2_FB22</title>
<indexterm><primary>CAN_F6R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga090da76d2d9379dbfc54f7c3fcf69fe4"/><section>
    <title>CAN_F6R2_FB23</title>
<indexterm><primary>CAN_F6R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9c8a59a8065400f4a75be49a78e2a9e"/><section>
    <title>CAN_F6R2_FB24</title>
<indexterm><primary>CAN_F6R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3854a1a11c72e64d3c4722494f463421"/><section>
    <title>CAN_F6R2_FB25</title>
<indexterm><primary>CAN_F6R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b5ceb9d7ae0c6e34490b8d8659919c9"/><section>
    <title>CAN_F6R2_FB26</title>
<indexterm><primary>CAN_F6R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac01a4accedd624ceccf8f8976a043177"/><section>
    <title>CAN_F6R2_FB27</title>
<indexterm><primary>CAN_F6R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc2d754207055a5a87696eb1bb7d8cae"/><section>
    <title>CAN_F6R2_FB28</title>
<indexterm><primary>CAN_F6R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga471631ee112af3bde77d848c22d743ef"/><section>
    <title>CAN_F6R2_FB29</title>
<indexterm><primary>CAN_F6R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1f5163490dffe1f4d7c635458359c2f"/><section>
    <title>CAN_F6R2_FB3</title>
<indexterm><primary>CAN_F6R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9574ec7dddcea6b80368778c01f62598"/><section>
    <title>CAN_F6R2_FB30</title>
<indexterm><primary>CAN_F6R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64bcb159347ad8e2a2609ce89ed030df"/><section>
    <title>CAN_F6R2_FB31</title>
<indexterm><primary>CAN_F6R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89e9191d214d05f4d90fbcd38daa73e1"/><section>
    <title>CAN_F6R2_FB4</title>
<indexterm><primary>CAN_F6R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97d29588281c546d98e09760cc5ef593"/><section>
    <title>CAN_F6R2_FB5</title>
<indexterm><primary>CAN_F6R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53f5717aca9932255049b133661765bf"/><section>
    <title>CAN_F6R2_FB6</title>
<indexterm><primary>CAN_F6R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ec93958e936379d891bc3450dba3d1d"/><section>
    <title>CAN_F6R2_FB7</title>
<indexterm><primary>CAN_F6R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f97c7eb9d6e69d589db38d745ae321c"/><section>
    <title>CAN_F6R2_FB8</title>
<indexterm><primary>CAN_F6R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga372ebb5d42d147d41688f7c0fcf467d2"/><section>
    <title>CAN_F6R2_FB9</title>
<indexterm><primary>CAN_F6R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F6R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F6R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2217bcc5b82de25751d3984884b0e0c1"/><section>
    <title>CAN_F7R1_FB0</title>
<indexterm><primary>CAN_F7R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf71cbdd5cbe109fde119adb86d64f0a7"/><section>
    <title>CAN_F7R1_FB1</title>
<indexterm><primary>CAN_F7R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf56408d9914f566396d64609830e2d4f"/><section>
    <title>CAN_F7R1_FB10</title>
<indexterm><primary>CAN_F7R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65947100832111c7fb427d1982f801eb"/><section>
    <title>CAN_F7R1_FB11</title>
<indexterm><primary>CAN_F7R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga175ed9cdbbf756ec76b9c6fb1f69adff"/><section>
    <title>CAN_F7R1_FB12</title>
<indexterm><primary>CAN_F7R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91af48b8cd11f119d257311dcf2cc291"/><section>
    <title>CAN_F7R1_FB13</title>
<indexterm><primary>CAN_F7R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7108bc449a6e328748dd8d2209b83753"/><section>
    <title>CAN_F7R1_FB14</title>
<indexterm><primary>CAN_F7R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc47acac1bb59603f58d9aef661d9334"/><section>
    <title>CAN_F7R1_FB15</title>
<indexterm><primary>CAN_F7R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b07b4ebfaac9e60d6042b1bff98ec33"/><section>
    <title>CAN_F7R1_FB16</title>
<indexterm><primary>CAN_F7R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3328e95d8ae911adc0e5dd4128f8161"/><section>
    <title>CAN_F7R1_FB17</title>
<indexterm><primary>CAN_F7R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga473e4917f35772cd08b06e166d6e475e"/><section>
    <title>CAN_F7R1_FB18</title>
<indexterm><primary>CAN_F7R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf40a4dd0979fb7ffba4b4192fe6dde5f"/><section>
    <title>CAN_F7R1_FB19</title>
<indexterm><primary>CAN_F7R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0a7a004058a6b10b5cb3374eb82dd1d"/><section>
    <title>CAN_F7R1_FB2</title>
<indexterm><primary>CAN_F7R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5854aa102655334a6242e43c0b25aede"/><section>
    <title>CAN_F7R1_FB20</title>
<indexterm><primary>CAN_F7R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga505dbdeaf89d103795046fb689b81664"/><section>
    <title>CAN_F7R1_FB21</title>
<indexterm><primary>CAN_F7R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga692f7a0bbc73be14e9d554394dceb176"/><section>
    <title>CAN_F7R1_FB22</title>
<indexterm><primary>CAN_F7R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a93f243e7acf3f749f2b6ec8ae7bc5f"/><section>
    <title>CAN_F7R1_FB23</title>
<indexterm><primary>CAN_F7R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68815c969c231268a63c8809a55bc866"/><section>
    <title>CAN_F7R1_FB24</title>
<indexterm><primary>CAN_F7R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7055881b4a6d9fe51e8dcfb99a546139"/><section>
    <title>CAN_F7R1_FB25</title>
<indexterm><primary>CAN_F7R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19ab918d9499635e8199a143833c6fdb"/><section>
    <title>CAN_F7R1_FB26</title>
<indexterm><primary>CAN_F7R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8360f2a2ba21a1b2f361d4330026edfd"/><section>
    <title>CAN_F7R1_FB27</title>
<indexterm><primary>CAN_F7R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga681e922052442801310265bab7356fc4"/><section>
    <title>CAN_F7R1_FB28</title>
<indexterm><primary>CAN_F7R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab12aa3a716a85bf96a1496ecaeae0cec"/><section>
    <title>CAN_F7R1_FB29</title>
<indexterm><primary>CAN_F7R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2224329373b490c8dd4f0c148ef58997"/><section>
    <title>CAN_F7R1_FB3</title>
<indexterm><primary>CAN_F7R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6774583920f7cd42976daa4cf389eff3"/><section>
    <title>CAN_F7R1_FB30</title>
<indexterm><primary>CAN_F7R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9990b9fd20bbe0ff114acace0cb47ad7"/><section>
    <title>CAN_F7R1_FB31</title>
<indexterm><primary>CAN_F7R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3574ea4882319ac08e0df065bdd3566"/><section>
    <title>CAN_F7R1_FB4</title>
<indexterm><primary>CAN_F7R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76f63e712a9a57dacab2874dd695254d"/><section>
    <title>CAN_F7R1_FB5</title>
<indexterm><primary>CAN_F7R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22d969f17f8a25a63cb056ee2cb622d3"/><section>
    <title>CAN_F7R1_FB6</title>
<indexterm><primary>CAN_F7R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae89ec51b51c83c108880e361caf17ac"/><section>
    <title>CAN_F7R1_FB7</title>
<indexterm><primary>CAN_F7R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67fca99c67cab6713605e14d96a9df62"/><section>
    <title>CAN_F7R1_FB8</title>
<indexterm><primary>CAN_F7R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacd1ef8f0870bc5a5422a6bedbb61d40"/><section>
    <title>CAN_F7R1_FB9</title>
<indexterm><primary>CAN_F7R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F7R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec0803330590bf9aba9d09342034b2c1"/><section>
    <title>CAN_F7R2_FB0</title>
<indexterm><primary>CAN_F7R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c633d4cbfdf79f09ae1df5e75c98439"/><section>
    <title>CAN_F7R2_FB1</title>
<indexterm><primary>CAN_F7R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae60d566699df87580584ed496681562"/><section>
    <title>CAN_F7R2_FB10</title>
<indexterm><primary>CAN_F7R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6325b37cc369b92b2334e482dbe3bf06"/><section>
    <title>CAN_F7R2_FB11</title>
<indexterm><primary>CAN_F7R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace846d293ac11d535ee2aad17cf099bc"/><section>
    <title>CAN_F7R2_FB12</title>
<indexterm><primary>CAN_F7R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91b26397a75fc4c0124e84903d31221e"/><section>
    <title>CAN_F7R2_FB13</title>
<indexterm><primary>CAN_F7R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada2e01c05c216ba6ff4756d043297c0e"/><section>
    <title>CAN_F7R2_FB14</title>
<indexterm><primary>CAN_F7R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeef08aa6565ff24bd9863b4b8a9c2ff5"/><section>
    <title>CAN_F7R2_FB15</title>
<indexterm><primary>CAN_F7R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16c3ccb033b9541b57c338b9737f18dd"/><section>
    <title>CAN_F7R2_FB16</title>
<indexterm><primary>CAN_F7R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad898ca382f57efb1842884d46217245c"/><section>
    <title>CAN_F7R2_FB17</title>
<indexterm><primary>CAN_F7R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf419938e132cc1a0bf59a6c058e2c7c5"/><section>
    <title>CAN_F7R2_FB18</title>
<indexterm><primary>CAN_F7R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae991abb6f2e64443be7e39633f192aba"/><section>
    <title>CAN_F7R2_FB19</title>
<indexterm><primary>CAN_F7R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31a0c4ece8b73760ad295344b8558ddb"/><section>
    <title>CAN_F7R2_FB2</title>
<indexterm><primary>CAN_F7R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3738a42e2767c928de21a2f784ce6bce"/><section>
    <title>CAN_F7R2_FB20</title>
<indexterm><primary>CAN_F7R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5cb252582e6b7bd706b37447f71d6cd"/><section>
    <title>CAN_F7R2_FB21</title>
<indexterm><primary>CAN_F7R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae616e53b9d961571eea4ff2df31f8399"/><section>
    <title>CAN_F7R2_FB22</title>
<indexterm><primary>CAN_F7R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2049c9bb27af3cde01334b1901aa417"/><section>
    <title>CAN_F7R2_FB23</title>
<indexterm><primary>CAN_F7R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e69c2fd32e2c523c9e939df825fc605"/><section>
    <title>CAN_F7R2_FB24</title>
<indexterm><primary>CAN_F7R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga659cc84b9186e279c37e88b94e1c9829"/><section>
    <title>CAN_F7R2_FB25</title>
<indexterm><primary>CAN_F7R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43c9da5ad4c2d261858f73b779cc3dae"/><section>
    <title>CAN_F7R2_FB26</title>
<indexterm><primary>CAN_F7R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a1ea8d66ada6cea7268fba151c00d91"/><section>
    <title>CAN_F7R2_FB27</title>
<indexterm><primary>CAN_F7R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbd6032652515423412ad73b8a004bbb"/><section>
    <title>CAN_F7R2_FB28</title>
<indexterm><primary>CAN_F7R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a991a0bb5a81748b091d6b96c59fc37"/><section>
    <title>CAN_F7R2_FB29</title>
<indexterm><primary>CAN_F7R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe2fc15309540b87538ea3e8460d8d11"/><section>
    <title>CAN_F7R2_FB3</title>
<indexterm><primary>CAN_F7R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedae5e816af0dd734311bf44be7571f2"/><section>
    <title>CAN_F7R2_FB30</title>
<indexterm><primary>CAN_F7R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f88a239b8a39ff3343b1cfe70b06139"/><section>
    <title>CAN_F7R2_FB31</title>
<indexterm><primary>CAN_F7R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac81d4c021f4579021ddf9485472a84f5"/><section>
    <title>CAN_F7R2_FB4</title>
<indexterm><primary>CAN_F7R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dd6a00bb403a3e19e66c68f5ee308e2"/><section>
    <title>CAN_F7R2_FB5</title>
<indexterm><primary>CAN_F7R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b5eaf37458d0426fd7f847775fd41e9"/><section>
    <title>CAN_F7R2_FB6</title>
<indexterm><primary>CAN_F7R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga780440ce173cde12fd117b519419424c"/><section>
    <title>CAN_F7R2_FB7</title>
<indexterm><primary>CAN_F7R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99ae0e27d14b42fef4551d83ee88b4ac"/><section>
    <title>CAN_F7R2_FB8</title>
<indexterm><primary>CAN_F7R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace90c0624446480421fac233739413dc"/><section>
    <title>CAN_F7R2_FB9</title>
<indexterm><primary>CAN_F7R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F7R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F7R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13cd870005a4712c3a8b9675a962c642"/><section>
    <title>CAN_F8R1_FB0</title>
<indexterm><primary>CAN_F8R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49082d55960382ded8b2f7235dd3b33d"/><section>
    <title>CAN_F8R1_FB1</title>
<indexterm><primary>CAN_F8R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5de7f304ca7bfcb9e78c9c2d346d300"/><section>
    <title>CAN_F8R1_FB10</title>
<indexterm><primary>CAN_F8R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d5a19fa7032ef2b68e2feebd0db15e6"/><section>
    <title>CAN_F8R1_FB11</title>
<indexterm><primary>CAN_F8R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga943a685663474ed7aa509eaccbda2ffb"/><section>
    <title>CAN_F8R1_FB12</title>
<indexterm><primary>CAN_F8R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga668cb8a75c4166b5287a09ba98c8ec70"/><section>
    <title>CAN_F8R1_FB13</title>
<indexterm><primary>CAN_F8R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84727d6a0fdcb2870529d7a371a0b660"/><section>
    <title>CAN_F8R1_FB14</title>
<indexterm><primary>CAN_F8R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9eb9c851eb03c49bc02f686aee490a28"/><section>
    <title>CAN_F8R1_FB15</title>
<indexterm><primary>CAN_F8R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ccc46770c70da8546bbbcf492bcdd95"/><section>
    <title>CAN_F8R1_FB16</title>
<indexterm><primary>CAN_F8R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf24b0628e89b2c27cb9e13b0492876eb"/><section>
    <title>CAN_F8R1_FB17</title>
<indexterm><primary>CAN_F8R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga36b946c123c3c3f1cdbd1272db24c58b"/><section>
    <title>CAN_F8R1_FB18</title>
<indexterm><primary>CAN_F8R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab91129b8b7746111a31a968c1f1a8b19"/><section>
    <title>CAN_F8R1_FB19</title>
<indexterm><primary>CAN_F8R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdb99f376b40d3933ce6a28ad31f496a"/><section>
    <title>CAN_F8R1_FB2</title>
<indexterm><primary>CAN_F8R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19663b29868ae926896961451768d748"/><section>
    <title>CAN_F8R1_FB20</title>
<indexterm><primary>CAN_F8R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19d8c89621a78de5177481d217bb5033"/><section>
    <title>CAN_F8R1_FB21</title>
<indexterm><primary>CAN_F8R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab265fadfeb8674b869264ad25bedcac4"/><section>
    <title>CAN_F8R1_FB22</title>
<indexterm><primary>CAN_F8R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga102fdb92fecd6aa86e5dbd2fea2b2e79"/><section>
    <title>CAN_F8R1_FB23</title>
<indexterm><primary>CAN_F8R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b73f4ab4941e6d920e75f7197ed025b"/><section>
    <title>CAN_F8R1_FB24</title>
<indexterm><primary>CAN_F8R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d72a1b4728fa13d4a2a3f7478f8398b"/><section>
    <title>CAN_F8R1_FB25</title>
<indexterm><primary>CAN_F8R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5826d272442cf9b69336172a039bc439"/><section>
    <title>CAN_F8R1_FB26</title>
<indexterm><primary>CAN_F8R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdb656881f89c0da122383403a816ce1"/><section>
    <title>CAN_F8R1_FB27</title>
<indexterm><primary>CAN_F8R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d8c536aab73553ff1913ba806be351c"/><section>
    <title>CAN_F8R1_FB28</title>
<indexterm><primary>CAN_F8R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fb8328cdbf23c9982b769bd39a24113"/><section>
    <title>CAN_F8R1_FB29</title>
<indexterm><primary>CAN_F8R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cd97fc37fa6ffadbb7af4f9ddf1d014"/><section>
    <title>CAN_F8R1_FB3</title>
<indexterm><primary>CAN_F8R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78861665c78657330f9fcfc17283529f"/><section>
    <title>CAN_F8R1_FB30</title>
<indexterm><primary>CAN_F8R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b2fa38175302b2d91f2b45ae16c5db7"/><section>
    <title>CAN_F8R1_FB31</title>
<indexterm><primary>CAN_F8R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5842614b55172086992fc085955168d7"/><section>
    <title>CAN_F8R1_FB4</title>
<indexterm><primary>CAN_F8R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga373c77cab88912e816a6e12195bd3205"/><section>
    <title>CAN_F8R1_FB5</title>
<indexterm><primary>CAN_F8R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5937607627dd44c4fb79f9063534e2b1"/><section>
    <title>CAN_F8R1_FB6</title>
<indexterm><primary>CAN_F8R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b6765194a47f1a6d7dfbf78e0b4139c"/><section>
    <title>CAN_F8R1_FB7</title>
<indexterm><primary>CAN_F8R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa79159b413994d12b593cc4f1b23d1fa"/><section>
    <title>CAN_F8R1_FB8</title>
<indexterm><primary>CAN_F8R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b959e903cdac33f5da71aa5c7477a0d"/><section>
    <title>CAN_F8R1_FB9</title>
<indexterm><primary>CAN_F8R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F8R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3cfe399fb494ff6ab1d5b91258c42764"/><section>
    <title>CAN_F8R2_FB0</title>
<indexterm><primary>CAN_F8R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ca04b514b4d6a3b19619932513b8953"/><section>
    <title>CAN_F8R2_FB1</title>
<indexterm><primary>CAN_F8R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga315a7e30b95c05db01b7f56f4d825e62"/><section>
    <title>CAN_F8R2_FB10</title>
<indexterm><primary>CAN_F8R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga353aad2279bf6b72bd861f6c79253635"/><section>
    <title>CAN_F8R2_FB11</title>
<indexterm><primary>CAN_F8R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25193c4b44d05db08ba40f0e0f2c45e1"/><section>
    <title>CAN_F8R2_FB12</title>
<indexterm><primary>CAN_F8R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4469bfc90525f84d9d04d3a4996997e6"/><section>
    <title>CAN_F8R2_FB13</title>
<indexterm><primary>CAN_F8R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b17ebf3dd1e53d8417f955ebcf743b3"/><section>
    <title>CAN_F8R2_FB14</title>
<indexterm><primary>CAN_F8R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6db6c2262434fc76213a441d8ce2edf1"/><section>
    <title>CAN_F8R2_FB15</title>
<indexterm><primary>CAN_F8R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a1e1e9aa84af36845402d19236c1214"/><section>
    <title>CAN_F8R2_FB16</title>
<indexterm><primary>CAN_F8R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0a9ee665444a6b42e98e0f988d1ba7a"/><section>
    <title>CAN_F8R2_FB17</title>
<indexterm><primary>CAN_F8R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16cde37565a3d3ec3a8c41013df6f6f1"/><section>
    <title>CAN_F8R2_FB18</title>
<indexterm><primary>CAN_F8R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57ca000fea3be225ddf5f295437b6e36"/><section>
    <title>CAN_F8R2_FB19</title>
<indexterm><primary>CAN_F8R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4c3c099bf7db702b7bf5f71cddaaec2"/><section>
    <title>CAN_F8R2_FB2</title>
<indexterm><primary>CAN_F8R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad60ee9ebdce23be6d2adca113ca918e8"/><section>
    <title>CAN_F8R2_FB20</title>
<indexterm><primary>CAN_F8R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae186c9794783eb47b460532801afe43a"/><section>
    <title>CAN_F8R2_FB21</title>
<indexterm><primary>CAN_F8R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga106a5e5b8ae8d683fcec85b076688f34"/><section>
    <title>CAN_F8R2_FB22</title>
<indexterm><primary>CAN_F8R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1643a77c219a9b2706f438c5123bccc8"/><section>
    <title>CAN_F8R2_FB23</title>
<indexterm><primary>CAN_F8R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab21aa6ed09bed09347e07dbcbd0e9e93"/><section>
    <title>CAN_F8R2_FB24</title>
<indexterm><primary>CAN_F8R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8267e4cdc484abd75634469f9b255c5"/><section>
    <title>CAN_F8R2_FB25</title>
<indexterm><primary>CAN_F8R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga697d286473e81666c91f28e853aab4ad"/><section>
    <title>CAN_F8R2_FB26</title>
<indexterm><primary>CAN_F8R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga295c26638700a849ee3c6504caf6ceab"/><section>
    <title>CAN_F8R2_FB27</title>
<indexterm><primary>CAN_F8R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f8469008983b405bfc5855258f4f6e6"/><section>
    <title>CAN_F8R2_FB28</title>
<indexterm><primary>CAN_F8R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad18d894a75ebe73c0185d905cfb81dbf"/><section>
    <title>CAN_F8R2_FB29</title>
<indexterm><primary>CAN_F8R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1e53037e7f7171d8a7358590f0e7420"/><section>
    <title>CAN_F8R2_FB3</title>
<indexterm><primary>CAN_F8R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccdf92a69572b56641ddd2967c034a7a"/><section>
    <title>CAN_F8R2_FB30</title>
<indexterm><primary>CAN_F8R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0636c9c9fd84e5e8d12e78f236f2a56c"/><section>
    <title>CAN_F8R2_FB31</title>
<indexterm><primary>CAN_F8R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51e2af45725e06538c4d09ad07296316"/><section>
    <title>CAN_F8R2_FB4</title>
<indexterm><primary>CAN_F8R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ee5e9d68190f0d41a5b8603d1933922"/><section>
    <title>CAN_F8R2_FB5</title>
<indexterm><primary>CAN_F8R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66c636150cfad43a32652dba3ded8383"/><section>
    <title>CAN_F8R2_FB6</title>
<indexterm><primary>CAN_F8R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0fc81a4ee32f76ce3a6fdbb3fc49425c"/><section>
    <title>CAN_F8R2_FB7</title>
<indexterm><primary>CAN_F8R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68a36336242e8259c779f1c8f4544737"/><section>
    <title>CAN_F8R2_FB8</title>
<indexterm><primary>CAN_F8R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0014717b3c4c65afb7542308980803d"/><section>
    <title>CAN_F8R2_FB9</title>
<indexterm><primary>CAN_F8R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F8R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F8R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga930a17d830cb9a95a79531dac2220785"/><section>
    <title>CAN_F9R1_FB0</title>
<indexterm><primary>CAN_F9R1_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8671eac978ebea75e6345adbcdf78026"/><section>
    <title>CAN_F9R1_FB1</title>
<indexterm><primary>CAN_F9R1_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3db445a3214057317d84269116c9a3de"/><section>
    <title>CAN_F9R1_FB10</title>
<indexterm><primary>CAN_F9R1_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf09c1d038af593122315a878c15f608"/><section>
    <title>CAN_F9R1_FB11</title>
<indexterm><primary>CAN_F9R1_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12b2a29143ddf47eb1eddf76f9289cb9"/><section>
    <title>CAN_F9R1_FB12</title>
<indexterm><primary>CAN_F9R1_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga691bc907b71c30dffdf246c95240ac9b"/><section>
    <title>CAN_F9R1_FB13</title>
<indexterm><primary>CAN_F9R1_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8669ceaa46f5aecada88accedfb4dbb"/><section>
    <title>CAN_F9R1_FB14</title>
<indexterm><primary>CAN_F9R1_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35e8769a1e21c4cf3714667e07201804"/><section>
    <title>CAN_F9R1_FB15</title>
<indexterm><primary>CAN_F9R1_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7060a1863aa5b08ce8469001d46c630"/><section>
    <title>CAN_F9R1_FB16</title>
<indexterm><primary>CAN_F9R1_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf015fb7231bd315f82948019dcfc725"/><section>
    <title>CAN_F9R1_FB17</title>
<indexterm><primary>CAN_F9R1_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02c06b01abb3414394747a7cf8eac888"/><section>
    <title>CAN_F9R1_FB18</title>
<indexterm><primary>CAN_F9R1_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99a1a20417252e33a4817c0530745239"/><section>
    <title>CAN_F9R1_FB19</title>
<indexterm><primary>CAN_F9R1_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee3585fb5ee4081dffeb2a2dda1ce72f"/><section>
    <title>CAN_F9R1_FB2</title>
<indexterm><primary>CAN_F9R1_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09c0f503e2ef85b3b6332ccbca7b0251"/><section>
    <title>CAN_F9R1_FB20</title>
<indexterm><primary>CAN_F9R1_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacab12d06dee3d6dad5fd7c56c23c70d1"/><section>
    <title>CAN_F9R1_FB21</title>
<indexterm><primary>CAN_F9R1_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c72a8d17db1de69086f19579b169c04"/><section>
    <title>CAN_F9R1_FB22</title>
<indexterm><primary>CAN_F9R1_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bb3ba674ec6c82ed108f6c0bfb2f854"/><section>
    <title>CAN_F9R1_FB23</title>
<indexterm><primary>CAN_F9R1_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba13bd7fa1e4c2eaef3de31d933cbc10"/><section>
    <title>CAN_F9R1_FB24</title>
<indexterm><primary>CAN_F9R1_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa72247fe16d8f777c26726063fa43536"/><section>
    <title>CAN_F9R1_FB25</title>
<indexterm><primary>CAN_F9R1_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32d7c1678449ff8f4e4b6f548ba85be4"/><section>
    <title>CAN_F9R1_FB26</title>
<indexterm><primary>CAN_F9R1_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga678d4a0a39b379db5c2e0285782c686f"/><section>
    <title>CAN_F9R1_FB27</title>
<indexterm><primary>CAN_F9R1_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6033aa5f4d140dc48ddb4a777583163c"/><section>
    <title>CAN_F9R1_FB28</title>
<indexterm><primary>CAN_F9R1_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fda159c684d7361094da1883473b544"/><section>
    <title>CAN_F9R1_FB29</title>
<indexterm><primary>CAN_F9R1_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga807e831fafa69e9df65618de855ea186"/><section>
    <title>CAN_F9R1_FB3</title>
<indexterm><primary>CAN_F9R1_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83cf4080564c51a0123b97840576c0ab"/><section>
    <title>CAN_F9R1_FB30</title>
<indexterm><primary>CAN_F9R1_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga127c155bc5c5236f04cfdcf96ff66cc5"/><section>
    <title>CAN_F9R1_FB31</title>
<indexterm><primary>CAN_F9R1_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddce646e28626a508b2f98c4f35148b3"/><section>
    <title>CAN_F9R1_FB4</title>
<indexterm><primary>CAN_F9R1_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ea72662e0243714ace5c0b48e7912f6"/><section>
    <title>CAN_F9R1_FB5</title>
<indexterm><primary>CAN_F9R1_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b08ddbc0bed91c6a1933e6485ded5e2"/><section>
    <title>CAN_F9R1_FB6</title>
<indexterm><primary>CAN_F9R1_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae21fd9c8c790d4bc229c7ccb6d99dd36"/><section>
    <title>CAN_F9R1_FB7</title>
<indexterm><primary>CAN_F9R1_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf1a8f02576caccfddc12f2ead734762"/><section>
    <title>CAN_F9R1_FB8</title>
<indexterm><primary>CAN_F9R1_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80a2594aaa275fd88225927e7115085b"/><section>
    <title>CAN_F9R1_FB9</title>
<indexterm><primary>CAN_F9R1_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R1_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F9R1_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1209cec0d1199b7f74bb2e2b1cca424"/><section>
    <title>CAN_F9R2_FB0</title>
<indexterm><primary>CAN_F9R2_FB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB0</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Filter bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fd983be0f74b7f183261f21cd2f6910"/><section>
    <title>CAN_F9R2_FB1</title>
<indexterm><primary>CAN_F9R2_FB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB1</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Filter bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5adc0ffeba391461d887f5d176a9b5bd"/><section>
    <title>CAN_F9R2_FB10</title>
<indexterm><primary>CAN_F9R2_FB10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB10</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Filter bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga989f1dea5a35e78b08649ac699955563"/><section>
    <title>CAN_F9R2_FB11</title>
<indexterm><primary>CAN_F9R2_FB11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB11</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Filter bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b71e1b7db02ef8c5853534921b33aee"/><section>
    <title>CAN_F9R2_FB12</title>
<indexterm><primary>CAN_F9R2_FB12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB12</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Filter bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48cff2713910823bbf9c8aeb399d6695"/><section>
    <title>CAN_F9R2_FB13</title>
<indexterm><primary>CAN_F9R2_FB13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB13</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Filter bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e0057c4eb0f7238d2ec98ae0702ff3"/><section>
    <title>CAN_F9R2_FB14</title>
<indexterm><primary>CAN_F9R2_FB14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB14</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Filter bit 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc16f71c9ee3bc56be17f7488c1df807"/><section>
    <title>CAN_F9R2_FB15</title>
<indexterm><primary>CAN_F9R2_FB15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB15</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Filter bit 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3909a33262113171b7d4dc11fcf8c3b1"/><section>
    <title>CAN_F9R2_FB16</title>
<indexterm><primary>CAN_F9R2_FB16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB16</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Filter bit 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cead3f8d10075aa34c9446859356e2d"/><section>
    <title>CAN_F9R2_FB17</title>
<indexterm><primary>CAN_F9R2_FB17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB17</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Filter bit 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7730d43a2cf07a1568ed738a4f69692"/><section>
    <title>CAN_F9R2_FB18</title>
<indexterm><primary>CAN_F9R2_FB18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB18</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Filter bit 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b2f5ba8403cbd679694cf9665e2690f"/><section>
    <title>CAN_F9R2_FB19</title>
<indexterm><primary>CAN_F9R2_FB19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB19</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Filter bit 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e363da951c1191e733a8bc603cda3f5"/><section>
    <title>CAN_F9R2_FB2</title>
<indexterm><primary>CAN_F9R2_FB2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB2</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Filter bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca5a17ed59696ed0572b80767c4bef81"/><section>
    <title>CAN_F9R2_FB20</title>
<indexterm><primary>CAN_F9R2_FB20</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB20</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB20&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Filter bit 20 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac318672024cefb98843d473cbb2d46b2"/><section>
    <title>CAN_F9R2_FB21</title>
<indexterm><primary>CAN_F9R2_FB21</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB21</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB21&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Filter bit 21 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3523d55c8cf0a308fea4837b00f89abb"/><section>
    <title>CAN_F9R2_FB22</title>
<indexterm><primary>CAN_F9R2_FB22</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB22</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB22&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Filter bit 22 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga21d8d812323030dd39f417318c36b8dc"/><section>
    <title>CAN_F9R2_FB23</title>
<indexterm><primary>CAN_F9R2_FB23</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB23</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB23&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Filter bit 23 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga065bba6dde8a5b81b42c2618204bf0be"/><section>
    <title>CAN_F9R2_FB24</title>
<indexterm><primary>CAN_F9R2_FB24</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB24</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB24&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Filter bit 24 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade5290535026c192f7e94a4cb98e48b4"/><section>
    <title>CAN_F9R2_FB25</title>
<indexterm><primary>CAN_F9R2_FB25</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB25</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB25&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Filter bit 25 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac7e7544d60c3084da344ee20ab6a760"/><section>
    <title>CAN_F9R2_FB26</title>
<indexterm><primary>CAN_F9R2_FB26</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB26</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB26&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Filter bit 26 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae965845f1e45d1f45831be60829e63bc"/><section>
    <title>CAN_F9R2_FB27</title>
<indexterm><primary>CAN_F9R2_FB27</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB27</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB27&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Filter bit 27 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63bbecf009bf6bd61dc9e8fe0603da73"/><section>
    <title>CAN_F9R2_FB28</title>
<indexterm><primary>CAN_F9R2_FB28</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB28</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB28&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Filter bit 28 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga834cf606ef4b69b0c459b8cb9e836a9b"/><section>
    <title>CAN_F9R2_FB29</title>
<indexterm><primary>CAN_F9R2_FB29</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB29</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB29&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Filter bit 29 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabab5a59d405ae1684853988e95ab9844"/><section>
    <title>CAN_F9R2_FB3</title>
<indexterm><primary>CAN_F9R2_FB3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB3</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Filter bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c833e07b7a842ba7425291f628c9a11"/><section>
    <title>CAN_F9R2_FB30</title>
<indexterm><primary>CAN_F9R2_FB30</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB30</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB30&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Filter bit 30 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18ef7c7bae75406a267e6a333c549a9f"/><section>
    <title>CAN_F9R2_FB31</title>
<indexterm><primary>CAN_F9R2_FB31</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB31</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB31&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Filter bit 31 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b5b46878001f43618c726b3429e4b50"/><section>
    <title>CAN_F9R2_FB4</title>
<indexterm><primary>CAN_F9R2_FB4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB4</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Filter bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga582895a48cfeb8d7ecf6c9757ba0aa39"/><section>
    <title>CAN_F9R2_FB5</title>
<indexterm><primary>CAN_F9R2_FB5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB5</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Filter bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe18a44ac1a9c4cf2a6e94bb946af17f"/><section>
    <title>CAN_F9R2_FB6</title>
<indexterm><primary>CAN_F9R2_FB6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB6</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Filter bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae497ffa0ef246a52e57a394fa57e616d"/><section>
    <title>CAN_F9R2_FB7</title>
<indexterm><primary>CAN_F9R2_FB7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB7</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Filter bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4eedc431183ceae7240d11afc05bacfa"/><section>
    <title>CAN_F9R2_FB8</title>
<indexterm><primary>CAN_F9R2_FB8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB8</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Filter bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71d1294050a77f52ecd4b00568cd7477"/><section>
    <title>CAN_F9R2_FB9</title>
<indexterm><primary>CAN_F9R2_FB9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_F9R2_FB9</secondary></indexterm>
<para><computeroutput>#define CAN_F9R2_FB9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Filter bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa571445875b08a9514e1d1b410a93ebd"/><section>
    <title>CAN_FA1R_FACT</title>
<indexterm><primary>CAN_FA1R_FACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT&#160;&#160;&#160;((uint16_t)0x3FFF)</computeroutput></para>
<para>Filter Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3ec1e2f9b9ccf2b4869cdf7c7328e60"/><section>
    <title>CAN_FA1R_FACT0</title>
<indexterm><primary>CAN_FA1R_FACT0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT0</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Filter 0 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2457026460aecb52dba7ea17237b4dbe"/><section>
    <title>CAN_FA1R_FACT1</title>
<indexterm><primary>CAN_FA1R_FACT1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT1</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Filter 1 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19696d8b702b33eafe7f18aa0c6c1955"/><section>
    <title>CAN_FA1R_FACT10</title>
<indexterm><primary>CAN_FA1R_FACT10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT10</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT10&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Filter 10 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89e5e3ccd4250ad2360b91ef51248a66"/><section>
    <title>CAN_FA1R_FACT11</title>
<indexterm><primary>CAN_FA1R_FACT11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT11</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT11&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Filter 11 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae78ec392640f05b20a7c6877983588ae"/><section>
    <title>CAN_FA1R_FACT12</title>
<indexterm><primary>CAN_FA1R_FACT12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT12</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT12&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Filter 12 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa722eeef87f8a3f58ebfcb531645cc05"/><section>
    <title>CAN_FA1R_FACT13</title>
<indexterm><primary>CAN_FA1R_FACT13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT13</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT13&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Filter 13 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66354c26d0252cc86729365b315a69ee"/><section>
    <title>CAN_FA1R_FACT2</title>
<indexterm><primary>CAN_FA1R_FACT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT2</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Filter 2 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga087dc5f2bdfe084eb98d2a0d06a29f1d"/><section>
    <title>CAN_FA1R_FACT3</title>
<indexterm><primary>CAN_FA1R_FACT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT3</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Filter 3 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c46367b7e5ea831e34ba4cf824a63da"/><section>
    <title>CAN_FA1R_FACT4</title>
<indexterm><primary>CAN_FA1R_FACT4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT4</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Filter 4 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga548238c7babf34116fdb44b4575e2664"/><section>
    <title>CAN_FA1R_FACT5</title>
<indexterm><primary>CAN_FA1R_FACT5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT5</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Filter 5 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae403370a70f9ea2b6f9b449cafa6a91c"/><section>
    <title>CAN_FA1R_FACT6</title>
<indexterm><primary>CAN_FA1R_FACT6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT6</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Filter 6 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33e9f4334cf3bf9e7e30d5edf278a02b"/><section>
    <title>CAN_FA1R_FACT7</title>
<indexterm><primary>CAN_FA1R_FACT7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT7</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Filter 7 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ccbdd2932828bfa1d68777cb595f12e"/><section>
    <title>CAN_FA1R_FACT8</title>
<indexterm><primary>CAN_FA1R_FACT8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT8</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT8&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Filter 8 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8e4011791e551feeae33c47ef2b6a6a"/><section>
    <title>CAN_FA1R_FACT9</title>
<indexterm><primary>CAN_FA1R_FACT9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FA1R_FACT9</secondary></indexterm>
<para><computeroutput>#define CAN_FA1R_FACT9&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Filter 9 Active </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16fa4bf13579d29b57f7602489d043fe"/><section>
    <title>CAN_FFA1R_FFA</title>
<indexterm><primary>CAN_FFA1R_FFA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA&#160;&#160;&#160;((uint16_t)0x3FFF)</computeroutput></para>
<para>Filter FIFO Assignment </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b1a0f95bac4fed1a801da0cdbf2a833"/><section>
    <title>CAN_FFA1R_FFA0</title>
<indexterm><primary>CAN_FFA1R_FFA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA0</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba35e135e17431de861e57b550421386"/><section>
    <title>CAN_FFA1R_FFA1</title>
<indexterm><primary>CAN_FFA1R_FFA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA1</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ac0384eab9b0cfdb491a960279fc438"/><section>
    <title>CAN_FFA1R_FFA10</title>
<indexterm><primary>CAN_FFA1R_FFA10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA10</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA10&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacd7e79ab503ec5143b5848edac71817"/><section>
    <title>CAN_FFA1R_FFA11</title>
<indexterm><primary>CAN_FFA1R_FFA11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA11</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA11&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7873f1526050f5e666c22fb6a7e68b65"/><section>
    <title>CAN_FFA1R_FFA12</title>
<indexterm><primary>CAN_FFA1R_FFA12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA12</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA12&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac74339b69a2e6f67df9b6e136089c0ee"/><section>
    <title>CAN_FFA1R_FFA13</title>
<indexterm><primary>CAN_FFA1R_FFA13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA13</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA13&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b64393197f5cd0bd6e4853828a98065"/><section>
    <title>CAN_FFA1R_FFA2</title>
<indexterm><primary>CAN_FFA1R_FFA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA2</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga111ce1e4500e2c0f543128dddbe941e9"/><section>
    <title>CAN_FFA1R_FFA3</title>
<indexterm><primary>CAN_FFA1R_FFA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA3</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a824c777e7fea25f580bc313ed2ece6"/><section>
    <title>CAN_FFA1R_FFA4</title>
<indexterm><primary>CAN_FFA1R_FFA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA4</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd571c9c746225e9b856ce3a46c3bb2f"/><section>
    <title>CAN_FFA1R_FFA5</title>
<indexterm><primary>CAN_FFA1R_FFA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA5</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2afec157fe9684f1fa4b4401500f035"/><section>
    <title>CAN_FFA1R_FFA6</title>
<indexterm><primary>CAN_FFA1R_FFA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA6</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d70e150cfd4866ea6b0a264ad45f51b"/><section>
    <title>CAN_FFA1R_FFA7</title>
<indexterm><primary>CAN_FFA1R_FFA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA7</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa802583aa70aadeb46366ff98eccaf1"/><section>
    <title>CAN_FFA1R_FFA8</title>
<indexterm><primary>CAN_FFA1R_FFA8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA8</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA8&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ee7da4c7e42fa7576d965c4bf94c089"/><section>
    <title>CAN_FFA1R_FFA9</title>
<indexterm><primary>CAN_FFA1R_FFA9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FFA1R_FFA9</secondary></indexterm>
<para><computeroutput>#define CAN_FFA1R_FFA9&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Filter FIFO Assignment for Filter 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga481099e17a895e92cfbcfca617d52860"/><section>
    <title>CAN_FM1R_FBM</title>
<indexterm><primary>CAN_FM1R_FBM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM&#160;&#160;&#160;((uint16_t)0x3FFF)</computeroutput></para>
<para>Filter Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d95ff05ed6ef9a38e9af9c0d3db3687"/><section>
    <title>CAN_FM1R_FBM0</title>
<indexterm><primary>CAN_FM1R_FBM0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM0</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Filter Init Mode bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2839d73344a7601aa22b5ed3fc0e5d1"/><section>
    <title>CAN_FM1R_FBM1</title>
<indexterm><primary>CAN_FM1R_FBM1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM1</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Filter Init Mode bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a98c6bde07c570463b6c0e32c0f6805"/><section>
    <title>CAN_FM1R_FBM10</title>
<indexterm><primary>CAN_FM1R_FBM10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM10</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM10&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Filter Init Mode bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab88796333c19954176ef77208cae4964"/><section>
    <title>CAN_FM1R_FBM11</title>
<indexterm><primary>CAN_FM1R_FBM11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM11</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM11&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Filter Init Mode bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga858eaac0a8e23c03e13e5c1736bf9842"/><section>
    <title>CAN_FM1R_FBM12</title>
<indexterm><primary>CAN_FM1R_FBM12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM12</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM12&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Filter Init Mode bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf03b553802edd3ae23b70e97228b6dcc"/><section>
    <title>CAN_FM1R_FBM13</title>
<indexterm><primary>CAN_FM1R_FBM13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM13</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM13&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Filter Init Mode bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ba7963ac4eb5b936c444258c13f8940"/><section>
    <title>CAN_FM1R_FBM2</title>
<indexterm><primary>CAN_FM1R_FBM2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM2</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Filter Init Mode bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d129b27c2af41ae39e606e802a53386"/><section>
    <title>CAN_FM1R_FBM3</title>
<indexterm><primary>CAN_FM1R_FBM3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM3</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Filter Init Mode bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0c94e5f4dcceea510fc72b86128aff3"/><section>
    <title>CAN_FM1R_FBM4</title>
<indexterm><primary>CAN_FM1R_FBM4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM4</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Filter Init Mode bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d7fb7c366544a1ef7a85481d3e6325d"/><section>
    <title>CAN_FM1R_FBM5</title>
<indexterm><primary>CAN_FM1R_FBM5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM5</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Filter Init Mode bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ff70e74447679a0d1cde1aa69ea2db1"/><section>
    <title>CAN_FM1R_FBM6</title>
<indexterm><primary>CAN_FM1R_FBM6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM6</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Filter Init Mode bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga657fc12fd334bc626b2eb53fb03457b0"/><section>
    <title>CAN_FM1R_FBM7</title>
<indexterm><primary>CAN_FM1R_FBM7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM7</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Filter Init Mode bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab6bc390ed9a658014fd09fd1073e3037"/><section>
    <title>CAN_FM1R_FBM8</title>
<indexterm><primary>CAN_FM1R_FBM8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM8</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM8&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Filter Init Mode bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga375758246b99234dda725b7c64daff32"/><section>
    <title>CAN_FM1R_FBM9</title>
<indexterm><primary>CAN_FM1R_FBM9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FM1R_FBM9</secondary></indexterm>
<para><computeroutput>#define CAN_FM1R_FBM9&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Filter Init Mode bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5eb5b835ee11a78bd391b9d1049f2549"/><section>
    <title>CAN_FMR_FINIT</title>
<indexterm><primary>CAN_FMR_FINIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FMR_FINIT</secondary></indexterm>
<para><computeroutput>#define CAN_FMR_FINIT&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Filter Init Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab41471f35878bcdff72d9cd05acf4714"/><section>
    <title>CAN_FS1R_FSC</title>
<indexterm><primary>CAN_FS1R_FSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC&#160;&#160;&#160;((uint16_t)0x3FFF)</computeroutput></para>
<para>Filter Scale Configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab5ea9e0ed17df35894fff7828c89cad"/><section>
    <title>CAN_FS1R_FSC0</title>
<indexterm><primary>CAN_FS1R_FSC0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC0</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Filter Scale Configuration bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83304e93d2e75c1cd8bfe7c2ec30c1c8"/><section>
    <title>CAN_FS1R_FSC1</title>
<indexterm><primary>CAN_FS1R_FSC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC1</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Filter Scale Configuration bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93162a66091ffd4829ed8265f53fe977"/><section>
    <title>CAN_FS1R_FSC10</title>
<indexterm><primary>CAN_FS1R_FSC10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC10</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC10&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Filter Scale Configuration bit 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2e0bf399ea9175123c95c7010ef527d"/><section>
    <title>CAN_FS1R_FSC11</title>
<indexterm><primary>CAN_FS1R_FSC11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC11</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC11&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Filter Scale Configuration bit 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89ea9e9c914052e2aecab16d57f2569d"/><section>
    <title>CAN_FS1R_FSC12</title>
<indexterm><primary>CAN_FS1R_FSC12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC12</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC12&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Filter Scale Configuration bit 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2df1f2a554fc014529da34620739bc4"/><section>
    <title>CAN_FS1R_FSC13</title>
<indexterm><primary>CAN_FS1R_FSC13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC13</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC13&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Filter Scale Configuration bit 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ba1fa61fcf851188a6f16323dda1358"/><section>
    <title>CAN_FS1R_FSC2</title>
<indexterm><primary>CAN_FS1R_FSC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC2</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Filter Scale Configuration bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2175f52f4308c088458f9e54a1f1354"/><section>
    <title>CAN_FS1R_FSC3</title>
<indexterm><primary>CAN_FS1R_FSC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC3</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Filter Scale Configuration bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga791ac090d6a8f2c79cd72f9072aef30f"/><section>
    <title>CAN_FS1R_FSC4</title>
<indexterm><primary>CAN_FS1R_FSC4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC4</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Filter Scale Configuration bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb4ef2030ec70a4635ca4ac38cca76cb"/><section>
    <title>CAN_FS1R_FSC5</title>
<indexterm><primary>CAN_FS1R_FSC5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC5</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Filter Scale Configuration bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf015be41f803007b9d0b2f3371e3621b"/><section>
    <title>CAN_FS1R_FSC6</title>
<indexterm><primary>CAN_FS1R_FSC6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC6</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Filter Scale Configuration bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga206d175417e2c787b44b0734708a5c9a"/><section>
    <title>CAN_FS1R_FSC7</title>
<indexterm><primary>CAN_FS1R_FSC7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC7</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Filter Scale Configuration bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7209f008874dadf147cb5357ee46c226"/><section>
    <title>CAN_FS1R_FSC8</title>
<indexterm><primary>CAN_FS1R_FSC8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC8</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC8&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Filter Scale Configuration bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga58b4d8fa56d898ad6bf66ba8a4e098eb"/><section>
    <title>CAN_FS1R_FSC9</title>
<indexterm><primary>CAN_FS1R_FSC9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_FS1R_FSC9</secondary></indexterm>
<para><computeroutput>#define CAN_FS1R_FSC9&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Filter Scale Configuration bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d953fd5b625af04f95f5414259769ef"/><section>
    <title>CAN_IER_BOFIE</title>
<indexterm><primary>CAN_IER_BOFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_BOFIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_BOFIE&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bus-Off Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e3307992cabee858287305a64e5031b"/><section>
    <title>CAN_IER_EPVIE</title>
<indexterm><primary>CAN_IER_EPVIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_EPVIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_EPVIE&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Error Passive Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga962968c3ee1f70c714a5b12442369d9a"/><section>
    <title>CAN_IER_ERRIE</title>
<indexterm><primary>CAN_IER_ERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_ERRIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_ERRIE&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa80103eca53d74a2b047f761336918e3"/><section>
    <title>CAN_IER_EWGIE</title>
<indexterm><primary>CAN_IER_EWGIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_EWGIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_EWGIE&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Error Warning Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf926ae29d98a8b72ef48f001fda07fc3"/><section>
    <title>CAN_IER_FFIE0</title>
<indexterm><primary>CAN_IER_FFIE0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FFIE0</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FFIE0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>FIFO Full Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5a7e9d13e8d96bef2ac1972520b1c4f"/><section>
    <title>CAN_IER_FFIE1</title>
<indexterm><primary>CAN_IER_FFIE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FFIE1</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FFIE1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>FIFO Full Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59eecd1bb7d1d0e17422a26ae89cf39d"/><section>
    <title>CAN_IER_FMPIE0</title>
<indexterm><primary>CAN_IER_FMPIE0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FMPIE0</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FMPIE0&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>FIFO Message Pending Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b8492d1b8ce13fead7869a0e4ef39ed"/><section>
    <title>CAN_IER_FMPIE1</title>
<indexterm><primary>CAN_IER_FMPIE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FMPIE1</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FMPIE1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>FIFO Message Pending Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c423699fdcd2ddddb3046a368505679"/><section>
    <title>CAN_IER_FOVIE0</title>
<indexterm><primary>CAN_IER_FOVIE0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FOVIE0</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FOVIE0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>FIFO Overrun Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3734d9bf5cd08ff219b2d8c2f8300dbf"/><section>
    <title>CAN_IER_FOVIE1</title>
<indexterm><primary>CAN_IER_FOVIE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_FOVIE1</secondary></indexterm>
<para><computeroutput>#define CAN_IER_FOVIE1&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>FIFO Overrun Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81514ecf1b6596e9930906779c4bdf39"/><section>
    <title>CAN_IER_LECIE</title>
<indexterm><primary>CAN_IER_LECIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_LECIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_LECIE&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Last Error Code Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82389b79f21410f5d5f6bef38d192812"/><section>
    <title>CAN_IER_SLKIE</title>
<indexterm><primary>CAN_IER_SLKIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_SLKIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_SLKIE&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Sleep Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe027af7acd051f5a52db78608a36e26"/><section>
    <title>CAN_IER_TMEIE</title>
<indexterm><primary>CAN_IER_TMEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_TMEIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_TMEIE&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Transmit Mailbox Empty Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37f3438e80288c1791de27042df9838e"/><section>
    <title>CAN_IER_WKUIE</title>
<indexterm><primary>CAN_IER_WKUIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_IER_WKUIE</secondary></indexterm>
<para><computeroutput>#define CAN_IER_WKUIE&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Wakeup Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7aff5c0a3ead7f937849ab66eba7490"/><section>
    <title>CAN_MCR_ABOM</title>
<indexterm><primary>CAN_MCR_ABOM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_ABOM</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_ABOM&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Automatic Bus-Off Management </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2745f1a565c3f2ec5b16612d1fd66e0"/><section>
    <title>CAN_MCR_AWUM</title>
<indexterm><primary>CAN_MCR_AWUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_AWUM</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_AWUM&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Automatic Wakeup Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cf12be5661908dbe38aa14cd4c3a356"/><section>
    <title>CAN_MCR_INRQ</title>
<indexterm><primary>CAN_MCR_INRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_INRQ</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_INRQ&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>&lt;CAN control and status registers Initialization Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2774f04e286942d36a5b6135c8028049"/><section>
    <title>CAN_MCR_NART</title>
<indexterm><primary>CAN_MCR_NART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_NART</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_NART&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>No Automatic Retransmission </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga410fdbad37a9dbda508b8c437277e79f"/><section>
    <title>CAN_MCR_RESET</title>
<indexterm><primary>CAN_MCR_RESET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_RESET</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_RESET&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>bxCAN software master reset </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga501125ff257a7d02c35a0d6dcbaa2ba8"/><section>
    <title>CAN_MCR_RFLM</title>
<indexterm><primary>CAN_MCR_RFLM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_RFLM</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_RFLM&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Receive FIFO Locked Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf9602dfb2f95b481b6e642b95991176"/><section>
    <title>CAN_MCR_SLEEP</title>
<indexterm><primary>CAN_MCR_SLEEP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_SLEEP</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_SLEEP&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Sleep Mode Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32b2eda9cad8a969c5d2349bd1d853bb"/><section>
    <title>CAN_MCR_TTCM</title>
<indexterm><primary>CAN_MCR_TTCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_TTCM</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_TTCM&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Time Triggered Communication Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35e7e66f9cd8cb6efa6a80367d2294a9"/><section>
    <title>CAN_MCR_TXFP</title>
<indexterm><primary>CAN_MCR_TXFP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MCR_TXFP</secondary></indexterm>
<para><computeroutput>#define CAN_MCR_TXFP&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Transmit FIFO Priority </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c424768e9e963402f37cb95ae87a1ae"/><section>
    <title>CAN_MSR_ERRI</title>
<indexterm><primary>CAN_MSR_ERRI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_ERRI</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_ERRI&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Error Interrupt </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2871cee90ebecb760bab16e9c039b682"/><section>
    <title>CAN_MSR_INAK</title>
<indexterm><primary>CAN_MSR_INAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_INAK</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_INAK&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Initialization Acknowledge </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6564a1d2f23f246053188a454264eb4b"/><section>
    <title>CAN_MSR_RX</title>
<indexterm><primary>CAN_MSR_RX</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_RX</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_RX&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>CAN Rx Signal </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67f8e1140b0304930d5b4f2a041a7884"/><section>
    <title>CAN_MSR_RXM</title>
<indexterm><primary>CAN_MSR_RXM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_RXM</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_RXM&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Receive Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf68038824bb78c4a5c4dee1730848f69"/><section>
    <title>CAN_MSR_SAMP</title>
<indexterm><primary>CAN_MSR_SAMP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_SAMP</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_SAMP&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Last Sample Point </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1611badb362f0fd9047af965509f074"/><section>
    <title>CAN_MSR_SLAK</title>
<indexterm><primary>CAN_MSR_SLAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_SLAK</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_SLAK&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Sleep Acknowledge </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47ab62ae123c791de27ad05dde5bee91"/><section>
    <title>CAN_MSR_SLAKI</title>
<indexterm><primary>CAN_MSR_SLAKI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_SLAKI</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_SLAKI&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Sleep Acknowledge Interrupt </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga651580d35b658e90ea831cb13b8a8988"/><section>
    <title>CAN_MSR_TXM</title>
<indexterm><primary>CAN_MSR_TXM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_TXM</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_TXM&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Transmit Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f4c753b96d21c5001b39ad5b08519fc"/><section>
    <title>CAN_MSR_WKUI</title>
<indexterm><primary>CAN_MSR_WKUI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_MSR_WKUI</secondary></indexterm>
<para><computeroutput>#define CAN_MSR_WKUI&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Wakeup Interrupt </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4dc7309c31cda93d05bb1fe1c923646c"/><section>
    <title>CAN_RDH0R_DATA4</title>
<indexterm><primary>CAN_RDH0R_DATA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH0R_DATA4</secondary></indexterm>
<para><computeroutput>#define CAN_RDH0R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga577eba5ab3a66283f5c0837e91f1776a"/><section>
    <title>CAN_RDH0R_DATA5</title>
<indexterm><primary>CAN_RDH0R_DATA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH0R_DATA5</secondary></indexterm>
<para><computeroutput>#define CAN_RDH0R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27a0bd49dc24e59b776ad5a00aabb97b"/><section>
    <title>CAN_RDH0R_DATA6</title>
<indexterm><primary>CAN_RDH0R_DATA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH0R_DATA6</secondary></indexterm>
<para><computeroutput>#define CAN_RDH0R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga243b8a3632812b2f8c7b447ed635ce5f"/><section>
    <title>CAN_RDH0R_DATA7</title>
<indexterm><primary>CAN_RDH0R_DATA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH0R_DATA7</secondary></indexterm>
<para><computeroutput>#define CAN_RDH0R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc2a55c1b5195cf043ef33e79d736255"/><section>
    <title>CAN_RDH1R_DATA4</title>
<indexterm><primary>CAN_RDH1R_DATA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH1R_DATA4</secondary></indexterm>
<para><computeroutput>#define CAN_RDH1R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81d25a1ea5ad28e7db4a2adbb8a651ad"/><section>
    <title>CAN_RDH1R_DATA5</title>
<indexterm><primary>CAN_RDH1R_DATA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH1R_DATA5</secondary></indexterm>
<para><computeroutput>#define CAN_RDH1R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39212ea40388510bde1931f7b3a064ae"/><section>
    <title>CAN_RDH1R_DATA6</title>
<indexterm><primary>CAN_RDH1R_DATA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH1R_DATA6</secondary></indexterm>
<para><computeroutput>#define CAN_RDH1R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdfbb90b5ef2ac1e7f23a5f15c0287eb"/><section>
    <title>CAN_RDH1R_DATA7</title>
<indexterm><primary>CAN_RDH1R_DATA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDH1R_DATA7</secondary></indexterm>
<para><computeroutput>#define CAN_RDH1R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 7 CAN filter registers </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44313106efc3a5a65633168a2ad1928d"/><section>
    <title>CAN_RDL0R_DATA0</title>
<indexterm><primary>CAN_RDL0R_DATA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL0R_DATA0</secondary></indexterm>
<para><computeroutput>#define CAN_RDL0R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73d4025ce501af78db93761e8b8c3b9e"/><section>
    <title>CAN_RDL0R_DATA1</title>
<indexterm><primary>CAN_RDL0R_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL0R_DATA1</secondary></indexterm>
<para><computeroutput>#define CAN_RDL0R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52b3c31ad72881e11a4d3cae073a0df8"/><section>
    <title>CAN_RDL0R_DATA2</title>
<indexterm><primary>CAN_RDL0R_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL0R_DATA2</secondary></indexterm>
<para><computeroutput>#define CAN_RDL0R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad637a53ae780998f95f2bb570d5cd05a"/><section>
    <title>CAN_RDL0R_DATA3</title>
<indexterm><primary>CAN_RDL0R_DATA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL0R_DATA3</secondary></indexterm>
<para><computeroutput>#define CAN_RDL0R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e399fed282a5aac0b25b059fcf04020"/><section>
    <title>CAN_RDL1R_DATA0</title>
<indexterm><primary>CAN_RDL1R_DATA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL1R_DATA0</secondary></indexterm>
<para><computeroutput>#define CAN_RDL1R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27ec34e08f87e8836f32bbfed52e860a"/><section>
    <title>CAN_RDL1R_DATA1</title>
<indexterm><primary>CAN_RDL1R_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL1R_DATA1</secondary></indexterm>
<para><computeroutput>#define CAN_RDL1R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea34eded40932d364743969643a598c4"/><section>
    <title>CAN_RDL1R_DATA2</title>
<indexterm><primary>CAN_RDL1R_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL1R_DATA2</secondary></indexterm>
<para><computeroutput>#define CAN_RDL1R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80bfe3e724b28e8d2a5b7ac4393212cf"/><section>
    <title>CAN_RDL1R_DATA3</title>
<indexterm><primary>CAN_RDL1R_DATA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDL1R_DATA3</secondary></indexterm>
<para><computeroutput>#define CAN_RDL1R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17ca0af4afd89e6a1c43ffd1430359b7"/><section>
    <title>CAN_RDT0R_DLC</title>
<indexterm><primary>CAN_RDT0R_DLC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT0R_DLC</secondary></indexterm>
<para><computeroutput>#define CAN_RDT0R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>Data Length Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5081739b6e21e033b95e68af9331a6d1"/><section>
    <title>CAN_RDT0R_FMI</title>
<indexterm><primary>CAN_RDT0R_FMI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT0R_FMI</secondary></indexterm>
<para><computeroutput>#define CAN_RDT0R_FMI&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Filter Match Index </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae20b7a72690033591eeda7a511ac4a2e"/><section>
    <title>CAN_RDT0R_TIME</title>
<indexterm><primary>CAN_RDT0R_TIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT0R_TIME</secondary></indexterm>
<para><computeroutput>#define CAN_RDT0R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Message Time Stamp </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga964b0fa7c70a24a74165c57b3486aae8"/><section>
    <title>CAN_RDT1R_DLC</title>
<indexterm><primary>CAN_RDT1R_DLC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT1R_DLC</secondary></indexterm>
<para><computeroutput>#define CAN_RDT1R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>Data Length Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7f72aec91130a20e3a855e78eabb48b"/><section>
    <title>CAN_RDT1R_FMI</title>
<indexterm><primary>CAN_RDT1R_FMI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT1R_FMI</secondary></indexterm>
<para><computeroutput>#define CAN_RDT1R_FMI&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Filter Match Index </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac112cba5a4cd0b541c1150263132c68a"/><section>
    <title>CAN_RDT1R_TIME</title>
<indexterm><primary>CAN_RDT1R_TIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RDT1R_TIME</secondary></indexterm>
<para><computeroutput>#define CAN_RDT1R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Message Time Stamp </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e23f3d7947e58531524d77b5c4741cc"/><section>
    <title>CAN_RF0R_FMP0</title>
<indexterm><primary>CAN_RF0R_FMP0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF0R_FMP0</secondary></indexterm>
<para><computeroutput>#define CAN_RF0R_FMP0&#160;&#160;&#160;((uint8_t)0x03)</computeroutput></para>
<para>FIFO 0 Message Pending </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a3d15b3abab8199c16e26a3dffdc8b8"/><section>
    <title>CAN_RF0R_FOVR0</title>
<indexterm><primary>CAN_RF0R_FOVR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF0R_FOVR0</secondary></indexterm>
<para><computeroutput>#define CAN_RF0R_FOVR0&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>FIFO 0 Overrun </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae934674f6e22a758e430f32cfc386d70"/><section>
    <title>CAN_RF0R_FULL0</title>
<indexterm><primary>CAN_RF0R_FULL0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF0R_FULL0</secondary></indexterm>
<para><computeroutput>#define CAN_RF0R_FULL0&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>FIFO 0 Full </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74d2db4b9b7d52712e47557dcc61964d"/><section>
    <title>CAN_RF0R_RFOM0</title>
<indexterm><primary>CAN_RF0R_RFOM0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF0R_RFOM0</secondary></indexterm>
<para><computeroutput>#define CAN_RF0R_RFOM0&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Release FIFO 0 Output Mailbox </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f9254d05043df6f21bf96234a03f72f"/><section>
    <title>CAN_RF1R_FMP1</title>
<indexterm><primary>CAN_RF1R_FMP1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF1R_FMP1</secondary></indexterm>
<para><computeroutput>#define CAN_RF1R_FMP1&#160;&#160;&#160;((uint8_t)0x03)</computeroutput></para>
<para>FIFO 1 Message Pending </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5eeaabd4db3825bc53d860aca8d7590"/><section>
    <title>CAN_RF1R_FOVR1</title>
<indexterm><primary>CAN_RF1R_FOVR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF1R_FOVR1</secondary></indexterm>
<para><computeroutput>#define CAN_RF1R_FOVR1&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>FIFO 1 Overrun </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdaa12fe4d14254cc4a6a4de749a7d0a"/><section>
    <title>CAN_RF1R_FULL1</title>
<indexterm><primary>CAN_RF1R_FULL1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF1R_FULL1</secondary></indexterm>
<para><computeroutput>#define CAN_RF1R_FULL1&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>FIFO 1 Full </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6930f860de4a90e3344e63fbc209b9ab"/><section>
    <title>CAN_RF1R_RFOM1</title>
<indexterm><primary>CAN_RF1R_RFOM1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RF1R_RFOM1</secondary></indexterm>
<para><computeroutput>#define CAN_RF1R_RFOM1&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Release FIFO 1 Output Mailbox </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d81487e8b340810e3193cd8f1386240"/><section>
    <title>CAN_RI0R_EXID</title>
<indexterm><primary>CAN_RI0R_EXID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI0R_EXID</secondary></indexterm>
<para><computeroutput>#define CAN_RI0R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</computeroutput></para>
<para>Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga688074182caafff289c921548bc9afca"/><section>
    <title>CAN_RI0R_IDE</title>
<indexterm><primary>CAN_RI0R_IDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI0R_IDE</secondary></indexterm>
<para><computeroutput>#define CAN_RI0R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Identifier Extension </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41f4780b822a42834bf1927eb92b4fba"/><section>
    <title>CAN_RI0R_RTR</title>
<indexterm><primary>CAN_RI0R_RTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI0R_RTR</secondary></indexterm>
<para><computeroutput>#define CAN_RI0R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Remote Transmission Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga101aa355c83b8c7d068f02b7dcc5b98f"/><section>
    <title>CAN_RI0R_STID</title>
<indexterm><primary>CAN_RI0R_STID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI0R_STID</secondary></indexterm>
<para><computeroutput>#define CAN_RI0R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</computeroutput></para>
<para>Standard Identifier or Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ca45b282f2582c91450d4e1204121cf"/><section>
    <title>CAN_RI1R_EXID</title>
<indexterm><primary>CAN_RI1R_EXID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI1R_EXID</secondary></indexterm>
<para><computeroutput>#define CAN_RI1R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</computeroutput></para>
<para>Extended identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dcedeb4250767a66a4d60c67e367cf8"/><section>
    <title>CAN_RI1R_IDE</title>
<indexterm><primary>CAN_RI1R_IDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI1R_IDE</secondary></indexterm>
<para><computeroutput>#define CAN_RI1R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Identifier Extension </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbd0ecd9579a339bffb95ea3b7c9f1e8"/><section>
    <title>CAN_RI1R_RTR</title>
<indexterm><primary>CAN_RI1R_RTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI1R_RTR</secondary></indexterm>
<para><computeroutput>#define CAN_RI1R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Remote Transmission Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f3c3aab0f24533821188d14901b3980"/><section>
    <title>CAN_RI1R_STID</title>
<indexterm><primary>CAN_RI1R_STID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_RI1R_STID</secondary></indexterm>
<para><computeroutput>#define CAN_RI1R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</computeroutput></para>
<para>Standard Identifier or Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0114ae75b33f978ca7825f7bcd836982"/><section>
    <title>CAN_TDH0R_DATA4</title>
<indexterm><primary>CAN_TDH0R_DATA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH0R_DATA4</secondary></indexterm>
<para><computeroutput>#define CAN_TDH0R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5b6a0742ac1bcd5ef0408cb0f92ef75"/><section>
    <title>CAN_TDH0R_DATA5</title>
<indexterm><primary>CAN_TDH0R_DATA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH0R_DATA5</secondary></indexterm>
<para><computeroutput>#define CAN_TDH0R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8ea7090da55c7cc9993235efa1c4a02"/><section>
    <title>CAN_TDH0R_DATA6</title>
<indexterm><primary>CAN_TDH0R_DATA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH0R_DATA6</secondary></indexterm>
<para><computeroutput>#define CAN_TDH0R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6021a4045fbfd71817bf9aec6cbc731c"/><section>
    <title>CAN_TDH0R_DATA7</title>
<indexterm><primary>CAN_TDH0R_DATA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH0R_DATA7</secondary></indexterm>
<para><computeroutput>#define CAN_TDH0R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41c3f19eea0d63211f643833da984c90"/><section>
    <title>CAN_TDH1R_DATA4</title>
<indexterm><primary>CAN_TDH1R_DATA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH1R_DATA4</secondary></indexterm>
<para><computeroutput>#define CAN_TDH1R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35cbe73d2ce87b6aaf19510818610d16"/><section>
    <title>CAN_TDH1R_DATA5</title>
<indexterm><primary>CAN_TDH1R_DATA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH1R_DATA5</secondary></indexterm>
<para><computeroutput>#define CAN_TDH1R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b731ca095cbad8e56ba4147c14d7128"/><section>
    <title>CAN_TDH1R_DATA6</title>
<indexterm><primary>CAN_TDH1R_DATA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH1R_DATA6</secondary></indexterm>
<para><computeroutput>#define CAN_TDH1R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec56ce4aba46e836d44e2c034a9ed817"/><section>
    <title>CAN_TDH1R_DATA7</title>
<indexterm><primary>CAN_TDH1R_DATA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH1R_DATA7</secondary></indexterm>
<para><computeroutput>#define CAN_TDH1R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23a93a13da2f302ecd2f0c462065428d"/><section>
    <title>CAN_TDH2R_DATA4</title>
<indexterm><primary>CAN_TDH2R_DATA4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH2R_DATA4</secondary></indexterm>
<para><computeroutput>#define CAN_TDH2R_DATA4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9f372328c8d1e4fe2503d45aed50fb6"/><section>
    <title>CAN_TDH2R_DATA5</title>
<indexterm><primary>CAN_TDH2R_DATA5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH2R_DATA5</secondary></indexterm>
<para><computeroutput>#define CAN_TDH2R_DATA5&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae96248bcf102a3c6f39f72cdcf8e4fe5"/><section>
    <title>CAN_TDH2R_DATA6</title>
<indexterm><primary>CAN_TDH2R_DATA6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH2R_DATA6</secondary></indexterm>
<para><computeroutput>#define CAN_TDH2R_DATA6&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga895341b943e4b01938857b84a0b0dbda"/><section>
    <title>CAN_TDH2R_DATA7</title>
<indexterm><primary>CAN_TDH2R_DATA7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDH2R_DATA7</secondary></indexterm>
<para><computeroutput>#define CAN_TDH2R_DATA7&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadec3350607b41410ddb6e00a71a4384e"/><section>
    <title>CAN_TDL0R_DATA0</title>
<indexterm><primary>CAN_TDL0R_DATA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL0R_DATA0</secondary></indexterm>
<para><computeroutput>#define CAN_TDL0R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1cd20d218027e7432178c67414475830"/><section>
    <title>CAN_TDL0R_DATA1</title>
<indexterm><primary>CAN_TDL0R_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL0R_DATA1</secondary></indexterm>
<para><computeroutput>#define CAN_TDL0R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa04384f0a7c5026c91a33a005c755d68"/><section>
    <title>CAN_TDL0R_DATA2</title>
<indexterm><primary>CAN_TDL0R_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL0R_DATA2</secondary></indexterm>
<para><computeroutput>#define CAN_TDL0R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga283a1bfa52851ea4ee45f45817985752"/><section>
    <title>CAN_TDL0R_DATA3</title>
<indexterm><primary>CAN_TDL0R_DATA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL0R_DATA3</secondary></indexterm>
<para><computeroutput>#define CAN_TDL0R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga21abc05257bcdfa47fc824b4d806a105"/><section>
    <title>CAN_TDL1R_DATA0</title>
<indexterm><primary>CAN_TDL1R_DATA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL1R_DATA0</secondary></indexterm>
<para><computeroutput>#define CAN_TDL1R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bf459dee1be706b38141722be67e4ab"/><section>
    <title>CAN_TDL1R_DATA1</title>
<indexterm><primary>CAN_TDL1R_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL1R_DATA1</secondary></indexterm>
<para><computeroutput>#define CAN_TDL1R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb92a65c225432fab0daa30808d5065c"/><section>
    <title>CAN_TDL1R_DATA2</title>
<indexterm><primary>CAN_TDL1R_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL1R_DATA2</secondary></indexterm>
<para><computeroutput>#define CAN_TDL1R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga482506faa59360c6a48aa9bc55a024c4"/><section>
    <title>CAN_TDL1R_DATA3</title>
<indexterm><primary>CAN_TDL1R_DATA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL1R_DATA3</secondary></indexterm>
<para><computeroutput>#define CAN_TDL1R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9852d0f6058c19f0e678228ea14a21"/><section>
    <title>CAN_TDL2R_DATA0</title>
<indexterm><primary>CAN_TDL2R_DATA0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL2R_DATA0</secondary></indexterm>
<para><computeroutput>#define CAN_TDL2R_DATA0&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>Data byte 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5be1bcda68f562be669184b30727be1"/><section>
    <title>CAN_TDL2R_DATA1</title>
<indexterm><primary>CAN_TDL2R_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL2R_DATA1</secondary></indexterm>
<para><computeroutput>#define CAN_TDL2R_DATA1&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>Data byte 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62cd5e7f3e98fe5b247998d39ebdd6fb"/><section>
    <title>CAN_TDL2R_DATA2</title>
<indexterm><primary>CAN_TDL2R_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL2R_DATA2</secondary></indexterm>
<para><computeroutput>#define CAN_TDL2R_DATA2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>Data byte 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d76ed3982f13fb34a54d62f0caa3fa2"/><section>
    <title>CAN_TDL2R_DATA3</title>
<indexterm><primary>CAN_TDL2R_DATA3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDL2R_DATA3</secondary></indexterm>
<para><computeroutput>#define CAN_TDL2R_DATA3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>Data byte 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf812eaee11f12863773b3f8e95ae6e2"/><section>
    <title>CAN_TDT0R_DLC</title>
<indexterm><primary>CAN_TDT0R_DLC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT0R_DLC</secondary></indexterm>
<para><computeroutput>#define CAN_TDT0R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>Data Length Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2d329960b527a62fab099a084bfa906"/><section>
    <title>CAN_TDT0R_TGT</title>
<indexterm><primary>CAN_TDT0R_TGT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT0R_TGT</secondary></indexterm>
<para><computeroutput>#define CAN_TDT0R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Transmit Global Time </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga104ba91151bf88edd44593b1690b879a"/><section>
    <title>CAN_TDT0R_TIME</title>
<indexterm><primary>CAN_TDT0R_TIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT0R_TIME</secondary></indexterm>
<para><computeroutput>#define CAN_TDT0R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Message Time Stamp </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68ef8b6cb43a80d29c5fc318a67acd3b"/><section>
    <title>CAN_TDT1R_DLC</title>
<indexterm><primary>CAN_TDT1R_DLC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT1R_DLC</secondary></indexterm>
<para><computeroutput>#define CAN_TDT1R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>Data Length Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35757787e6481553885fdf4fd2738c4b"/><section>
    <title>CAN_TDT1R_TGT</title>
<indexterm><primary>CAN_TDT1R_TGT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT1R_TGT</secondary></indexterm>
<para><computeroutput>#define CAN_TDT1R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Transmit Global Time </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad28ac334a59a6679c362611d65666910"/><section>
    <title>CAN_TDT1R_TIME</title>
<indexterm><primary>CAN_TDT1R_TIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT1R_TIME</secondary></indexterm>
<para><computeroutput>#define CAN_TDT1R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Message Time Stamp </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52898eb9fa3bcf0b8086220971af49f5"/><section>
    <title>CAN_TDT2R_DLC</title>
<indexterm><primary>CAN_TDT2R_DLC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT2R_DLC</secondary></indexterm>
<para><computeroutput>#define CAN_TDT2R_DLC&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>Data Length Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c51b43d309b56e8a64724ef1517033e"/><section>
    <title>CAN_TDT2R_TGT</title>
<indexterm><primary>CAN_TDT2R_TGT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT2R_TGT</secondary></indexterm>
<para><computeroutput>#define CAN_TDT2R_TGT&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Transmit Global Time </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga508aea584f7c81700b485916a13431fa"/><section>
    <title>CAN_TDT2R_TIME</title>
<indexterm><primary>CAN_TDT2R_TIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TDT2R_TIME</secondary></indexterm>
<para><computeroutput>#define CAN_TDT2R_TIME&#160;&#160;&#160;((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Message Time Stamp </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga894df6ad0d2976fe643dcb77052672f5"/><section>
    <title>CAN_TI0R_EXID</title>
<indexterm><primary>CAN_TI0R_EXID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI0R_EXID</secondary></indexterm>
<para><computeroutput>#define CAN_TI0R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</computeroutput></para>
<para>Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06f761a877f8ad39f878284f69119c0b"/><section>
    <title>CAN_TI0R_IDE</title>
<indexterm><primary>CAN_TI0R_IDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI0R_IDE</secondary></indexterm>
<para><computeroutput>#define CAN_TI0R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Identifier Extension </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5556f2ceb5b71b8afa76a18a31cbb6a"/><section>
    <title>CAN_TI0R_RTR</title>
<indexterm><primary>CAN_TI0R_RTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI0R_RTR</secondary></indexterm>
<para><computeroutput>#define CAN_TI0R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Remote Transmission Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d3b5882e1f9f76f5cfebffb5bc2f717"/><section>
    <title>CAN_TI0R_STID</title>
<indexterm><primary>CAN_TI0R_STID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI0R_STID</secondary></indexterm>
<para><computeroutput>#define CAN_TI0R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</computeroutput></para>
<para>Standard Identifier or Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b79cbb7ebb7f3419aa6ac04bd76899a"/><section>
    <title>CAN_TI0R_TXRQ</title>
<indexterm><primary>CAN_TI0R_TXRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI0R_TXRQ</secondary></indexterm>
<para><computeroutput>#define CAN_TI0R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Transmit Mailbox Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c660943fa3c70c4974c2dacd3e4ca2e"/><section>
    <title>CAN_TI1R_EXID</title>
<indexterm><primary>CAN_TI1R_EXID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI1R_EXID</secondary></indexterm>
<para><computeroutput>#define CAN_TI1R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</computeroutput></para>
<para>Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f338f3e295b7b512ed865b3f9a8d6de"/><section>
    <title>CAN_TI1R_IDE</title>
<indexterm><primary>CAN_TI1R_IDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI1R_IDE</secondary></indexterm>
<para><computeroutput>#define CAN_TI1R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Identifier Extension </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga476cde56b1a2a13cde8477d5178ba34b"/><section>
    <title>CAN_TI1R_RTR</title>
<indexterm><primary>CAN_TI1R_RTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI1R_RTR</secondary></indexterm>
<para><computeroutput>#define CAN_TI1R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Remote Transmission Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga842071768c2f8f5eae11a764a77dd0dd"/><section>
    <title>CAN_TI1R_STID</title>
<indexterm><primary>CAN_TI1R_STID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI1R_STID</secondary></indexterm>
<para><computeroutput>#define CAN_TI1R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</computeroutput></para>
<para>Standard Identifier or Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0adf4a08415673753fafedf463f93bee"/><section>
    <title>CAN_TI1R_TXRQ</title>
<indexterm><primary>CAN_TI1R_TXRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI1R_TXRQ</secondary></indexterm>
<para><computeroutput>#define CAN_TI1R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Transmit Mailbox Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae62678bd1dc39aae5a153e9c9b3c3f3b"/><section>
    <title>CAN_TI2R_EXID</title>
<indexterm><primary>CAN_TI2R_EXID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI2R_EXID</secondary></indexterm>
<para><computeroutput>#define CAN_TI2R_EXID&#160;&#160;&#160;((uint32_t)0x001FFFF8)</computeroutput></para>
<para>Extended identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1d888a2225c77452f73bf66fb0e1b78"/><section>
    <title>CAN_TI2R_IDE</title>
<indexterm><primary>CAN_TI2R_IDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI2R_IDE</secondary></indexterm>
<para><computeroutput>#define CAN_TI2R_IDE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Identifier Extension </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga980cfab3daebb05da35b6166a051385d"/><section>
    <title>CAN_TI2R_RTR</title>
<indexterm><primary>CAN_TI2R_RTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI2R_RTR</secondary></indexterm>
<para><computeroutput>#define CAN_TI2R_RTR&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Remote Transmission Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41c8bd734dd29caa40d34ced3981443a"/><section>
    <title>CAN_TI2R_STID</title>
<indexterm><primary>CAN_TI2R_STID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI2R_STID</secondary></indexterm>
<para><computeroutput>#define CAN_TI2R_STID&#160;&#160;&#160;((uint32_t)0xFFE00000)</computeroutput></para>
<para>Standard Identifier or Extended Identifier </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4edd8438a684e353c497f80cb37365f"/><section>
    <title>CAN_TI2R_TXRQ</title>
<indexterm><primary>CAN_TI2R_TXRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TI2R_TXRQ</secondary></indexterm>
<para><computeroutput>#define CAN_TI2R_TXRQ&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Transmit Mailbox Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdac6b87a303b0d0ec9b0d94a54ae31f"/><section>
    <title>CAN_TSR_ABRQ0</title>
<indexterm><primary>CAN_TSR_ABRQ0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ABRQ0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ABRQ0&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Abort Request for Mailbox0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c44a4e585b3ab1c37a6c2c28c90d6cd"/><section>
    <title>CAN_TSR_ABRQ1</title>
<indexterm><primary>CAN_TSR_ABRQ1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ABRQ1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ABRQ1&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Abort Request for Mailbox 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a3b7e4be7cebb35ad66cb85b82901bb"/><section>
    <title>CAN_TSR_ABRQ2</title>
<indexterm><primary>CAN_TSR_ABRQ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ABRQ2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ABRQ2&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Abort Request for Mailbox 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b94ea5001d70a26ec32d9dc6ff76e47"/><section>
    <title>CAN_TSR_ALST0</title>
<indexterm><primary>CAN_TSR_ALST0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ALST0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ALST0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Arbitration Lost for Mailbox0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a34d996177f23148c9b4cd6b0a80529"/><section>
    <title>CAN_TSR_ALST1</title>
<indexterm><primary>CAN_TSR_ALST1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ALST1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ALST1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Arbitration Lost for Mailbox1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75db1172038ebd72db1ed2fedc6108ff"/><section>
    <title>CAN_TSR_ALST2</title>
<indexterm><primary>CAN_TSR_ALST2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_ALST2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_ALST2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Arbitration Lost for mailbox 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac00145ea43822f362f3d473bba62fa13"/><section>
    <title>CAN_TSR_CODE</title>
<indexterm><primary>CAN_TSR_CODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_CODE</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_CODE&#160;&#160;&#160;((uint32_t)0x03000000)</computeroutput></para>
<para>Mailbox Code </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96c6453caa447cc4a9961d6ee5dea74e"/><section>
    <title>CAN_TSR_LOW</title>
<indexterm><primary>CAN_TSR_LOW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_LOW</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_LOW&#160;&#160;&#160;((uint32_t)0xE0000000)</computeroutput></para>
<para>LOW[2:0] bits </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79ff582efea1d7be2d1de7a1fd1a2b65"/><section>
    <title>CAN_TSR_LOW0</title>
<indexterm><primary>CAN_TSR_LOW0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_LOW0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_LOW0&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Lowest Priority Flag for Mailbox 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1e550c2e6a5f8425322f9943fd7c7ed"/><section>
    <title>CAN_TSR_LOW1</title>
<indexterm><primary>CAN_TSR_LOW1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_LOW1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_LOW1&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Lowest Priority Flag for Mailbox 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd1db2c2ce76b732fdb71df65fb8124f"/><section>
    <title>CAN_TSR_LOW2</title>
<indexterm><primary>CAN_TSR_LOW2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_LOW2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_LOW2&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Lowest Priority Flag for Mailbox 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a4809b8908618df57e6393cc7fe0f52"/><section>
    <title>CAN_TSR_RQCP0</title>
<indexterm><primary>CAN_TSR_RQCP0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_RQCP0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_RQCP0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Request Completed Mailbox0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd3118dec59c3a45d2f262b090699538"/><section>
    <title>CAN_TSR_RQCP1</title>
<indexterm><primary>CAN_TSR_RQCP1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_RQCP1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_RQCP1&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Request Completed Mailbox1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3cf9e83cec96164f1dadf4e43411ebf0"/><section>
    <title>CAN_TSR_RQCP2</title>
<indexterm><primary>CAN_TSR_RQCP2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_RQCP2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_RQCP2&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Request Completed Mailbox2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga805d2dab5b1d4618492b1cf2a3f5e1e0"/><section>
    <title>CAN_TSR_TERR0</title>
<indexterm><primary>CAN_TSR_TERR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TERR0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TERR0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Transmission Error of Mailbox0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b01eca562bdb60e5416840fca47fff6"/><section>
    <title>CAN_TSR_TERR1</title>
<indexterm><primary>CAN_TSR_TERR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TERR1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TERR1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Transmission Error of Mailbox1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26a85626eb26bf99413ba80c676d0af8"/><section>
    <title>CAN_TSR_TERR2</title>
<indexterm><primary>CAN_TSR_TERR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TERR2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TERR2&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Transmission Error of Mailbox 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61ab11e97b42c5210109516e30af9b05"/><section>
    <title>CAN_TSR_TME</title>
<indexterm><primary>CAN_TSR_TME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TME</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TME&#160;&#160;&#160;((uint32_t)0x1C000000)</computeroutput></para>
<para>TME[2:0] bits </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7500e491fe82e67ed5d40759e8a50f0"/><section>
    <title>CAN_TSR_TME0</title>
<indexterm><primary>CAN_TSR_TME0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TME0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TME0&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Transmit Mailbox 0 Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ba2b51def4b1683fd050e43045306ea"/><section>
    <title>CAN_TSR_TME1</title>
<indexterm><primary>CAN_TSR_TME1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TME1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TME1&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Transmit Mailbox 1 Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6523fac51d3aed2e36de4c2f07c2a21"/><section>
    <title>CAN_TSR_TME2</title>
<indexterm><primary>CAN_TSR_TME2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TME2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TME2&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Transmit Mailbox 2 Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacedb237b31d29aef7f38475e9a6b297"/><section>
    <title>CAN_TSR_TXOK0</title>
<indexterm><primary>CAN_TSR_TXOK0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TXOK0</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TXOK0&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Transmission OK of Mailbox0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea918e510c5471b1ac797350b7950151"/><section>
    <title>CAN_TSR_TXOK1</title>
<indexterm><primary>CAN_TSR_TXOK1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TXOK1</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TXOK1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Transmission OK of Mailbox1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga782c591bb204d751b470dd53a37d240e"/><section>
    <title>CAN_TSR_TXOK2</title>
<indexterm><primary>CAN_TSR_TXOK2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CAN_TSR_TXOK2</secondary></indexterm>
<para><computeroutput>#define CAN_TSR_TXOK2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Transmission OK of Mailbox 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7"/><section>
    <title>CRC_CR_RESET</title>
<indexterm><primary>CRC_CR_RESET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_CR_RESET</secondary></indexterm>
<para><computeroutput>#define CRC_CR_RESET&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>RESET bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105"/><section>
    <title>CRC_DR_DR</title>
<indexterm><primary>CRC_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_DR_DR</secondary></indexterm>
<para><computeroutput>#define CRC_DR_DR&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Data register bits </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0"/><section>
    <title>CRC_IDR_IDR</title>
<indexterm><primary>CRC_IDR_IDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_IDR_IDR</secondary></indexterm>
<para><computeroutput>#define CRC_IDR_IDR&#160;&#160;&#160;((uint8_t)0xFF)</computeroutput></para>
<para>General-purpose 8-bit data register bits </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b1e2b83ae1ab889cb1e34a99746c9d8"/><section>
    <title>DAC_CR_BOFF1</title>
<indexterm><primary>DAC_CR_BOFF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_BOFF1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_BOFF1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>DAC channel1 output buffer disable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd6f660a5f15262beca06b9098a559e9"/><section>
    <title>DAC_CR_BOFF2</title>
<indexterm><primary>DAC_CR_BOFF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_BOFF2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_BOFF2&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>DAC channel2 output buffer disable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga995c19d8c8de9ee09057ec6151154e17"/><section>
    <title>DAC_CR_DMAEN1</title>
<indexterm><primary>DAC_CR_DMAEN1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_DMAEN1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_DMAEN1&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>DAC channel1 DMA enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f905c2ac89f976df6c4beffdde58b53"/><section>
    <title>DAC_CR_DMAEN2</title>
<indexterm><primary>DAC_CR_DMAEN2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_DMAEN2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_DMAEN2&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>DAC channel2 DMA enabled </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd8cedbb3dda03d56ac0ba92d2d9cefd"/><section>
    <title>DAC_CR_EN1</title>
<indexterm><primary>DAC_CR_EN1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_EN1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_EN1&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>DAC channel1 enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa65db2420e02fc6813842f57134d898f"/><section>
    <title>DAC_CR_EN2</title>
<indexterm><primary>DAC_CR_EN2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_EN2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_EN2&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>DAC channel2 enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bcf611b2f0b975513325895bf16e085"/><section>
    <title>DAC_CR_MAMP1</title>
<indexterm><primary>DAC_CR_MAMP1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP1&#160;&#160;&#160;((uint32_t)0x00000F00)</computeroutput></para>
<para>MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4225dcce22b440fcd3a8ad96c5f2baec"/><section>
    <title>DAC_CR_MAMP1_0</title>
<indexterm><primary>DAC_CR_MAMP1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP1_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP1_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6cc15817842cb7992d449c448684f68d"/><section>
    <title>DAC_CR_MAMP1_1</title>
<indexterm><primary>DAC_CR_MAMP1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP1_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP1_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0fefef1d798a2685b03e44bd9fdac06b"/><section>
    <title>DAC_CR_MAMP1_2</title>
<indexterm><primary>DAC_CR_MAMP1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP1_2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP1_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdc83b4feb742c632ba66f55d102432b"/><section>
    <title>DAC_CR_MAMP1_3</title>
<indexterm><primary>DAC_CR_MAMP1_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP1_3</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP1_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7cf03fe2359cb0f11c33f793c2e92bdd"/><section>
    <title>DAC_CR_MAMP2</title>
<indexterm><primary>DAC_CR_MAMP2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP2&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8d952192721dbdcea8d707d43096454"/><section>
    <title>DAC_CR_MAMP2_0</title>
<indexterm><primary>DAC_CR_MAMP2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP2_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP2_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga860032e8196838cd36a655c1749139d6"/><section>
    <title>DAC_CR_MAMP2_1</title>
<indexterm><primary>DAC_CR_MAMP2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP2_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP2_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2147ffa3282e9ff22475e5d6040f269e"/><section>
    <title>DAC_CR_MAMP2_2</title>
<indexterm><primary>DAC_CR_MAMP2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP2_2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP2_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0fe77a2029873111cbe723a5cba9c57"/><section>
    <title>DAC_CR_MAMP2_3</title>
<indexterm><primary>DAC_CR_MAMP2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_MAMP2_3</secondary></indexterm>
<para><computeroutput>#define DAC_CR_MAMP2_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga998aa4fd791ea2f4626df6ddc8fc7109"/><section>
    <title>DAC_CR_TEN1</title>
<indexterm><primary>DAC_CR_TEN1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TEN1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TEN1&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>DAC channel1 Trigger enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8fc527f6ddb787123da09d2085b772f"/><section>
    <title>DAC_CR_TEN2</title>
<indexterm><primary>DAC_CR_TEN2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TEN2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TEN2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>DAC channel2 Trigger enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf951c1a57a1a19e356df57d908f09c6c"/><section>
    <title>DAC_CR_TSEL1</title>
<indexterm><primary>DAC_CR_TSEL1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL1&#160;&#160;&#160;((uint32_t)0x00000038)</computeroutput></para>
<para>TSEL1[2:0] (DAC channel1 Trigger selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dfa13ec123c583136e24b7890add45b"/><section>
    <title>DAC_CR_TSEL1_0</title>
<indexterm><primary>DAC_CR_TSEL1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL1_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL1_0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga265e32c4fc43310acdf3ebea01376766"/><section>
    <title>DAC_CR_TSEL1_1</title>
<indexterm><primary>DAC_CR_TSEL1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL1_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL1_1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa625d7638422e90a616ac93edd4bf408"/><section>
    <title>DAC_CR_TSEL1_2</title>
<indexterm><primary>DAC_CR_TSEL1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL1_2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL1_2&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73b4d0ccff78f7c3862903e7b0e66302"/><section>
    <title>DAC_CR_TSEL2</title>
<indexterm><primary>DAC_CR_TSEL2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL2&#160;&#160;&#160;((uint32_t)0x00380000)</computeroutput></para>
<para>TSEL2[2:0] (DAC channel2 Trigger selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9753b87f31e7106ecf77b2f01a99b237"/><section>
    <title>DAC_CR_TSEL2_0</title>
<indexterm><primary>DAC_CR_TSEL2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL2_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL2_0&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac79323a6c81bfa5c8239b23cd3db737a"/><section>
    <title>DAC_CR_TSEL2_1</title>
<indexterm><primary>DAC_CR_TSEL2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL2_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL2_1&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ad3da8a9c5fe9566d8ffe38916caaff"/><section>
    <title>DAC_CR_TSEL2_2</title>
<indexterm><primary>DAC_CR_TSEL2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_TSEL2_2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_TSEL2_2&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90491f31219d07175629eecdcdc9271e"/><section>
    <title>DAC_CR_WAVE1</title>
<indexterm><primary>DAC_CR_WAVE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE1&#160;&#160;&#160;((uint32_t)0x000000C0)</computeroutput></para>
<para>WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0871e6466e3a7378103c431832ae525a"/><section>
    <title>DAC_CR_WAVE1_0</title>
<indexterm><primary>DAC_CR_WAVE1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE1_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE1_0&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48e167ae02d2ad5bc9fd30c2f8ea5b37"/><section>
    <title>DAC_CR_WAVE1_1</title>
<indexterm><primary>DAC_CR_WAVE1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE1_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE1_1&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf24e48cf288db4a4643057dd09e3a7b"/><section>
    <title>DAC_CR_WAVE2</title>
<indexterm><primary>DAC_CR_WAVE2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE2</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE2&#160;&#160;&#160;((uint32_t)0x00C00000)</computeroutput></para>
<para>WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"/><section>
    <title>DAC_CR_WAVE2_0</title>
<indexterm><primary>DAC_CR_WAVE2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE2_0</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE2_0&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4798bf254010b442b4ac4288c2f1b65f"/><section>
    <title>DAC_CR_WAVE2_1</title>
<indexterm><primary>DAC_CR_WAVE2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_CR_WAVE2_1</secondary></indexterm>
<para><computeroutput>#define DAC_CR_WAVE2_1&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d34667f8f4b753689c8c936c28471c5"/><section>
    <title>DAC_DHR12L1_DACC1DHR</title>
<indexterm><primary>DAC_DHR12L1_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12L1_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12L1_DACC1DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</computeroutput></para>
<para>DAC channel1 12-bit Left aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f66bd794202221e1a55547673b7abab"/><section>
    <title>DAC_DHR12L2_DACC2DHR</title>
<indexterm><primary>DAC_DHR12L2_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12L2_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12L2_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFFF0)</computeroutput></para>
<para>DAC channel2 12-bit Left aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga203db656bfef6fedee17b99fb77b1bdd"/><section>
    <title>DAC_DHR12LD_DACC1DHR</title>
<indexterm><primary>DAC_DHR12LD_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12LD_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12LD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x0000FFF0)</computeroutput></para>
<para>DAC channel1 12-bit Left aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8421d613b182aab8d6c58592bcda6c17"/><section>
    <title>DAC_DHR12LD_DACC2DHR</title>
<indexterm><primary>DAC_DHR12LD_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12LD_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12LD_DACC2DHR&#160;&#160;&#160;((uint32_t)0xFFF00000)</computeroutput></para>
<para>DAC channel2 12-bit Left aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5295b5cb7f5d71ed2e8a310deb00013d"/><section>
    <title>DAC_DHR12R1_DACC1DHR</title>
<indexterm><primary>DAC_DHR12R1_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12R1_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12R1_DACC1DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>DAC channel1 12-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7506e369b37d55826042b540b10e44c7"/><section>
    <title>DAC_DHR12R2_DACC2DHR</title>
<indexterm><primary>DAC_DHR12R2_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12R2_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12R2_DACC2DHR&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>DAC channel2 12-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca45719f3d365c9495bdcf6364ae59f8"/><section>
    <title>DAC_DHR12RD_DACC1DHR</title>
<indexterm><primary>DAC_DHR12RD_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12RD_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12RD_DACC1DHR&#160;&#160;&#160;((uint32_t)0x00000FFF)</computeroutput></para>
<para>DAC channel1 12-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3edd68db1697af93027e05f6b764c540"/><section>
    <title>DAC_DHR12RD_DACC2DHR</title>
<indexterm><primary>DAC_DHR12RD_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR12RD_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR12RD_DACC2DHR&#160;&#160;&#160;((uint32_t)0x0FFF0000)</computeroutput></para>
<para>DAC channel2 12-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1fc9f022fe4a08f67c51646177b26cb"/><section>
    <title>DAC_DHR8R1_DACC1DHR</title>
<indexterm><primary>DAC_DHR8R1_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR8R1_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR8R1_DACC1DHR&#160;&#160;&#160;((uint8_t)0xFF)</computeroutput></para>
<para>DAC channel1 8-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7da94dc053e6637efb9ccb57b7ae481c"/><section>
    <title>DAC_DHR8R2_DACC2DHR</title>
<indexterm><primary>DAC_DHR8R2_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR8R2_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR8R2_DACC2DHR&#160;&#160;&#160;((uint8_t)0xFF)</computeroutput></para>
<para>DAC channel2 8-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aee01ad181fa5b541864ed62907d70d"/><section>
    <title>DAC_DHR8RD_DACC1DHR</title>
<indexterm><primary>DAC_DHR8RD_DACC1DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR8RD_DACC1DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR8RD_DACC1DHR&#160;&#160;&#160;((uint16_t)0x00FF)</computeroutput></para>
<para>DAC channel1 8-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae31631eaac76ebecb059918c351ef3c9"/><section>
    <title>DAC_DHR8RD_DACC2DHR</title>
<indexterm><primary>DAC_DHR8RD_DACC2DHR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DHR8RD_DACC2DHR</secondary></indexterm>
<para><computeroutput>#define DAC_DHR8RD_DACC2DHR&#160;&#160;&#160;((uint16_t)0xFF00)</computeroutput></para>
<para>DAC channel2 8-bit Right aligned data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b4192938e039dc25a7df8fcc5f3932a"/><section>
    <title>DAC_DOR1_DACC1DOR</title>
<indexterm><primary>DAC_DOR1_DACC1DOR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DOR1_DACC1DOR</secondary></indexterm>
<para><computeroutput>#define DAC_DOR1_DACC1DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>DAC channel1 data output </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacaaa39c1e82279918918b072fd56db04"/><section>
    <title>DAC_DOR2_DACC2DOR</title>
<indexterm><primary>DAC_DOR2_DACC2DOR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_DOR2_DACC2DOR</secondary></indexterm>
<para><computeroutput>#define DAC_DOR2_DACC2DOR&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>DAC channel2 data output </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d2048d6b521fb0946dc8c4e577a49c0"/><section>
    <title>DAC_SR_DMAUDR1</title>
<indexterm><primary>DAC_SR_DMAUDR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_SR_DMAUDR1</secondary></indexterm>
<para><computeroutput>#define DAC_SR_DMAUDR1&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>DAC channel1 DMA underrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf16e48ab85d9261c5b599c56b14aea5d"/><section>
    <title>DAC_SR_DMAUDR2</title>
<indexterm><primary>DAC_SR_DMAUDR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_SR_DMAUDR2</secondary></indexterm>
<para><computeroutput>#define DAC_SR_DMAUDR2&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>DAC channel2 DMA underrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga970ef02dffaceb35ff1dd7aceb67acdd"/><section>
    <title>DAC_SWTRIGR_SWTRIG1</title>
<indexterm><primary>DAC_SWTRIGR_SWTRIG1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_SWTRIGR_SWTRIG1</secondary></indexterm>
<para><computeroutput>#define DAC_SWTRIGR_SWTRIG1&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>DAC channel1 software trigger </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0e53585b505d21f5c457476bd5a18f8"/><section>
    <title>DAC_SWTRIGR_SWTRIG2</title>
<indexterm><primary>DAC_SWTRIGR_SWTRIG2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DAC_SWTRIGR_SWTRIG2</secondary></indexterm>
<para><computeroutput>#define DAC_SWTRIGR_SWTRIG2&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>DAC channel2 software trigger </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85"/><section>
    <title>DBGMCU_CR_TRACE_MODE_0</title>
<indexterm><primary>DBGMCU_CR_TRACE_MODE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_MODE_0</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_MODE_0&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e"/><section>
    <title>DBGMCU_CR_TRACE_MODE_1</title>
<indexterm><primary>DBGMCU_CR_TRACE_MODE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_MODE_1</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_MODE_1&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0fab432a0d01c8c1786b3d48489c0f9"/><section>
    <title>ETH_MACCR_BL</title>
<indexterm><primary>ETH_MACCR_BL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ETH_MACCR_BL</secondary></indexterm>
<para><computeroutput>#define ETH_MACCR_BL</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((uint32_t)0x00000060)&#32;&#32;<emphasis role="comment">/*&#32;Back-off&#32;limit:&#32;random&#32;integer&#32;number&#32;(r)&#32;of&#32;slot&#32;time&#32;delays&#32;before&#32;rescheduling</emphasis>
<emphasis role="comment">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;a&#32;transmission&#32;attempt&#32;during&#32;retries&#32;after&#32;a&#32;collision:&#32;0&#32;=&lt;&#32;r&#32;&lt;2^k&#32;*/</emphasis>
</programlisting></section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3"/><section>
    <title>EXTI_EMR_MR0</title>
<indexterm><primary>EXTI_EMR_MR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR0</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Event Mask on line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5"/><section>
    <title>EXTI_EMR_MR1</title>
<indexterm><primary>EXTI_EMR_MR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR1</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Event Mask on line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234"/><section>
    <title>EXTI_EMR_MR10</title>
<indexterm><primary>EXTI_EMR_MR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR10</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Event Mask on line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172"/><section>
    <title>EXTI_EMR_MR11</title>
<indexterm><primary>EXTI_EMR_MR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR11</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Event Mask on line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad"/><section>
    <title>EXTI_EMR_MR12</title>
<indexterm><primary>EXTI_EMR_MR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR12</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Event Mask on line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f"/><section>
    <title>EXTI_EMR_MR13</title>
<indexterm><primary>EXTI_EMR_MR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR13</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Event Mask on line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89"/><section>
    <title>EXTI_EMR_MR14</title>
<indexterm><primary>EXTI_EMR_MR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR14</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Event Mask on line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3"/><section>
    <title>EXTI_EMR_MR15</title>
<indexterm><primary>EXTI_EMR_MR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR15</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Event Mask on line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374"/><section>
    <title>EXTI_EMR_MR16</title>
<indexterm><primary>EXTI_EMR_MR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR16</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Event Mask on line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4"/><section>
    <title>EXTI_EMR_MR17</title>
<indexterm><primary>EXTI_EMR_MR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR17</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Event Mask on line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5"/><section>
    <title>EXTI_EMR_MR18</title>
<indexterm><primary>EXTI_EMR_MR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR18</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Event Mask on line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994"/><section>
    <title>EXTI_EMR_MR19</title>
<indexterm><primary>EXTI_EMR_MR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR19</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Event Mask on line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21"/><section>
    <title>EXTI_EMR_MR2</title>
<indexterm><primary>EXTI_EMR_MR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR2</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Event Mask on line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c"/><section>
    <title>EXTI_EMR_MR3</title>
<indexterm><primary>EXTI_EMR_MR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR3</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Event Mask on line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03"/><section>
    <title>EXTI_EMR_MR4</title>
<indexterm><primary>EXTI_EMR_MR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR4</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Event Mask on line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59"/><section>
    <title>EXTI_EMR_MR5</title>
<indexterm><primary>EXTI_EMR_MR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR5</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Event Mask on line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12"/><section>
    <title>EXTI_EMR_MR6</title>
<indexterm><primary>EXTI_EMR_MR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR6</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Event Mask on line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be"/><section>
    <title>EXTI_EMR_MR7</title>
<indexterm><primary>EXTI_EMR_MR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR7</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Event Mask on line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f"/><section>
    <title>EXTI_EMR_MR8</title>
<indexterm><primary>EXTI_EMR_MR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR8</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Event Mask on line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a"/><section>
    <title>EXTI_EMR_MR9</title>
<indexterm><primary>EXTI_EMR_MR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR9</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Event Mask on line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"/><section>
    <title>EXTI_FTSR_TR0</title>
<indexterm><primary>EXTI_FTSR_TR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR0</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Falling trigger event configuration bit of line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed"/><section>
    <title>EXTI_FTSR_TR1</title>
<indexterm><primary>EXTI_FTSR_TR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR1</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Falling trigger event configuration bit of line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643"/><section>
    <title>EXTI_FTSR_TR10</title>
<indexterm><primary>EXTI_FTSR_TR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR10</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Falling trigger event configuration bit of line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef"/><section>
    <title>EXTI_FTSR_TR11</title>
<indexterm><primary>EXTI_FTSR_TR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR11</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Falling trigger event configuration bit of line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245"/><section>
    <title>EXTI_FTSR_TR12</title>
<indexterm><primary>EXTI_FTSR_TR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR12</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825"/><section>
    <title>EXTI_FTSR_TR13</title>
<indexterm><primary>EXTI_FTSR_TR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR13</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff"/><section>
    <title>EXTI_FTSR_TR14</title>
<indexterm><primary>EXTI_FTSR_TR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR14</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7"/><section>
    <title>EXTI_FTSR_TR15</title>
<indexterm><primary>EXTI_FTSR_TR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR15</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2"/><section>
    <title>EXTI_FTSR_TR16</title>
<indexterm><primary>EXTI_FTSR_TR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR16</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7"/><section>
    <title>EXTI_FTSR_TR17</title>
<indexterm><primary>EXTI_FTSR_TR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR17</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e"/><section>
    <title>EXTI_FTSR_TR18</title>
<indexterm><primary>EXTI_FTSR_TR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR18</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af"/><section>
    <title>EXTI_FTSR_TR19</title>
<indexterm><primary>EXTI_FTSR_TR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR19</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041"/><section>
    <title>EXTI_FTSR_TR2</title>
<indexterm><primary>EXTI_FTSR_TR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR2</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Falling trigger event configuration bit of line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f"/><section>
    <title>EXTI_FTSR_TR3</title>
<indexterm><primary>EXTI_FTSR_TR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR3</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Falling trigger event configuration bit of line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2"/><section>
    <title>EXTI_FTSR_TR4</title>
<indexterm><primary>EXTI_FTSR_TR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR4</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Falling trigger event configuration bit of line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2"/><section>
    <title>EXTI_FTSR_TR5</title>
<indexterm><primary>EXTI_FTSR_TR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR5</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Falling trigger event configuration bit of line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca"/><section>
    <title>EXTI_FTSR_TR6</title>
<indexterm><primary>EXTI_FTSR_TR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR6</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Falling trigger event configuration bit of line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567"/><section>
    <title>EXTI_FTSR_TR7</title>
<indexterm><primary>EXTI_FTSR_TR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR7</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Falling trigger event configuration bit of line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc"/><section>
    <title>EXTI_FTSR_TR8</title>
<indexterm><primary>EXTI_FTSR_TR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR8</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Falling trigger event configuration bit of line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef"/><section>
    <title>EXTI_FTSR_TR9</title>
<indexterm><primary>EXTI_FTSR_TR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR9</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Falling trigger event configuration bit of line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097"/><section>
    <title>EXTI_IMR_MR0</title>
<indexterm><primary>EXTI_IMR_MR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR0</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Interrupt Mask on line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58"/><section>
    <title>EXTI_IMR_MR1</title>
<indexterm><primary>EXTI_IMR_MR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR1</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Interrupt Mask on line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366"/><section>
    <title>EXTI_IMR_MR10</title>
<indexterm><primary>EXTI_IMR_MR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR10</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Interrupt Mask on line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7"/><section>
    <title>EXTI_IMR_MR11</title>
<indexterm><primary>EXTI_IMR_MR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR11</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Interrupt Mask on line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e"/><section>
    <title>EXTI_IMR_MR12</title>
<indexterm><primary>EXTI_IMR_MR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR12</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Interrupt Mask on line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e"/><section>
    <title>EXTI_IMR_MR13</title>
<indexterm><primary>EXTI_IMR_MR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR13</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Interrupt Mask on line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab"/><section>
    <title>EXTI_IMR_MR14</title>
<indexterm><primary>EXTI_IMR_MR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR14</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Interrupt Mask on line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44"/><section>
    <title>EXTI_IMR_MR15</title>
<indexterm><primary>EXTI_IMR_MR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR15</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Interrupt Mask on line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f"/><section>
    <title>EXTI_IMR_MR16</title>
<indexterm><primary>EXTI_IMR_MR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR16</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Interrupt Mask on line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35"/><section>
    <title>EXTI_IMR_MR17</title>
<indexterm><primary>EXTI_IMR_MR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR17</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Interrupt Mask on line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f"/><section>
    <title>EXTI_IMR_MR18</title>
<indexterm><primary>EXTI_IMR_MR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR18</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Interrupt Mask on line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c"/><section>
    <title>EXTI_IMR_MR19</title>
<indexterm><primary>EXTI_IMR_MR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR19</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Interrupt Mask on line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67"/><section>
    <title>EXTI_IMR_MR2</title>
<indexterm><primary>EXTI_IMR_MR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR2</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Interrupt Mask on line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134"/><section>
    <title>EXTI_IMR_MR3</title>
<indexterm><primary>EXTI_IMR_MR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR3</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Interrupt Mask on line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3"/><section>
    <title>EXTI_IMR_MR4</title>
<indexterm><primary>EXTI_IMR_MR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR4</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Interrupt Mask on line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"/><section>
    <title>EXTI_IMR_MR5</title>
<indexterm><primary>EXTI_IMR_MR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR5</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Interrupt Mask on line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06"/><section>
    <title>EXTI_IMR_MR6</title>
<indexterm><primary>EXTI_IMR_MR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR6</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Interrupt Mask on line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e"/><section>
    <title>EXTI_IMR_MR7</title>
<indexterm><primary>EXTI_IMR_MR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR7</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Interrupt Mask on line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b"/><section>
    <title>EXTI_IMR_MR8</title>
<indexterm><primary>EXTI_IMR_MR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR8</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Interrupt Mask on line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8"/><section>
    <title>EXTI_IMR_MR9</title>
<indexterm><primary>EXTI_IMR_MR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR9</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Interrupt Mask on line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a"/><section>
    <title>EXTI_PR_PR0</title>
<indexterm><primary>EXTI_PR_PR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR0</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Pending bit for line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25"/><section>
    <title>EXTI_PR_PR1</title>
<indexterm><primary>EXTI_PR_PR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR1</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Pending bit for line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108"/><section>
    <title>EXTI_PR_PR10</title>
<indexterm><primary>EXTI_PR_PR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR10</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Pending bit for line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b"/><section>
    <title>EXTI_PR_PR11</title>
<indexterm><primary>EXTI_PR_PR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR11</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Pending bit for line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c"/><section>
    <title>EXTI_PR_PR12</title>
<indexterm><primary>EXTI_PR_PR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR12</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Pending bit for line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4"/><section>
    <title>EXTI_PR_PR13</title>
<indexterm><primary>EXTI_PR_PR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR13</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Pending bit for line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598"/><section>
    <title>EXTI_PR_PR14</title>
<indexterm><primary>EXTI_PR_PR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR14</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Pending bit for line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41"/><section>
    <title>EXTI_PR_PR15</title>
<indexterm><primary>EXTI_PR_PR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR15</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Pending bit for line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba"/><section>
    <title>EXTI_PR_PR16</title>
<indexterm><primary>EXTI_PR_PR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR16</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Pending bit for line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f"/><section>
    <title>EXTI_PR_PR17</title>
<indexterm><primary>EXTI_PR_PR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR17</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Pending bit for line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d"/><section>
    <title>EXTI_PR_PR18</title>
<indexterm><primary>EXTI_PR_PR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR18</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Pending bit for line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5"/><section>
    <title>EXTI_PR_PR19</title>
<indexterm><primary>EXTI_PR_PR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR19</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Pending bit for line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665"/><section>
    <title>EXTI_PR_PR2</title>
<indexterm><primary>EXTI_PR_PR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR2</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Pending bit for line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0"/><section>
    <title>EXTI_PR_PR3</title>
<indexterm><primary>EXTI_PR_PR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR3</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Pending bit for line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc"/><section>
    <title>EXTI_PR_PR4</title>
<indexterm><primary>EXTI_PR_PR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR4</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Pending bit for line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8"/><section>
    <title>EXTI_PR_PR5</title>
<indexterm><primary>EXTI_PR_PR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR5</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Pending bit for line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76"/><section>
    <title>EXTI_PR_PR6</title>
<indexterm><primary>EXTI_PR_PR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR6</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Pending bit for line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e"/><section>
    <title>EXTI_PR_PR7</title>
<indexterm><primary>EXTI_PR_PR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR7</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Pending bit for line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d"/><section>
    <title>EXTI_PR_PR8</title>
<indexterm><primary>EXTI_PR_PR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR8</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Pending bit for line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb"/><section>
    <title>EXTI_PR_PR9</title>
<indexterm><primary>EXTI_PR_PR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR9</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Pending bit for line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6"/><section>
    <title>EXTI_RTSR_TR0</title>
<indexterm><primary>EXTI_RTSR_TR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR0</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Rising trigger event configuration bit of line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566"/><section>
    <title>EXTI_RTSR_TR1</title>
<indexterm><primary>EXTI_RTSR_TR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR1</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Rising trigger event configuration bit of line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4"/><section>
    <title>EXTI_RTSR_TR10</title>
<indexterm><primary>EXTI_RTSR_TR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR10</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Rising trigger event configuration bit of line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7"/><section>
    <title>EXTI_RTSR_TR11</title>
<indexterm><primary>EXTI_RTSR_TR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR11</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Rising trigger event configuration bit of line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04"/><section>
    <title>EXTI_RTSR_TR12</title>
<indexterm><primary>EXTI_RTSR_TR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR12</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12"/><section>
    <title>EXTI_RTSR_TR13</title>
<indexterm><primary>EXTI_RTSR_TR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR13</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda"/><section>
    <title>EXTI_RTSR_TR14</title>
<indexterm><primary>EXTI_RTSR_TR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR14</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2"/><section>
    <title>EXTI_RTSR_TR15</title>
<indexterm><primary>EXTI_RTSR_TR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR15</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589"/><section>
    <title>EXTI_RTSR_TR16</title>
<indexterm><primary>EXTI_RTSR_TR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR16</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806"/><section>
    <title>EXTI_RTSR_TR17</title>
<indexterm><primary>EXTI_RTSR_TR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR17</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62"/><section>
    <title>EXTI_RTSR_TR18</title>
<indexterm><primary>EXTI_RTSR_TR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR18</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e"/><section>
    <title>EXTI_RTSR_TR19</title>
<indexterm><primary>EXTI_RTSR_TR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR19</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c"/><section>
    <title>EXTI_RTSR_TR2</title>
<indexterm><primary>EXTI_RTSR_TR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR2</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Rising trigger event configuration bit of line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11"/><section>
    <title>EXTI_RTSR_TR3</title>
<indexterm><primary>EXTI_RTSR_TR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR3</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Rising trigger event configuration bit of line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc"/><section>
    <title>EXTI_RTSR_TR4</title>
<indexterm><primary>EXTI_RTSR_TR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR4</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Rising trigger event configuration bit of line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de"/><section>
    <title>EXTI_RTSR_TR5</title>
<indexterm><primary>EXTI_RTSR_TR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR5</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Rising trigger event configuration bit of line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6"/><section>
    <title>EXTI_RTSR_TR6</title>
<indexterm><primary>EXTI_RTSR_TR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR6</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Rising trigger event configuration bit of line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1"/><section>
    <title>EXTI_RTSR_TR7</title>
<indexterm><primary>EXTI_RTSR_TR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR7</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Rising trigger event configuration bit of line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39"/><section>
    <title>EXTI_RTSR_TR8</title>
<indexterm><primary>EXTI_RTSR_TR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR8</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Rising trigger event configuration bit of line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17"/><section>
    <title>EXTI_RTSR_TR9</title>
<indexterm><primary>EXTI_RTSR_TR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR9</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Rising trigger event configuration bit of line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3"/><section>
    <title>EXTI_SWIER_SWIER0</title>
<indexterm><primary>EXTI_SWIER_SWIER0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER0</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Software Interrupt on line 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae"/><section>
    <title>EXTI_SWIER_SWIER1</title>
<indexterm><primary>EXTI_SWIER_SWIER1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER1</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Software Interrupt on line 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7"/><section>
    <title>EXTI_SWIER_SWIER10</title>
<indexterm><primary>EXTI_SWIER_SWIER10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER10</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER10&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Software Interrupt on line 10 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7"/><section>
    <title>EXTI_SWIER_SWIER11</title>
<indexterm><primary>EXTI_SWIER_SWIER11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER11</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER11&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Software Interrupt on line 11 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539"/><section>
    <title>EXTI_SWIER_SWIER12</title>
<indexterm><primary>EXTI_SWIER_SWIER12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER12</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER12&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Software Interrupt on line 12 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826"/><section>
    <title>EXTI_SWIER_SWIER13</title>
<indexterm><primary>EXTI_SWIER_SWIER13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER13</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER13&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Software Interrupt on line 13 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b"/><section>
    <title>EXTI_SWIER_SWIER14</title>
<indexterm><primary>EXTI_SWIER_SWIER14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER14</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER14&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Software Interrupt on line 14 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08"/><section>
    <title>EXTI_SWIER_SWIER15</title>
<indexterm><primary>EXTI_SWIER_SWIER15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER15</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER15&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Software Interrupt on line 15 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b"/><section>
    <title>EXTI_SWIER_SWIER16</title>
<indexterm><primary>EXTI_SWIER_SWIER16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER16</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER16&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Software Interrupt on line 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455"/><section>
    <title>EXTI_SWIER_SWIER17</title>
<indexterm><primary>EXTI_SWIER_SWIER17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER17</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER17&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Software Interrupt on line 17 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068"/><section>
    <title>EXTI_SWIER_SWIER18</title>
<indexterm><primary>EXTI_SWIER_SWIER18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER18</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER18&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Software Interrupt on line 18 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b"/><section>
    <title>EXTI_SWIER_SWIER19</title>
<indexterm><primary>EXTI_SWIER_SWIER19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER19</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER19&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Software Interrupt on line 19 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c"/><section>
    <title>EXTI_SWIER_SWIER2</title>
<indexterm><primary>EXTI_SWIER_SWIER2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER2</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Software Interrupt on line 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a"/><section>
    <title>EXTI_SWIER_SWIER3</title>
<indexterm><primary>EXTI_SWIER_SWIER3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER3</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Software Interrupt on line 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575"/><section>
    <title>EXTI_SWIER_SWIER4</title>
<indexterm><primary>EXTI_SWIER_SWIER4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER4</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Software Interrupt on line 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977"/><section>
    <title>EXTI_SWIER_SWIER5</title>
<indexterm><primary>EXTI_SWIER_SWIER5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER5</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Software Interrupt on line 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed"/><section>
    <title>EXTI_SWIER_SWIER6</title>
<indexterm><primary>EXTI_SWIER_SWIER6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER6</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Software Interrupt on line 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f"/><section>
    <title>EXTI_SWIER_SWIER7</title>
<indexterm><primary>EXTI_SWIER_SWIER7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER7</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Software Interrupt on line 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce"/><section>
    <title>EXTI_SWIER_SWIER8</title>
<indexterm><primary>EXTI_SWIER_SWIER8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER8</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER8&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Software Interrupt on line 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61"/><section>
    <title>EXTI_SWIER_SWIER9</title>
<indexterm><primary>EXTI_SWIER_SWIER9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER9</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER9&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Software Interrupt on line 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5673d96c0fb27c7faed335e05ad41c1"/><section>
    <title>FSMC_BCR1_ASYNCWAIT</title>
<indexterm><primary>FSMC_BCR1_ASYNCWAIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_ASYNCWAIT</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Asynchronous wait </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94857a0177ae12f1172da65d8708ae97"/><section>
    <title>FSMC_BCR1_BURSTEN</title>
<indexterm><primary>FSMC_BCR1_BURSTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_BURSTEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Burst enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga015672f5aa2132a55e316f5b7a577174"/><section>
    <title>FSMC_BCR1_CBURSTRW</title>
<indexterm><primary>FSMC_BCR1_CBURSTRW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_CBURSTRW</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Write burst enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7936ff74a1cfba880a9b5bc943dc8661"/><section>
    <title>FSMC_BCR1_EXTMOD</title>
<indexterm><primary>FSMC_BCR1_EXTMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_EXTMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Extended mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14aaca2a8bccab73c7726cf73ee9be16"/><section>
    <title>FSMC_BCR1_FACCEN</title>
<indexterm><primary>FSMC_BCR1_FACCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_FACCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Flash access enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad154cab86ce34cebfe1f76e5c2f78e61"/><section>
    <title>FSMC_BCR1_MBKEN</title>
<indexterm><primary>FSMC_BCR1_MBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bab7a47703902d187502ac765ebb05d"/><section>
    <title>FSMC_BCR1_MTYP</title>
<indexterm><primary>FSMC_BCR1_MTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</computeroutput></para>
<para>MTYP[1:0] bits (Memory type) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29b921567bd5a422c51f9a0f426ac3f6"/><section>
    <title>FSMC_BCR1_MTYP_0</title>
<indexterm><primary>FSMC_BCR1_MTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MTYP_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fe2fd14b3c0d88aecfb9cf5b44995a0"/><section>
    <title>FSMC_BCR1_MTYP_1</title>
<indexterm><primary>FSMC_BCR1_MTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MTYP_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28dd9f93d8687cdc08745df9fcc38e89"/><section>
    <title>FSMC_BCR1_MUXEN</title>
<indexterm><primary>FSMC_BCR1_MUXEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MUXEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Address/data multiplexing enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa12297787a0580fedbd5244f0caa0a76"/><section>
    <title>FSMC_BCR1_MWID</title>
<indexterm><primary>FSMC_BCR1_MWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MWID</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>MWID[1:0] bits (Memory data bus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a6fe3b4b28a31c4bbf26a838695fd0c"/><section>
    <title>FSMC_BCR1_MWID_0</title>
<indexterm><primary>FSMC_BCR1_MWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65592a6a20efa6aed5b59fe1eba508d8"/><section>
    <title>FSMC_BCR1_MWID_1</title>
<indexterm><primary>FSMC_BCR1_MWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_MWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga141a337e3f1479e79d62b567ba685bcf"/><section>
    <title>FSMC_BCR1_WAITCFG</title>
<indexterm><primary>FSMC_BCR1_WAITCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_WAITCFG</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Wait timing configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe4611a02a4fa635b66d5b5e52328fc5"/><section>
    <title>FSMC_BCR1_WAITEN</title>
<indexterm><primary>FSMC_BCR1_WAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_WAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Wait enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57dbc565fbc7d8ec20fda7ef0da30df4"/><section>
    <title>FSMC_BCR1_WAITPOL</title>
<indexterm><primary>FSMC_BCR1_WAITPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_WAITPOL</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Wait signal polarity bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad215e95feee8339393bd93a2bcea11f1"/><section>
    <title>FSMC_BCR1_WRAPMOD</title>
<indexterm><primary>FSMC_BCR1_WRAPMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_WRAPMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Wrapped burst mode support </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7349a91da7ba38277a068f4e8eea314"/><section>
    <title>FSMC_BCR1_WREN</title>
<indexterm><primary>FSMC_BCR1_WREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR1_WREN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR1_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Write enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad45d1b552ba61ccbb1dc4ebfc556285a"/><section>
    <title>FSMC_BCR2_ASYNCWAIT</title>
<indexterm><primary>FSMC_BCR2_ASYNCWAIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_ASYNCWAIT</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Asynchronous wait </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d8202b9b40d3912a6294fe2a0e28ebf"/><section>
    <title>FSMC_BCR2_BURSTEN</title>
<indexterm><primary>FSMC_BCR2_BURSTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_BURSTEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Burst enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae64b1874f1ab83a1d0224cb66e504dff"/><section>
    <title>FSMC_BCR2_CBURSTRW</title>
<indexterm><primary>FSMC_BCR2_CBURSTRW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_CBURSTRW</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Write burst enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76d3e5d899ba2399d3318da577d58ac6"/><section>
    <title>FSMC_BCR2_EXTMOD</title>
<indexterm><primary>FSMC_BCR2_EXTMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_EXTMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Extended mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a4e1ad30533ab54b45987cab30d51a0"/><section>
    <title>FSMC_BCR2_FACCEN</title>
<indexterm><primary>FSMC_BCR2_FACCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_FACCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Flash access enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9c99df3c6cebc68f6695ad7bc13f717"/><section>
    <title>FSMC_BCR2_MBKEN</title>
<indexterm><primary>FSMC_BCR2_MBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdf82247710aaeff72fb37113bff3daf"/><section>
    <title>FSMC_BCR2_MTYP</title>
<indexterm><primary>FSMC_BCR2_MTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</computeroutput></para>
<para>MTYP[1:0] bits (Memory type) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac595e1e3045aad0b379367f47bf10a84"/><section>
    <title>FSMC_BCR2_MTYP_0</title>
<indexterm><primary>FSMC_BCR2_MTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MTYP_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b9e5b00171ea739ba67a627a2484f47"/><section>
    <title>FSMC_BCR2_MTYP_1</title>
<indexterm><primary>FSMC_BCR2_MTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MTYP_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f65c4348ab55c12695730bde8be8986"/><section>
    <title>FSMC_BCR2_MUXEN</title>
<indexterm><primary>FSMC_BCR2_MUXEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MUXEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Address/data multiplexing enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4099746e30f71a98ea71d1048a5d028a"/><section>
    <title>FSMC_BCR2_MWID</title>
<indexterm><primary>FSMC_BCR2_MWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MWID</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>MWID[1:0] bits (Memory data bus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8501d3ce728f6a074061294a9e5a54cf"/><section>
    <title>FSMC_BCR2_MWID_0</title>
<indexterm><primary>FSMC_BCR2_MWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74276c5828d545cf4b2db2d568c60627"/><section>
    <title>FSMC_BCR2_MWID_1</title>
<indexterm><primary>FSMC_BCR2_MWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_MWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5141640b4dcb78a524740b681819f9f1"/><section>
    <title>FSMC_BCR2_WAITCFG</title>
<indexterm><primary>FSMC_BCR2_WAITCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_WAITCFG</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Wait timing configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad015d2aa1c58b48681f35a4f92eaf7f7"/><section>
    <title>FSMC_BCR2_WAITEN</title>
<indexterm><primary>FSMC_BCR2_WAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_WAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Wait enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0f59e7aa2664f9c767ce22bec369698"/><section>
    <title>FSMC_BCR2_WAITPOL</title>
<indexterm><primary>FSMC_BCR2_WAITPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_WAITPOL</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Wait signal polarity bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e93e4e902a636d4d75a1fd7e884afea"/><section>
    <title>FSMC_BCR2_WRAPMOD</title>
<indexterm><primary>FSMC_BCR2_WRAPMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_WRAPMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Wrapped burst mode support </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad446f2fcb7909b80a8c1731141be5186"/><section>
    <title>FSMC_BCR2_WREN</title>
<indexterm><primary>FSMC_BCR2_WREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR2_WREN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR2_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Write enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e16fb6b68a8adb7722871ccdd2d9a44"/><section>
    <title>FSMC_BCR3_ASYNCWAIT</title>
<indexterm><primary>FSMC_BCR3_ASYNCWAIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_ASYNCWAIT</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Asynchronous wait </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9badf60f5caa010e041d66d40af596a"/><section>
    <title>FSMC_BCR3_BURSTEN</title>
<indexterm><primary>FSMC_BCR3_BURSTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_BURSTEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Burst enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70c6da37696af84767f82efd0df3a7da"/><section>
    <title>FSMC_BCR3_CBURSTRW</title>
<indexterm><primary>FSMC_BCR3_CBURSTRW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_CBURSTRW</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Write burst enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ab23550b17dca7ede57f8b5ef05f2e7"/><section>
    <title>FSMC_BCR3_EXTMOD</title>
<indexterm><primary>FSMC_BCR3_EXTMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_EXTMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Extended mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga380c39b95426ac9a18c70e3f56016c81"/><section>
    <title>FSMC_BCR3_FACCEN</title>
<indexterm><primary>FSMC_BCR3_FACCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_FACCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Flash access enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d7810ad338086a1ec9b15f339ed6f4d"/><section>
    <title>FSMC_BCR3_MBKEN</title>
<indexterm><primary>FSMC_BCR3_MBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga319fb6069b651eb947b4d0ba3c9f6196"/><section>
    <title>FSMC_BCR3_MTYP</title>
<indexterm><primary>FSMC_BCR3_MTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</computeroutput></para>
<para>MTYP[1:0] bits (Memory type) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf33b80510e653dd32de2ae1ec1a1dfb5"/><section>
    <title>FSMC_BCR3_MTYP_0</title>
<indexterm><primary>FSMC_BCR3_MTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MTYP_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a038553e3a30df4b6e331cad504069b"/><section>
    <title>FSMC_BCR3_MTYP_1</title>
<indexterm><primary>FSMC_BCR3_MTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MTYP_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadaae648c8591e7650cba828910638d3d"/><section>
    <title>FSMC_BCR3_MUXEN</title>
<indexterm><primary>FSMC_BCR3_MUXEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MUXEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Address/data multiplexing enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51097cfe8d4263a30d292e7e9dc73cd2"/><section>
    <title>FSMC_BCR3_MWID</title>
<indexterm><primary>FSMC_BCR3_MWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MWID</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>MWID[1:0] bits (Memory data bus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga373b764c1a4104300eb587aa4510c1f1"/><section>
    <title>FSMC_BCR3_MWID_0</title>
<indexterm><primary>FSMC_BCR3_MWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43c7292c185269cc11d986f3ae0ceb24"/><section>
    <title>FSMC_BCR3_MWID_1</title>
<indexterm><primary>FSMC_BCR3_MWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_MWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab845515c37adae28d0e1452596cca7ea"/><section>
    <title>FSMC_BCR3_WAITCFG</title>
<indexterm><primary>FSMC_BCR3_WAITCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_WAITCFG</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Wait timing configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9665b36b791862c464f07ad49dea315c"/><section>
    <title>FSMC_BCR3_WAITEN</title>
<indexterm><primary>FSMC_BCR3_WAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_WAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Wait enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbca3d0aa315f3e9bc6bacf244bdb747"/><section>
    <title>FSMC_BCR3_WAITPOL</title>
<indexterm><primary>FSMC_BCR3_WAITPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_WAITPOL</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Wait signal polarity bit. </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44fc6e205695d39b63c0f5b18c3cd214"/><section>
    <title>FSMC_BCR3_WRAPMOD</title>
<indexterm><primary>FSMC_BCR3_WRAPMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_WRAPMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Wrapped burst mode support </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22c9b0145aa62cafd915a4c7da1931b5"/><section>
    <title>FSMC_BCR3_WREN</title>
<indexterm><primary>FSMC_BCR3_WREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR3_WREN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR3_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Write enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga158eeaca2258bc25beae918d01e01dd8"/><section>
    <title>FSMC_BCR4_ASYNCWAIT</title>
<indexterm><primary>FSMC_BCR4_ASYNCWAIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_ASYNCWAIT</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_ASYNCWAIT&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Asynchronous wait </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c6ffdcee5dc3de1402bd8b644d6ecf4"/><section>
    <title>FSMC_BCR4_BURSTEN</title>
<indexterm><primary>FSMC_BCR4_BURSTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_BURSTEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_BURSTEN&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Burst enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19293300b8230e38afa1c16c526b3f29"/><section>
    <title>FSMC_BCR4_CBURSTRW</title>
<indexterm><primary>FSMC_BCR4_CBURSTRW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_CBURSTRW</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_CBURSTRW&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Write burst enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6794966a05855913923294f5c2ab69ed"/><section>
    <title>FSMC_BCR4_EXTMOD</title>
<indexterm><primary>FSMC_BCR4_EXTMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_EXTMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_EXTMOD&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Extended mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf769d7958a8c610ccca912600e61f30"/><section>
    <title>FSMC_BCR4_FACCEN</title>
<indexterm><primary>FSMC_BCR4_FACCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_FACCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_FACCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Flash access enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"/><section>
    <title>FSMC_BCR4_MBKEN</title>
<indexterm><primary>FSMC_BCR4_MBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MBKEN&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f9bf2c236b772e76174aff4388a1b6f"/><section>
    <title>FSMC_BCR4_MTYP</title>
<indexterm><primary>FSMC_BCR4_MTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MTYP&#160;&#160;&#160;((uint32_t)0x0000000C)</computeroutput></para>
<para>MTYP[1:0] bits (Memory type) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66d358ec27a34fe13131d852b950643e"/><section>
    <title>FSMC_BCR4_MTYP_0</title>
<indexterm><primary>FSMC_BCR4_MTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MTYP_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MTYP_0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac5abffefdc124215182346aba701183"/><section>
    <title>FSMC_BCR4_MTYP_1</title>
<indexterm><primary>FSMC_BCR4_MTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MTYP_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MTYP_1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga92d644d34b59762d0b48f7784d3aed4b"/><section>
    <title>FSMC_BCR4_MUXEN</title>
<indexterm><primary>FSMC_BCR4_MUXEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MUXEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MUXEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Address/data multiplexing enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c4ce32ca454c42344cfe73f71abd274"/><section>
    <title>FSMC_BCR4_MWID</title>
<indexterm><primary>FSMC_BCR4_MWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MWID</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>MWID[1:0] bits (Memory data bus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c8f397cfb1f07421abeaf3060f7a329"/><section>
    <title>FSMC_BCR4_MWID_0</title>
<indexterm><primary>FSMC_BCR4_MWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5cd3a31190eb0cea8a72b55d8369970"/><section>
    <title>FSMC_BCR4_MWID_1</title>
<indexterm><primary>FSMC_BCR4_MWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_MWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_MWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11c35ab0ee9ee23a5352218b4b84a258"/><section>
    <title>FSMC_BCR4_WAITCFG</title>
<indexterm><primary>FSMC_BCR4_WAITCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_WAITCFG</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_WAITCFG&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Wait timing configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga458727d27c2bc7cede05f6537bfc1bd8"/><section>
    <title>FSMC_BCR4_WAITEN</title>
<indexterm><primary>FSMC_BCR4_WAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_WAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_WAITEN&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Wait enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga485976f8857949064d060374031cad3d"/><section>
    <title>FSMC_BCR4_WAITPOL</title>
<indexterm><primary>FSMC_BCR4_WAITPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_WAITPOL</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_WAITPOL&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Wait signal polarity bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa35333cfffc35c7948ee0aa0e5672c3c"/><section>
    <title>FSMC_BCR4_WRAPMOD</title>
<indexterm><primary>FSMC_BCR4_WRAPMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_WRAPMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_WRAPMOD&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Wrapped burst mode support </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf2eef4eb8e6bb99cace5145b6ad09ee"/><section>
    <title>FSMC_BCR4_WREN</title>
<indexterm><primary>FSMC_BCR4_WREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BCR4_WREN</secondary></indexterm>
<para><computeroutput>#define FSMC_BCR4_WREN&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Write enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga027548b6b5971a2c56558932c956fa4c"/><section>
    <title>FSMC_BTR1_ACCMOD</title>
<indexterm><primary>FSMC_BTR1_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf77aa4936dc4f35d1b426d147c643c80"/><section>
    <title>FSMC_BTR1_ACCMOD_0</title>
<indexterm><primary>FSMC_BTR1_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b336cf3ae23cfda19895927b63af558"/><section>
    <title>FSMC_BTR1_ACCMOD_1</title>
<indexterm><primary>FSMC_BTR1_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc4a3860c48a62ff0290622e1937072d"/><section>
    <title>FSMC_BTR1_ADDHLD</title>
<indexterm><primary>FSMC_BTR1_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga222a16d5a1a8deebaf39a96d94d3c3f0"/><section>
    <title>FSMC_BTR1_ADDHLD_0</title>
<indexterm><primary>FSMC_BTR1_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ad1f9164644c4ff4c6ae5a655478abc"/><section>
    <title>FSMC_BTR1_ADDHLD_1</title>
<indexterm><primary>FSMC_BTR1_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f9d68df0fd84b77342a565e9faad929"/><section>
    <title>FSMC_BTR1_ADDHLD_2</title>
<indexterm><primary>FSMC_BTR1_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e88e45163e76f529b5a94937526f45c"/><section>
    <title>FSMC_BTR1_ADDHLD_3</title>
<indexterm><primary>FSMC_BTR1_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab457e5d3a33d80db3ad070b1cf57669a"/><section>
    <title>FSMC_BTR1_ADDSET</title>
<indexterm><primary>FSMC_BTR1_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae29ca17c63df62cc12c06e6cfa3429e3"/><section>
    <title>FSMC_BTR1_ADDSET_0</title>
<indexterm><primary>FSMC_BTR1_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefb98ce348ba665f122e44ddc0390b45"/><section>
    <title>FSMC_BTR1_ADDSET_1</title>
<indexterm><primary>FSMC_BTR1_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5e5c5b00c91aca1cc266622d3f30bf0"/><section>
    <title>FSMC_BTR1_ADDSET_2</title>
<indexterm><primary>FSMC_BTR1_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f0105afe671cd62730cf879072c80f3"/><section>
    <title>FSMC_BTR1_ADDSET_3</title>
<indexterm><primary>FSMC_BTR1_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ec9346bbaf845f1dffe33c4a625c0ac"/><section>
    <title>FSMC_BTR1_BUSTURN</title>
<indexterm><primary>FSMC_BTR1_BUSTURN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_BUSTURN</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>BUSTURN[3:0] bits (Bus turnaround phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c1578a85c4f2cef9e034c7b5da6d454"/><section>
    <title>FSMC_BTR1_BUSTURN_0</title>
<indexterm><primary>FSMC_BTR1_BUSTURN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_BUSTURN_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf873cbfe4827496215eb08bb33ae4784"/><section>
    <title>FSMC_BTR1_BUSTURN_1</title>
<indexterm><primary>FSMC_BTR1_BUSTURN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_BUSTURN_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad768d3ff0a5159e552663c9489b977f6"/><section>
    <title>FSMC_BTR1_BUSTURN_2</title>
<indexterm><primary>FSMC_BTR1_BUSTURN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_BUSTURN_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3ecfd25fb64efb3745ee96b2877a017"/><section>
    <title>FSMC_BTR1_BUSTURN_3</title>
<indexterm><primary>FSMC_BTR1_BUSTURN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_BUSTURN_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7c4dbd43df84559e30a9c332b265ad5"/><section>
    <title>FSMC_BTR1_CLKDIV</title>
<indexterm><primary>FSMC_BTR1_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe9c9e09de00afad666ace28c608032f"/><section>
    <title>FSMC_BTR1_CLKDIV_0</title>
<indexterm><primary>FSMC_BTR1_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafffebd7a0cf6e6d80b65804c2c50ce62"/><section>
    <title>FSMC_BTR1_CLKDIV_1</title>
<indexterm><primary>FSMC_BTR1_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43afa754305cc1a7ff3075cdd4309990"/><section>
    <title>FSMC_BTR1_CLKDIV_2</title>
<indexterm><primary>FSMC_BTR1_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68a146aec5d723a84945ae6da6c0692f"/><section>
    <title>FSMC_BTR1_CLKDIV_3</title>
<indexterm><primary>FSMC_BTR1_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae39175370a991b500962fd084230e389"/><section>
    <title>FSMC_BTR1_DATAST</title>
<indexterm><primary>FSMC_BTR1_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4488a428f33d96263a00a30af42b849b"/><section>
    <title>FSMC_BTR1_DATAST_0</title>
<indexterm><primary>FSMC_BTR1_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad53bd6a1decfafdb420a37453b3b5545"/><section>
    <title>FSMC_BTR1_DATAST_1</title>
<indexterm><primary>FSMC_BTR1_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacce8f6cf5a9ba24943b3e762bde00aee"/><section>
    <title>FSMC_BTR1_DATAST_2</title>
<indexterm><primary>FSMC_BTR1_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99638cc2cbe0dead029c201e5f30c3a8"/><section>
    <title>FSMC_BTR1_DATAST_3</title>
<indexterm><primary>FSMC_BTR1_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ef6dcccdb11a1b094966be0c019124b"/><section>
    <title>FSMC_BTR1_DATLAT</title>
<indexterm><primary>FSMC_BTR1_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2d832593697ba108d99a97e4fdfd159"/><section>
    <title>FSMC_BTR1_DATLAT_0</title>
<indexterm><primary>FSMC_BTR1_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a7e4efc546c1c9d16c750a4542e1c55"/><section>
    <title>FSMC_BTR1_DATLAT_1</title>
<indexterm><primary>FSMC_BTR1_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22e7d41e0f94ab896c6eea199eb0aef1"/><section>
    <title>FSMC_BTR1_DATLAT_2</title>
<indexterm><primary>FSMC_BTR1_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b42f22fc488e0ed0d06832118773123"/><section>
    <title>FSMC_BTR1_DATLAT_3</title>
<indexterm><primary>FSMC_BTR1_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR1_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07b93600977cde6e31a9464f87606043"/><section>
    <title>FSMC_BTR2_ACCMOD</title>
<indexterm><primary>FSMC_BTR2_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9383d89d5e557a166f6b8290892b89b3"/><section>
    <title>FSMC_BTR2_ACCMOD_0</title>
<indexterm><primary>FSMC_BTR2_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad200e1dc2d1835e3dc0fa8f0483eb2c0"/><section>
    <title>FSMC_BTR2_ACCMOD_1</title>
<indexterm><primary>FSMC_BTR2_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac37c974d0260ba1dbd1acaf6fceb425c"/><section>
    <title>FSMC_BTR2_ADDHLD</title>
<indexterm><primary>FSMC_BTR2_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbf56fc3a549d1e68d56e1587123bd27"/><section>
    <title>FSMC_BTR2_ADDHLD_0</title>
<indexterm><primary>FSMC_BTR2_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b7d19f02444ce8b3286d44258c6caef"/><section>
    <title>FSMC_BTR2_ADDHLD_1</title>
<indexterm><primary>FSMC_BTR2_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e9433e15e301d5d3f0dd6b73c9db2f7"/><section>
    <title>FSMC_BTR2_ADDHLD_2</title>
<indexterm><primary>FSMC_BTR2_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc538e46145ed4947194f3ad63e211b7"/><section>
    <title>FSMC_BTR2_ADDHLD_3</title>
<indexterm><primary>FSMC_BTR2_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23697810b99730ddf52834a5066c1ba5"/><section>
    <title>FSMC_BTR2_ADDSET</title>
<indexterm><primary>FSMC_BTR2_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga827398dc098f2d08bb77a04b2e7d6ba3"/><section>
    <title>FSMC_BTR2_ADDSET_0</title>
<indexterm><primary>FSMC_BTR2_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b40f47f2db0db78de6fe2df58b5d591"/><section>
    <title>FSMC_BTR2_ADDSET_1</title>
<indexterm><primary>FSMC_BTR2_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga558185a28aeedbb098890348a041a74d"/><section>
    <title>FSMC_BTR2_ADDSET_2</title>
<indexterm><primary>FSMC_BTR2_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbd4d42459a990825b61962d9118cd7b"/><section>
    <title>FSMC_BTR2_ADDSET_3</title>
<indexterm><primary>FSMC_BTR2_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ae7c94522af51d2f96a0fa715dfa9b0"/><section>
    <title>FSMC_BTR2_BUSTURN</title>
<indexterm><primary>FSMC_BTR2_BUSTURN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_BUSTURN</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>BUSTURN[3:0] bits (Bus turnaround phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2617a99e5eab8b31ff168557f93852a3"/><section>
    <title>FSMC_BTR2_BUSTURN_0</title>
<indexterm><primary>FSMC_BTR2_BUSTURN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_BUSTURN_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83871fa5cde9d72ec840d29d43aa2e57"/><section>
    <title>FSMC_BTR2_BUSTURN_1</title>
<indexterm><primary>FSMC_BTR2_BUSTURN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_BUSTURN_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacada2902f8612df1e5ac6e224bcf8d3c"/><section>
    <title>FSMC_BTR2_BUSTURN_2</title>
<indexterm><primary>FSMC_BTR2_BUSTURN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_BUSTURN_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66ad543195f36fdb3efdf7550381f982"/><section>
    <title>FSMC_BTR2_BUSTURN_3</title>
<indexterm><primary>FSMC_BTR2_BUSTURN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_BUSTURN_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37fdb25c494cf314cb680f84c5e0a503"/><section>
    <title>FSMC_BTR2_CLKDIV</title>
<indexterm><primary>FSMC_BTR2_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ac8729c8ac330f6ade93a6a15a4ba70"/><section>
    <title>FSMC_BTR2_CLKDIV_0</title>
<indexterm><primary>FSMC_BTR2_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31920e8bf2d83ad3c2849f8e942bb6e4"/><section>
    <title>FSMC_BTR2_CLKDIV_1</title>
<indexterm><primary>FSMC_BTR2_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5ba3172687049c687e3a38ec08d6c5a"/><section>
    <title>FSMC_BTR2_CLKDIV_2</title>
<indexterm><primary>FSMC_BTR2_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga453c2a90dc3340596c9d34672cede6a0"/><section>
    <title>FSMC_BTR2_CLKDIV_3</title>
<indexterm><primary>FSMC_BTR2_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe1d3fe096ea53ea073b78bd6ddbff58"/><section>
    <title>FSMC_BTR2_DATAST</title>
<indexterm><primary>FSMC_BTR2_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa066dab45a22ebd3a7102b92dcd251bd"/><section>
    <title>FSMC_BTR2_DATAST_0</title>
<indexterm><primary>FSMC_BTR2_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68c15ca5fdd13efb5499f0e86bd5bc88"/><section>
    <title>FSMC_BTR2_DATAST_1</title>
<indexterm><primary>FSMC_BTR2_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga36cfe553d431ca6976f0d36c73045836"/><section>
    <title>FSMC_BTR2_DATAST_2</title>
<indexterm><primary>FSMC_BTR2_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga874499b29d2b72a75265f16a2d8ed834"/><section>
    <title>FSMC_BTR2_DATAST_3</title>
<indexterm><primary>FSMC_BTR2_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3247db1653b31df0c34ab7898400bb5"/><section>
    <title>FSMC_BTR2_DATLAT</title>
<indexterm><primary>FSMC_BTR2_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0510047c932d2833f6cbe0a4a5d7b9b5"/><section>
    <title>FSMC_BTR2_DATLAT_0</title>
<indexterm><primary>FSMC_BTR2_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e1852b706b3c719c0eab8ef863b39e0"/><section>
    <title>FSMC_BTR2_DATLAT_1</title>
<indexterm><primary>FSMC_BTR2_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ace24f50d1c51c978af55d47c13c0e9"/><section>
    <title>FSMC_BTR2_DATLAT_2</title>
<indexterm><primary>FSMC_BTR2_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99389b63c4dee3c54aa1de36a4119add"/><section>
    <title>FSMC_BTR2_DATLAT_3</title>
<indexterm><primary>FSMC_BTR2_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR2_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56c8f213e437ceed2140f2c16a0416cd"/><section>
    <title>FSMC_BTR3_ACCMOD</title>
<indexterm><primary>FSMC_BTR3_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d50e71940995d42c5f9fadcb7cd61f2"/><section>
    <title>FSMC_BTR3_ACCMOD_0</title>
<indexterm><primary>FSMC_BTR3_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"/><section>
    <title>FSMC_BTR3_ACCMOD_1</title>
<indexterm><primary>FSMC_BTR3_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7833ee760b2400e6fb483b1d83cbdff3"/><section>
    <title>FSMC_BTR3_ADDHLD</title>
<indexterm><primary>FSMC_BTR3_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad417ccae1c4018d0ff5c76c942aeb2ca"/><section>
    <title>FSMC_BTR3_ADDHLD_0</title>
<indexterm><primary>FSMC_BTR3_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60d0ae6af13ef088367cef06c7f207d3"/><section>
    <title>FSMC_BTR3_ADDHLD_1</title>
<indexterm><primary>FSMC_BTR3_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac029aaed48e2a3e2eedf767fe0ce0b92"/><section>
    <title>FSMC_BTR3_ADDHLD_2</title>
<indexterm><primary>FSMC_BTR3_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b6aab5907bc42e140ca5a4d60fcd64c"/><section>
    <title>FSMC_BTR3_ADDHLD_3</title>
<indexterm><primary>FSMC_BTR3_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3e55daf436a25fadae7384611aa0f89"/><section>
    <title>FSMC_BTR3_ADDSET</title>
<indexterm><primary>FSMC_BTR3_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab6a21211dd7a3445e944af0fe1a4b600"/><section>
    <title>FSMC_BTR3_ADDSET_0</title>
<indexterm><primary>FSMC_BTR3_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51c23d36fa8e7e38048d94830bf0f74f"/><section>
    <title>FSMC_BTR3_ADDSET_1</title>
<indexterm><primary>FSMC_BTR3_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93be4171cb7d0b66d8d4d12e61b07b88"/><section>
    <title>FSMC_BTR3_ADDSET_2</title>
<indexterm><primary>FSMC_BTR3_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab01cf0b1c88857669d10fee8d7ba4d85"/><section>
    <title>FSMC_BTR3_ADDSET_3</title>
<indexterm><primary>FSMC_BTR3_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8a3ad9f940c6942682d8d97b1eb0ca4"/><section>
    <title>FSMC_BTR3_BUSTURN</title>
<indexterm><primary>FSMC_BTR3_BUSTURN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_BUSTURN</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>BUSTURN[3:0] bits (Bus turnaround phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga739f2db66e52626aa9a5ee02c11d7a34"/><section>
    <title>FSMC_BTR3_BUSTURN_0</title>
<indexterm><primary>FSMC_BTR3_BUSTURN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_BUSTURN_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e4c4102ea6e6cf2082e78168edfc18e"/><section>
    <title>FSMC_BTR3_BUSTURN_1</title>
<indexterm><primary>FSMC_BTR3_BUSTURN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_BUSTURN_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5eab2601ae3cd040bf44feb3e70c459"/><section>
    <title>FSMC_BTR3_BUSTURN_2</title>
<indexterm><primary>FSMC_BTR3_BUSTURN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_BUSTURN_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf61e23804e0fa3ca45f851ca98de371"/><section>
    <title>FSMC_BTR3_BUSTURN_3</title>
<indexterm><primary>FSMC_BTR3_BUSTURN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_BUSTURN_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47a8d8e279c50995143ecf4124580703"/><section>
    <title>FSMC_BTR3_CLKDIV</title>
<indexterm><primary>FSMC_BTR3_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd9c93b0ee64856981394a63d6a3a964"/><section>
    <title>FSMC_BTR3_CLKDIV_0</title>
<indexterm><primary>FSMC_BTR3_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98fa7611b4ae197ab25cdf1cae9f8ee1"/><section>
    <title>FSMC_BTR3_CLKDIV_1</title>
<indexterm><primary>FSMC_BTR3_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf806c044b2a3d1417acc79907dcaef4b"/><section>
    <title>FSMC_BTR3_CLKDIV_2</title>
<indexterm><primary>FSMC_BTR3_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9bf0683d046f9bcfb0d55a065ae69ab"/><section>
    <title>FSMC_BTR3_CLKDIV_3</title>
<indexterm><primary>FSMC_BTR3_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e9ac671a510ee06e86c41d7876ffe10"/><section>
    <title>FSMC_BTR3_DATAST</title>
<indexterm><primary>FSMC_BTR3_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65fe87d29c1a4ee0b08014ed8e0423e1"/><section>
    <title>FSMC_BTR3_DATAST_0</title>
<indexterm><primary>FSMC_BTR3_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad33e3df5c80255cb5e11ba427e9c224f"/><section>
    <title>FSMC_BTR3_DATAST_1</title>
<indexterm><primary>FSMC_BTR3_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a31f070e41c6785ebc606d4f25d103a"/><section>
    <title>FSMC_BTR3_DATAST_2</title>
<indexterm><primary>FSMC_BTR3_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad220fbd264261a37eac09d4f6c0b79a2"/><section>
    <title>FSMC_BTR3_DATAST_3</title>
<indexterm><primary>FSMC_BTR3_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa88a80458ddd56b0dfa7cf3599b986dd"/><section>
    <title>FSMC_BTR3_DATLAT</title>
<indexterm><primary>FSMC_BTR3_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga655083fdb0e563b9a4d6ea589194ba02"/><section>
    <title>FSMC_BTR3_DATLAT_0</title>
<indexterm><primary>FSMC_BTR3_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga486280713c8f07d7033bce4e74825130"/><section>
    <title>FSMC_BTR3_DATLAT_1</title>
<indexterm><primary>FSMC_BTR3_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8314e30c84dccd983de04fdeeb57c360"/><section>
    <title>FSMC_BTR3_DATLAT_2</title>
<indexterm><primary>FSMC_BTR3_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7e7da5269a2dac164c9d1d01da2bc28"/><section>
    <title>FSMC_BTR3_DATLAT_3</title>
<indexterm><primary>FSMC_BTR3_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR3_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbf731d99007936586f9e15f17c3c771"/><section>
    <title>FSMC_BTR4_ACCMOD</title>
<indexterm><primary>FSMC_BTR4_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e69759ab89b16573bafd2f6ded95bfb"/><section>
    <title>FSMC_BTR4_ACCMOD_0</title>
<indexterm><primary>FSMC_BTR4_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e486b11f6af0f566f8843a5c95c6a6c"/><section>
    <title>FSMC_BTR4_ACCMOD_1</title>
<indexterm><primary>FSMC_BTR4_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e52ae9a5d59507bdf9f4f9da19444ed"/><section>
    <title>FSMC_BTR4_ADDHLD</title>
<indexterm><primary>FSMC_BTR4_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf6200f13c3eed1e9646750897a987a2"/><section>
    <title>FSMC_BTR4_ADDHLD_0</title>
<indexterm><primary>FSMC_BTR4_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0803bc2ad60138e0eef53a53ca5bf537"/><section>
    <title>FSMC_BTR4_ADDHLD_1</title>
<indexterm><primary>FSMC_BTR4_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga893711250b9d3ea2e5e48ca53d1e0147"/><section>
    <title>FSMC_BTR4_ADDHLD_2</title>
<indexterm><primary>FSMC_BTR4_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75c73d4bb0ddcac383ca610a604d95b3"/><section>
    <title>FSMC_BTR4_ADDHLD_3</title>
<indexterm><primary>FSMC_BTR4_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44cc2146b4cf6bc8f43292512fd8cf8"/><section>
    <title>FSMC_BTR4_ADDSET</title>
<indexterm><primary>FSMC_BTR4_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0ee1ab3716b0ab1a4e7b51234af7c63"/><section>
    <title>FSMC_BTR4_ADDSET_0</title>
<indexterm><primary>FSMC_BTR4_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd427c001c5b17a3e083c81f6b228a50"/><section>
    <title>FSMC_BTR4_ADDSET_1</title>
<indexterm><primary>FSMC_BTR4_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae722fdaa69bfb7622aa80c82e3772949"/><section>
    <title>FSMC_BTR4_ADDSET_2</title>
<indexterm><primary>FSMC_BTR4_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f8ab4a1c7fe6e7dc2b093add88c274e"/><section>
    <title>FSMC_BTR4_ADDSET_3</title>
<indexterm><primary>FSMC_BTR4_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga207a9eedfc1b244c393be3c34ea60a15"/><section>
    <title>FSMC_BTR4_BUSTURN</title>
<indexterm><primary>FSMC_BTR4_BUSTURN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_BUSTURN</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_BUSTURN&#160;&#160;&#160;((uint32_t)0x000F0000)</computeroutput></para>
<para>BUSTURN[3:0] bits (Bus turnaround phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4dec1fa50fca6639be7179d445aacfe4"/><section>
    <title>FSMC_BTR4_BUSTURN_0</title>
<indexterm><primary>FSMC_BTR4_BUSTURN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_BUSTURN_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_BUSTURN_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1db211382068251dc5cfe44a175e639"/><section>
    <title>FSMC_BTR4_BUSTURN_1</title>
<indexterm><primary>FSMC_BTR4_BUSTURN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_BUSTURN_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_BUSTURN_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5391a8c2a1e8cd6abb81fa5b2836464"/><section>
    <title>FSMC_BTR4_BUSTURN_2</title>
<indexterm><primary>FSMC_BTR4_BUSTURN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_BUSTURN_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_BUSTURN_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbfd74790a1e25339151de440e3a93e5"/><section>
    <title>FSMC_BTR4_BUSTURN_3</title>
<indexterm><primary>FSMC_BTR4_BUSTURN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_BUSTURN_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_BUSTURN_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ac39964e3792653e454538407b11504"/><section>
    <title>FSMC_BTR4_CLKDIV</title>
<indexterm><primary>FSMC_BTR4_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacee394c98ac568fe1d6df61c887ed53"/><section>
    <title>FSMC_BTR4_CLKDIV_0</title>
<indexterm><primary>FSMC_BTR4_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c7cd1d1a4954d494bd107400925f86f"/><section>
    <title>FSMC_BTR4_CLKDIV_1</title>
<indexterm><primary>FSMC_BTR4_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93b0ab3235ffacca24e6b285460c5dd3"/><section>
    <title>FSMC_BTR4_CLKDIV_2</title>
<indexterm><primary>FSMC_BTR4_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga931463443390c5a706303e87a538d1ce"/><section>
    <title>FSMC_BTR4_CLKDIV_3</title>
<indexterm><primary>FSMC_BTR4_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c28625ee031527a29f7cb7db1bb97cf"/><section>
    <title>FSMC_BTR4_DATAST</title>
<indexterm><primary>FSMC_BTR4_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdb0212604c6c58c9524adc7931e2897"/><section>
    <title>FSMC_BTR4_DATAST_0</title>
<indexterm><primary>FSMC_BTR4_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2353d753ca5532703b4f822b7d2a7382"/><section>
    <title>FSMC_BTR4_DATAST_1</title>
<indexterm><primary>FSMC_BTR4_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d82a6f3fcf69d6b96968118db7b8216"/><section>
    <title>FSMC_BTR4_DATAST_2</title>
<indexterm><primary>FSMC_BTR4_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e0860f92bb204c4b5902d3e34b8b30a"/><section>
    <title>FSMC_BTR4_DATAST_3</title>
<indexterm><primary>FSMC_BTR4_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa53cb7c299e794915d3aba803374adca"/><section>
    <title>FSMC_BTR4_DATLAT</title>
<indexterm><primary>FSMC_BTR4_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2315f17d1cd7dd9da1b0ee2f7e4ea29"/><section>
    <title>FSMC_BTR4_DATLAT_0</title>
<indexterm><primary>FSMC_BTR4_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga808a7d758e6ca75c573d08ee92228745"/><section>
    <title>FSMC_BTR4_DATLAT_1</title>
<indexterm><primary>FSMC_BTR4_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac376a62779292d64bfac24d572b743e9"/><section>
    <title>FSMC_BTR4_DATLAT_2</title>
<indexterm><primary>FSMC_BTR4_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadfc558894dcb263451dbac13f48fffe1"/><section>
    <title>FSMC_BTR4_DATLAT_3</title>
<indexterm><primary>FSMC_BTR4_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BTR4_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa676b8e4f48602c27ea8edab61ce5db0"/><section>
    <title>FSMC_BWTR1_ACCMOD</title>
<indexterm><primary>FSMC_BWTR1_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae87cae14e6bb4403b420fc9e4084d6e2"/><section>
    <title>FSMC_BWTR1_ACCMOD_0</title>
<indexterm><primary>FSMC_BWTR1_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac0cddde5db2e0bb09f1c8938afd6ac98"/><section>
    <title>FSMC_BWTR1_ACCMOD_1</title>
<indexterm><primary>FSMC_BWTR1_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa3d8ff62f87ab6aeb5170dd67de15cf"/><section>
    <title>FSMC_BWTR1_ADDHLD</title>
<indexterm><primary>FSMC_BWTR1_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e24880c23375636d7504d42077a400a"/><section>
    <title>FSMC_BWTR1_ADDHLD_0</title>
<indexterm><primary>FSMC_BWTR1_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb90dec93198b1d3077feb5fe508f004"/><section>
    <title>FSMC_BWTR1_ADDHLD_1</title>
<indexterm><primary>FSMC_BWTR1_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26ef7d6cd5ec547a349462e4f31963b6"/><section>
    <title>FSMC_BWTR1_ADDHLD_2</title>
<indexterm><primary>FSMC_BWTR1_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4a961ecd844e14a90d1b2f6c5d59196"/><section>
    <title>FSMC_BWTR1_ADDHLD_3</title>
<indexterm><primary>FSMC_BWTR1_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4aa5ee153cb4bf79f0d4ae2c47f365c4"/><section>
    <title>FSMC_BWTR1_ADDSET</title>
<indexterm><primary>FSMC_BWTR1_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacb80aeedb6d0d9cb09e7b4d3ff8b541"/><section>
    <title>FSMC_BWTR1_ADDSET_0</title>
<indexterm><primary>FSMC_BWTR1_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20dbbdff1e2f1d57727dabbc4b03c840"/><section>
    <title>FSMC_BWTR1_ADDSET_1</title>
<indexterm><primary>FSMC_BWTR1_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga411f0d164c26dda8132ff22856757470"/><section>
    <title>FSMC_BWTR1_ADDSET_2</title>
<indexterm><primary>FSMC_BWTR1_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e2bc67999e8d2b63771fa223ffa8e4d"/><section>
    <title>FSMC_BWTR1_ADDSET_3</title>
<indexterm><primary>FSMC_BWTR1_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacab3c524b3e47327b24fa560feb93487"/><section>
    <title>FSMC_BWTR1_CLKDIV</title>
<indexterm><primary>FSMC_BWTR1_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa16b4376e693343cf65ab05808398b7f"/><section>
    <title>FSMC_BWTR1_CLKDIV_0</title>
<indexterm><primary>FSMC_BWTR1_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga632860254f0019e87c2e73c872d8d0c3"/><section>
    <title>FSMC_BWTR1_CLKDIV_1</title>
<indexterm><primary>FSMC_BWTR1_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9debedb9d28dc78574eafc829cde91fe"/><section>
    <title>FSMC_BWTR1_CLKDIV_2</title>
<indexterm><primary>FSMC_BWTR1_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67c483e37ed994b71337a0e0777c1290"/><section>
    <title>FSMC_BWTR1_CLKDIV_3</title>
<indexterm><primary>FSMC_BWTR1_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee2641a6f415d03df324667662bd3dcf"/><section>
    <title>FSMC_BWTR1_DATAST</title>
<indexterm><primary>FSMC_BWTR1_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga162800452847dd98d27a4078370518b2"/><section>
    <title>FSMC_BWTR1_DATAST_0</title>
<indexterm><primary>FSMC_BWTR1_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16476bfbbcb9726c1fbc593d3568a514"/><section>
    <title>FSMC_BWTR1_DATAST_1</title>
<indexterm><primary>FSMC_BWTR1_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga623de376d9f5189d73068d0865a5049e"/><section>
    <title>FSMC_BWTR1_DATAST_2</title>
<indexterm><primary>FSMC_BWTR1_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade0627f53e3df25fdaa973db6159bd70"/><section>
    <title>FSMC_BWTR1_DATAST_3</title>
<indexterm><primary>FSMC_BWTR1_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f05e337758cdb98cfc833e43bd6d674"/><section>
    <title>FSMC_BWTR1_DATLAT</title>
<indexterm><primary>FSMC_BWTR1_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd6a7a7678ef3afbbed587cf318d1540"/><section>
    <title>FSMC_BWTR1_DATLAT_0</title>
<indexterm><primary>FSMC_BWTR1_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga515ba99da829728fa7128161786c933d"/><section>
    <title>FSMC_BWTR1_DATLAT_1</title>
<indexterm><primary>FSMC_BWTR1_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13d22659082e66df3f0497057cf7dda5"/><section>
    <title>FSMC_BWTR1_DATLAT_2</title>
<indexterm><primary>FSMC_BWTR1_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3af303f1131ff3de0894ec908de252c4"/><section>
    <title>FSMC_BWTR1_DATLAT_3</title>
<indexterm><primary>FSMC_BWTR1_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR1_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR1_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga320be3e2e266dc25bd02e10787b2ba0d"/><section>
    <title>FSMC_BWTR2_ACCMOD</title>
<indexterm><primary>FSMC_BWTR2_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabe5419d99a7ad4d4eb761c82077d958"/><section>
    <title>FSMC_BWTR2_ACCMOD_0</title>
<indexterm><primary>FSMC_BWTR2_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab6cdd284ad94abfef0f24fcb813b4558"/><section>
    <title>FSMC_BWTR2_ACCMOD_1</title>
<indexterm><primary>FSMC_BWTR2_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae879db1879650f99b1c75635884bda17"/><section>
    <title>FSMC_BWTR2_ADDHLD</title>
<indexterm><primary>FSMC_BWTR2_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5826c5d5c544cd59210c071358fb8e9"/><section>
    <title>FSMC_BWTR2_ADDHLD_0</title>
<indexterm><primary>FSMC_BWTR2_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga258acf47f7706a1cd0b0a914e63cbe17"/><section>
    <title>FSMC_BWTR2_ADDHLD_1</title>
<indexterm><primary>FSMC_BWTR2_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39f1a9ccc80d1218935936539a000b84"/><section>
    <title>FSMC_BWTR2_ADDHLD_2</title>
<indexterm><primary>FSMC_BWTR2_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81de376a21fc25a7e1c31db341dfcd3f"/><section>
    <title>FSMC_BWTR2_ADDHLD_3</title>
<indexterm><primary>FSMC_BWTR2_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b6553bd9ad305aa42341e08b1736260"/><section>
    <title>FSMC_BWTR2_ADDSET</title>
<indexterm><primary>FSMC_BWTR2_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga593fe1987e8c6052cdb992e629f1d059"/><section>
    <title>FSMC_BWTR2_ADDSET_0</title>
<indexterm><primary>FSMC_BWTR2_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6dc23a2314a44b6ad9f293716f0c8a11"/><section>
    <title>FSMC_BWTR2_ADDSET_1</title>
<indexterm><primary>FSMC_BWTR2_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e9c799b36f45cad86a3f98d262baa6d"/><section>
    <title>FSMC_BWTR2_ADDSET_2</title>
<indexterm><primary>FSMC_BWTR2_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95abc246eb528275d894346c0665e930"/><section>
    <title>FSMC_BWTR2_ADDSET_3</title>
<indexterm><primary>FSMC_BWTR2_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf62bb3c772353b551de22915814115b6"/><section>
    <title>FSMC_BWTR2_CLKDIV</title>
<indexterm><primary>FSMC_BWTR2_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d5aaffe4b4c549b247c31dead5585c6"/><section>
    <title>FSMC_BWTR2_CLKDIV_0</title>
<indexterm><primary>FSMC_BWTR2_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6caca8a04c9768a84bcd958656ea8209"/><section>
    <title>FSMC_BWTR2_CLKDIV_1</title>
<indexterm><primary>FSMC_BWTR2_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae608705cf36abaf22e96e9c4c63d4363"/><section>
    <title>FSMC_BWTR2_CLKDIV_2</title>
<indexterm><primary>FSMC_BWTR2_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3cb607738f2c3aa4dae4990d0754f73"/><section>
    <title>FSMC_BWTR2_CLKDIV_3</title>
<indexterm><primary>FSMC_BWTR2_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab280652524006fbb3820597112136f14"/><section>
    <title>FSMC_BWTR2_DATAST</title>
<indexterm><primary>FSMC_BWTR2_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78a0f0466162848135313296ebf44890"/><section>
    <title>FSMC_BWTR2_DATAST_0</title>
<indexterm><primary>FSMC_BWTR2_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51e43e17e99141c9009c779cc359323a"/><section>
    <title>FSMC_BWTR2_DATAST_1</title>
<indexterm><primary>FSMC_BWTR2_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f8791c2a33f740f905d45e3754e3353"/><section>
    <title>FSMC_BWTR2_DATAST_2</title>
<indexterm><primary>FSMC_BWTR2_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a2a5797dd14b5b89581c5fb08872fae"/><section>
    <title>FSMC_BWTR2_DATAST_3</title>
<indexterm><primary>FSMC_BWTR2_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f04b7ebcecadd4b515cac94159ea8d3"/><section>
    <title>FSMC_BWTR2_DATLAT</title>
<indexterm><primary>FSMC_BWTR2_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac5b453a7316f378f6bf222d5de5b515"/><section>
    <title>FSMC_BWTR2_DATLAT_0</title>
<indexterm><primary>FSMC_BWTR2_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f5e6363ecbd1c23b1f49a9cfb3301d2"/><section>
    <title>FSMC_BWTR2_DATLAT_1</title>
<indexterm><primary>FSMC_BWTR2_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf028fc0c3148bf9075c09ad311afee65"/><section>
    <title>FSMC_BWTR2_DATLAT_2</title>
<indexterm><primary>FSMC_BWTR2_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9984c8161469dd0922de2d8c4cd9dbe5"/><section>
    <title>FSMC_BWTR2_DATLAT_3</title>
<indexterm><primary>FSMC_BWTR2_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR2_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR2_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa32a792c0c93d854a90bfbc36fa1329b"/><section>
    <title>FSMC_BWTR3_ACCMOD</title>
<indexterm><primary>FSMC_BWTR3_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64d4e414ea73b47e07364e1a121af6a4"/><section>
    <title>FSMC_BWTR3_ACCMOD_0</title>
<indexterm><primary>FSMC_BWTR3_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada733b2bda718299345fd0191b25b49f"/><section>
    <title>FSMC_BWTR3_ACCMOD_1</title>
<indexterm><primary>FSMC_BWTR3_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3d031a0d71677932a68639ba88bd13e"/><section>
    <title>FSMC_BWTR3_ADDHLD</title>
<indexterm><primary>FSMC_BWTR3_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b3948c407a5a4be6a21cccad0a8d12d"/><section>
    <title>FSMC_BWTR3_ADDHLD_0</title>
<indexterm><primary>FSMC_BWTR3_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea21d05228f7771c6306726af5da5a4a"/><section>
    <title>FSMC_BWTR3_ADDHLD_1</title>
<indexterm><primary>FSMC_BWTR3_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa574b3a1efe581d195789dcc8bba01f8"/><section>
    <title>FSMC_BWTR3_ADDHLD_2</title>
<indexterm><primary>FSMC_BWTR3_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae8216cf865785468af58dbce0002a7c"/><section>
    <title>FSMC_BWTR3_ADDHLD_3</title>
<indexterm><primary>FSMC_BWTR3_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga455ba53d0f18173b0694d71757a084ff"/><section>
    <title>FSMC_BWTR3_ADDSET</title>
<indexterm><primary>FSMC_BWTR3_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dddd5ba924b56867c9cb39484ef498d"/><section>
    <title>FSMC_BWTR3_ADDSET_0</title>
<indexterm><primary>FSMC_BWTR3_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd242d768da1f9ab4304e91e5dabb5a9"/><section>
    <title>FSMC_BWTR3_ADDSET_1</title>
<indexterm><primary>FSMC_BWTR3_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef99967dc66814cf5d732365c40daebb"/><section>
    <title>FSMC_BWTR3_ADDSET_2</title>
<indexterm><primary>FSMC_BWTR3_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga471ebb2d47fb951340df6ba22b40a788"/><section>
    <title>FSMC_BWTR3_ADDSET_3</title>
<indexterm><primary>FSMC_BWTR3_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a270daf60bba0a4a9de6607635b0264"/><section>
    <title>FSMC_BWTR3_CLKDIV</title>
<indexterm><primary>FSMC_BWTR3_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0e2f5c1eb92f5dba7c2d76b6267805a"/><section>
    <title>FSMC_BWTR3_CLKDIV_0</title>
<indexterm><primary>FSMC_BWTR3_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad909c7569c4740c823bf4b31f93d4edb"/><section>
    <title>FSMC_BWTR3_CLKDIV_1</title>
<indexterm><primary>FSMC_BWTR3_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab17fdae6a3e63acc21280497e0761d15"/><section>
    <title>FSMC_BWTR3_CLKDIV_2</title>
<indexterm><primary>FSMC_BWTR3_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56fbdeda5582325eb5eea0061209adc9"/><section>
    <title>FSMC_BWTR3_CLKDIV_3</title>
<indexterm><primary>FSMC_BWTR3_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae93d9fee8a67491918526019b439a00f"/><section>
    <title>FSMC_BWTR3_DATAST</title>
<indexterm><primary>FSMC_BWTR3_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1ec40c6360faeb133cb224a6789bb51"/><section>
    <title>FSMC_BWTR3_DATAST_0</title>
<indexterm><primary>FSMC_BWTR3_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacaf23316e44d731620f0cbde29ae9a93"/><section>
    <title>FSMC_BWTR3_DATAST_1</title>
<indexterm><primary>FSMC_BWTR3_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31686e755ef0f98078d96c08891cf8f4"/><section>
    <title>FSMC_BWTR3_DATAST_2</title>
<indexterm><primary>FSMC_BWTR3_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a291f74abf021a7fe66ce8afd714c39"/><section>
    <title>FSMC_BWTR3_DATAST_3</title>
<indexterm><primary>FSMC_BWTR3_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05b769f726e31038cfa6bf4897453088"/><section>
    <title>FSMC_BWTR3_DATLAT</title>
<indexterm><primary>FSMC_BWTR3_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga900f347cf4b9debe88252ff1d453098e"/><section>
    <title>FSMC_BWTR3_DATLAT_0</title>
<indexterm><primary>FSMC_BWTR3_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb44640d0ccf25b8c8ec4b24b3600d26"/><section>
    <title>FSMC_BWTR3_DATLAT_1</title>
<indexterm><primary>FSMC_BWTR3_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a6405794f28617802ba7bd3586a5f50"/><section>
    <title>FSMC_BWTR3_DATLAT_2</title>
<indexterm><primary>FSMC_BWTR3_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga974cf9ed84e54c78ee995b02cc605706"/><section>
    <title>FSMC_BWTR3_DATLAT_3</title>
<indexterm><primary>FSMC_BWTR3_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR3_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR3_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d13f46a945d5daf6ec339781d3926a9"/><section>
    <title>FSMC_BWTR4_ACCMOD</title>
<indexterm><primary>FSMC_BWTR4_ACCMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ACCMOD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ACCMOD&#160;&#160;&#160;((uint32_t)0x30000000)</computeroutput></para>
<para>ACCMOD[1:0] bits (Access mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e30f51c68b4ac4f9efee2cd5a45943c"/><section>
    <title>FSMC_BWTR4_ACCMOD_0</title>
<indexterm><primary>FSMC_BWTR4_ACCMOD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ACCMOD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ACCMOD_0&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7ba26fb09f035addbe1e4c3b0d093c9"/><section>
    <title>FSMC_BWTR4_ACCMOD_1</title>
<indexterm><primary>FSMC_BWTR4_ACCMOD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ACCMOD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ACCMOD_1&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaafe1198e70d843c883260d354b7ce7b5"/><section>
    <title>FSMC_BWTR4_ADDHLD</title>
<indexterm><primary>FSMC_BWTR4_ADDHLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDHLD</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDHLD&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>ADDHLD[3:0] bits (Address-hold phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac62786f538820baa3f0f8edb17ef1b74"/><section>
    <title>FSMC_BWTR4_ADDHLD_0</title>
<indexterm><primary>FSMC_BWTR4_ADDHLD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDHLD_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDHLD_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa69aa2d9cafe8f952721c88083c8a94e"/><section>
    <title>FSMC_BWTR4_ADDHLD_1</title>
<indexterm><primary>FSMC_BWTR4_ADDHLD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDHLD_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDHLD_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c6d991498c385991b461832fb093399"/><section>
    <title>FSMC_BWTR4_ADDHLD_2</title>
<indexterm><primary>FSMC_BWTR4_ADDHLD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDHLD_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDHLD_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac744bdeb5b9ae048b1fa1a07ce9ce9d1"/><section>
    <title>FSMC_BWTR4_ADDHLD_3</title>
<indexterm><primary>FSMC_BWTR4_ADDHLD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDHLD_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDHLD_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8c3c14faf87768beced4e297edc7bfd"/><section>
    <title>FSMC_BWTR4_ADDSET</title>
<indexterm><primary>FSMC_BWTR4_ADDSET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDSET</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDSET&#160;&#160;&#160;((uint32_t)0x0000000F)</computeroutput></para>
<para>ADDSET[3:0] bits (Address setup phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65ba73495f6192e409cc00f3e26e27e0"/><section>
    <title>FSMC_BWTR4_ADDSET_0</title>
<indexterm><primary>FSMC_BWTR4_ADDSET_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDSET_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDSET_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3cc9fa3c1ceae0724f5005bb1e101775"/><section>
    <title>FSMC_BWTR4_ADDSET_1</title>
<indexterm><primary>FSMC_BWTR4_ADDSET_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDSET_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDSET_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2007941f4869504bfef23edbcc18bfa"/><section>
    <title>FSMC_BWTR4_ADDSET_2</title>
<indexterm><primary>FSMC_BWTR4_ADDSET_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDSET_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDSET_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabcde23639f64241d95b02f5b950ef3cc"/><section>
    <title>FSMC_BWTR4_ADDSET_3</title>
<indexterm><primary>FSMC_BWTR4_ADDSET_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_ADDSET_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_ADDSET_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace3c57c780586c96ef5756d642c3bd01"/><section>
    <title>FSMC_BWTR4_CLKDIV</title>
<indexterm><primary>FSMC_BWTR4_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_CLKDIV</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_CLKDIV&#160;&#160;&#160;((uint32_t)0x00F00000)</computeroutput></para>
<para>CLKDIV[3:0] bits (Clock divide ratio) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8eae837a65cdce995c6fc43afd196e76"/><section>
    <title>FSMC_BWTR4_CLKDIV_0</title>
<indexterm><primary>FSMC_BWTR4_CLKDIV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_CLKDIV_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_CLKDIV_0&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga265d50716e1b6ae2395f0da696b4d12a"/><section>
    <title>FSMC_BWTR4_CLKDIV_1</title>
<indexterm><primary>FSMC_BWTR4_CLKDIV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_CLKDIV_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_CLKDIV_1&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga095f121a1739bcc61e40f2fbb5e8b6a0"/><section>
    <title>FSMC_BWTR4_CLKDIV_2</title>
<indexterm><primary>FSMC_BWTR4_CLKDIV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_CLKDIV_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_CLKDIV_2&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11d5deb7f2aed21baeb4df3015440bc2"/><section>
    <title>FSMC_BWTR4_CLKDIV_3</title>
<indexterm><primary>FSMC_BWTR4_CLKDIV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_CLKDIV_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_CLKDIV_3&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6656c89aac87fc226c0e80f8f753abeb"/><section>
    <title>FSMC_BWTR4_DATAST</title>
<indexterm><primary>FSMC_BWTR4_DATAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATAST</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATAST&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>DATAST [3:0] bits (Data-phase duration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5636aaec144530e1c46e819b62c95f09"/><section>
    <title>FSMC_BWTR4_DATAST_0</title>
<indexterm><primary>FSMC_BWTR4_DATAST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATAST_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATAST_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19eb9fccff444a00caf75b9d20a143ed"/><section>
    <title>FSMC_BWTR4_DATAST_1</title>
<indexterm><primary>FSMC_BWTR4_DATAST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATAST_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATAST_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa40f9fa60ddb69fdcdcdface743f2c26"/><section>
    <title>FSMC_BWTR4_DATAST_2</title>
<indexterm><primary>FSMC_BWTR4_DATAST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATAST_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATAST_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa173c5ff9a7d316cd67897f8e36dbf5"/><section>
    <title>FSMC_BWTR4_DATAST_3</title>
<indexterm><primary>FSMC_BWTR4_DATAST_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATAST_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATAST_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6f7e16866ecede5f4258c05d95f571b"/><section>
    <title>FSMC_BWTR4_DATLAT</title>
<indexterm><primary>FSMC_BWTR4_DATLAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATLAT</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATLAT&#160;&#160;&#160;((uint32_t)0x0F000000)</computeroutput></para>
<para>DATLA[3:0] bits (Data latency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9841723700d2b9611be2e7a7b0f19c33"/><section>
    <title>FSMC_BWTR4_DATLAT_0</title>
<indexterm><primary>FSMC_BWTR4_DATLAT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATLAT_0</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATLAT_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad628c523ceee80e41c02dd4502baee2c"/><section>
    <title>FSMC_BWTR4_DATLAT_1</title>
<indexterm><primary>FSMC_BWTR4_DATLAT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATLAT_1</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATLAT_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafee2951c0bea4329727767db1bb96a4f"/><section>
    <title>FSMC_BWTR4_DATLAT_2</title>
<indexterm><primary>FSMC_BWTR4_DATLAT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATLAT_2</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATLAT_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1020e605f8a52d9fd857d3b91d23bf7a"/><section>
    <title>FSMC_BWTR4_DATLAT_3</title>
<indexterm><primary>FSMC_BWTR4_DATLAT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_BWTR4_DATLAT_3</secondary></indexterm>
<para><computeroutput>#define FSMC_BWTR4_DATLAT_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43da355ad2eb7d974488a02921b1b2ba"/><section>
    <title>FSMC_ECCR2_ECC2</title>
<indexterm><primary>FSMC_ECCR2_ECC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_ECCR2_ECC2</secondary></indexterm>
<para><computeroutput>#define FSMC_ECCR2_ECC2&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>ECC result </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga798b288a17d84edc99ff1f5f81cf70be"/><section>
    <title>FSMC_ECCR3_ECC3</title>
<indexterm><primary>FSMC_ECCR3_ECC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_ECCR3_ECC3</secondary></indexterm>
<para><computeroutput>#define FSMC_ECCR3_ECC3&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>ECC result </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2726cd505612675158551fd9eed763f"/><section>
    <title>FSMC_PATT2_ATTHIZ2</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1ff9b8faa8372116ca931826d18a9c7"/><section>
    <title>FSMC_PATT2_ATTHIZ2_0</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4081b55783073164985488c9d4d6b8"/><section>
    <title>FSMC_PATT2_ATTHIZ2_1</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3cc10b4217452bae11c69ed9f6f1844"/><section>
    <title>FSMC_PATT2_ATTHIZ2_2</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93e2929a1bcde578f374bbebaa9482d1"/><section>
    <title>FSMC_PATT2_ATTHIZ2_3</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac536419b5ef258fa3f9140387e2f134f"/><section>
    <title>FSMC_PATT2_ATTHIZ2_4</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5deab3153671ff06832dd651372f9ca7"/><section>
    <title>FSMC_PATT2_ATTHIZ2_5</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga047723a357976aca5bdf6575327986d2"/><section>
    <title>FSMC_PATT2_ATTHIZ2_6</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga859a5af02e12a11e7548085e9e186547"/><section>
    <title>FSMC_PATT2_ATTHIZ2_7</title>
<indexterm><primary>FSMC_PATT2_ATTHIZ2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHIZ2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHIZ2_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad007c3c6fbef432a5e6bb08bd6e0b1ce"/><section>
    <title>FSMC_PATT2_ATTHOLD2</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>ATTHOLD2[7:0] bits (Attribute memory 2 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b5e19eb38592e84b9c0f3f57df51892"/><section>
    <title>FSMC_PATT2_ATTHOLD2_0</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13dface112bf1300689a4f00ba31abac"/><section>
    <title>FSMC_PATT2_ATTHOLD2_1</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea0e1b34ac27f20c85db0f96eaeff994"/><section>
    <title>FSMC_PATT2_ATTHOLD2_2</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1582860673c5e72f9441095d5af7b8ad"/><section>
    <title>FSMC_PATT2_ATTHOLD2_3</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdd679f3b80617291639cafcdd8f77d1"/><section>
    <title>FSMC_PATT2_ATTHOLD2_4</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34e89cd935ec26279bc9876d9dd07b07"/><section>
    <title>FSMC_PATT2_ATTHOLD2_5</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12c42d6d5746ef8d763d36b04f6e4644"/><section>
    <title>FSMC_PATT2_ATTHOLD2_6</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93558ba1372a3709316b4734160b3874"/><section>
    <title>FSMC_PATT2_ATTHOLD2_7</title>
<indexterm><primary>FSMC_PATT2_ATTHOLD2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTHOLD2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTHOLD2_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab6cd1418de73ee3b214be589912e45f"/><section>
    <title>FSMC_PATT2_ATTSET2</title>
<indexterm><primary>FSMC_PATT2_ATTSET2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>ATTSET2[7:0] bits (Attribute memory 2 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab4718770edfb1b9b96df7410a58f79b"/><section>
    <title>FSMC_PATT2_ATTSET2_0</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cde8c8360b22a3fb63615b4274653c9"/><section>
    <title>FSMC_PATT2_ATTSET2_1</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae80034b8760da9dd1faaf7e326b6002a"/><section>
    <title>FSMC_PATT2_ATTSET2_2</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11924ff951b3e939d2d20807901a82bf"/><section>
    <title>FSMC_PATT2_ATTSET2_3</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1b81efbb998d5e86685075396fd83b0"/><section>
    <title>FSMC_PATT2_ATTSET2_4</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e89896b03049ad636484b44c7ecd670"/><section>
    <title>FSMC_PATT2_ATTSET2_5</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac751391f5acb1f3229ca65a3424d316d"/><section>
    <title>FSMC_PATT2_ATTSET2_6</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb0f3115642332e5aef5cfa1b6b719d8"/><section>
    <title>FSMC_PATT2_ATTSET2_7</title>
<indexterm><primary>FSMC_PATT2_ATTSET2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTSET2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTSET2_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fda97184969b04e909ac97d31da48e6"/><section>
    <title>FSMC_PATT2_ATTWAIT2</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>ATTWAIT2[7:0] bits (Attribute memory 2 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf43a2874230fbe9b87f9495a736b9363"/><section>
    <title>FSMC_PATT2_ATTWAIT2_0</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad30fbb45343ced8deb9bbc062dba46b"/><section>
    <title>FSMC_PATT2_ATTWAIT2_1</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae78c7794f66cd2063464ab2e6ef2bd07"/><section>
    <title>FSMC_PATT2_ATTWAIT2_2</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82c2de9009c75560a342122937b25853"/><section>
    <title>FSMC_PATT2_ATTWAIT2_3</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae80b6a2fc197435f6b50b4ba035fb5fe"/><section>
    <title>FSMC_PATT2_ATTWAIT2_4</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac924773c5fcbee73186600247618d10b"/><section>
    <title>FSMC_PATT2_ATTWAIT2_5</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70b22c0b9a32e473f0eb56952ba58d95"/><section>
    <title>FSMC_PATT2_ATTWAIT2_6</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ade8feb15ddcef159ccf3ff55fb0c24"/><section>
    <title>FSMC_PATT2_ATTWAIT2_7</title>
<indexterm><primary>FSMC_PATT2_ATTWAIT2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT2_ATTWAIT2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT2_ATTWAIT2_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea9d34b131aa7db353eef060ca37788c"/><section>
    <title>FSMC_PATT3_ATTHIZ3</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bc6736af23f6f033568e0085cd19964"/><section>
    <title>FSMC_PATT3_ATTHIZ3_0</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41270d0ae8670f39b886b49e47e8195b"/><section>
    <title>FSMC_PATT3_ATTHIZ3_1</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga988ec453492aafacf205895c5398caf2"/><section>
    <title>FSMC_PATT3_ATTHIZ3_2</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48885375147c060687bbccc6a234ce39"/><section>
    <title>FSMC_PATT3_ATTHIZ3_3</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ea193881223470d7b6a6ca3e3474a84"/><section>
    <title>FSMC_PATT3_ATTHIZ3_4</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ab1f4cb68cfb8717d2b29e3a84987b1"/><section>
    <title>FSMC_PATT3_ATTHIZ3_5</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44fd348b342ec248b821123f3310f475"/><section>
    <title>FSMC_PATT3_ATTHIZ3_6</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ff1a3acc9bbab229000d48845ea1863"/><section>
    <title>FSMC_PATT3_ATTHIZ3_7</title>
<indexterm><primary>FSMC_PATT3_ATTHIZ3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHIZ3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHIZ3_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3a2e634d0f5e3c9716c0910e1efda60"/><section>
    <title>FSMC_PATT3_ATTHOLD3</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>ATTHOLD3[7:0] bits (Attribute memory 3 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad34a9f1b84d670c4132c56fa30ca26f0"/><section>
    <title>FSMC_PATT3_ATTHOLD3_0</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b2ed392d654694fc330c6721bed5728"/><section>
    <title>FSMC_PATT3_ATTHOLD3_1</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga679d3ea50788981dac810ec62bc372f0"/><section>
    <title>FSMC_PATT3_ATTHOLD3_2</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75d74cf52f238826e87d3a3c27b52acc"/><section>
    <title>FSMC_PATT3_ATTHOLD3_3</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8d656d40279e1655a6682dcc2762e92"/><section>
    <title>FSMC_PATT3_ATTHOLD3_4</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafee75f2fcf37e20e983732f258f85371"/><section>
    <title>FSMC_PATT3_ATTHOLD3_5</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga777b93e1e3c802ede605644d3ff3bba7"/><section>
    <title>FSMC_PATT3_ATTHOLD3_6</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39acada8d54a7a14d3838d042397bd74"/><section>
    <title>FSMC_PATT3_ATTHOLD3_7</title>
<indexterm><primary>FSMC_PATT3_ATTHOLD3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTHOLD3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTHOLD3_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0487c57e948411f16c3a35927e60dd5"/><section>
    <title>FSMC_PATT3_ATTSET3</title>
<indexterm><primary>FSMC_PATT3_ATTSET3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>ATTSET3[7:0] bits (Attribute memory 3 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e68a5b1bb5996422eac084d586359d4"/><section>
    <title>FSMC_PATT3_ATTSET3_0</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d8bd09ad36ab8cae67f87cb930ea428"/><section>
    <title>FSMC_PATT3_ATTSET3_1</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29b9389601899ce2731c612ad05d9a96"/><section>
    <title>FSMC_PATT3_ATTSET3_2</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97893656a7b65ec5420382de0b264a11"/><section>
    <title>FSMC_PATT3_ATTSET3_3</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a6993a1cc304b9300bdc365c2827d43"/><section>
    <title>FSMC_PATT3_ATTSET3_4</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cf65f61ce823183c3866607cab6bd09"/><section>
    <title>FSMC_PATT3_ATTSET3_5</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2d5a3dd16094a6279766692694aa16b"/><section>
    <title>FSMC_PATT3_ATTSET3_6</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7668853b7956cdb13fd73ed10faf4526"/><section>
    <title>FSMC_PATT3_ATTSET3_7</title>
<indexterm><primary>FSMC_PATT3_ATTSET3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTSET3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTSET3_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8aaf4c77a663cab07ac6c365a271599"/><section>
    <title>FSMC_PATT3_ATTWAIT3</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>ATTWAIT3[7:0] bits (Attribute memory 3 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5c5500a07e7885de5c372c55f147836"/><section>
    <title>FSMC_PATT3_ATTWAIT3_0</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddddbd0a403b2aeefcfdb28a7da56bf0"/><section>
    <title>FSMC_PATT3_ATTWAIT3_1</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac34cbe7e282e1074e6c4b9645e48db2f"/><section>
    <title>FSMC_PATT3_ATTWAIT3_2</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga771f2a5acde98a9760eb8a1338f416a3"/><section>
    <title>FSMC_PATT3_ATTWAIT3_3</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bcc944836a379b2b878d5129ff94ddb"/><section>
    <title>FSMC_PATT3_ATTWAIT3_4</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf722482193ca6a1bf90f17af567e019"/><section>
    <title>FSMC_PATT3_ATTWAIT3_5</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2cc3ce135f309f7574f0c3d1a0ffe88"/><section>
    <title>FSMC_PATT3_ATTWAIT3_6</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa66342cc1db5dcad99153b5a2f22140e"/><section>
    <title>FSMC_PATT3_ATTWAIT3_7</title>
<indexterm><primary>FSMC_PATT3_ATTWAIT3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT3_ATTWAIT3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT3_ATTWAIT3_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35948e4e9e5ce9d674e9e70ca2aeafe3"/><section>
    <title>FSMC_PATT4_ATTHIZ4</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b746d7b655f6379af4dd4d5ba842492"/><section>
    <title>FSMC_PATT4_ATTHIZ4_0</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2dd87929111fc0c888dd7c311f8eba3"/><section>
    <title>FSMC_PATT4_ATTHIZ4_1</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga353c0709e22a06998f05b908a597f525"/><section>
    <title>FSMC_PATT4_ATTHIZ4_2</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa777a5d42ac1e36044d7b18ffdd61a21"/><section>
    <title>FSMC_PATT4_ATTHIZ4_3</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65c1778d08bfe2a40961f6acf023b9d4"/><section>
    <title>FSMC_PATT4_ATTHIZ4_4</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaadb7001986c9a4c28052b46657ad7a7e"/><section>
    <title>FSMC_PATT4_ATTHIZ4_5</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa11a8d896354bd1c6645ac096db8e065"/><section>
    <title>FSMC_PATT4_ATTHIZ4_6</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a054f48705ec3fef0686c576f414f29"/><section>
    <title>FSMC_PATT4_ATTHIZ4_7</title>
<indexterm><primary>FSMC_PATT4_ATTHIZ4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHIZ4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bf06c395d55c775b4fbe202bac517a6"/><section>
    <title>FSMC_PATT4_ATTHOLD4</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>ATTHOLD4[7:0] bits (Attribute memory 4 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5c97b102bd1f2b61dcfb793c0d61d66"/><section>
    <title>FSMC_PATT4_ATTHOLD4_0</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga738c8d87ebcdff68725a54ff7f39675d"/><section>
    <title>FSMC_PATT4_ATTHOLD4_1</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d9610198e4710ca394e3aeb32aa229f"/><section>
    <title>FSMC_PATT4_ATTHOLD4_2</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd14059e9f658f37b3a1f18786395717"/><section>
    <title>FSMC_PATT4_ATTHOLD4_3</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a39fa40e2d4990097e31b47ad85283a"/><section>
    <title>FSMC_PATT4_ATTHOLD4_4</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga239e412f20305d58416f10a79e253a87"/><section>
    <title>FSMC_PATT4_ATTHOLD4_5</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff1aac62acdf71077ee4a9e8e9e6d2d6"/><section>
    <title>FSMC_PATT4_ATTHOLD4_6</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga836fd2ad42b0c9f6d0eb651589d04123"/><section>
    <title>FSMC_PATT4_ATTHOLD4_7</title>
<indexterm><primary>FSMC_PATT4_ATTHOLD4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTHOLD4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f4d8fb0d47b4a3fddf55c2532dd3159"/><section>
    <title>FSMC_PATT4_ATTSET4</title>
<indexterm><primary>FSMC_PATT4_ATTSET4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>ATTSET4[7:0] bits (Attribute memory 4 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1dac8bcf03610eb2d43b557f4d81532a"/><section>
    <title>FSMC_PATT4_ATTSET4_0</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac2576c2a95871cbf9babd0778372571"/><section>
    <title>FSMC_PATT4_ATTSET4_1</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88e760bbe9714ac07f381de3af0abc36"/><section>
    <title>FSMC_PATT4_ATTSET4_2</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b472fd4848733a921998f0305b5bc02"/><section>
    <title>FSMC_PATT4_ATTSET4_3</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7d0c69190a0d78fedc875c3dc6b9037"/><section>
    <title>FSMC_PATT4_ATTSET4_4</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga168c6f16be9721a5ea0e31230bd1939b"/><section>
    <title>FSMC_PATT4_ATTSET4_5</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72fe744c036b2acc4fff8733ac48b0ae"/><section>
    <title>FSMC_PATT4_ATTSET4_6</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4529b17de7cb4eeeff25496620978adc"/><section>
    <title>FSMC_PATT4_ATTSET4_7</title>
<indexterm><primary>FSMC_PATT4_ATTSET4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTSET4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01edeaedc31867997a188fa89cab2ec0"/><section>
    <title>FSMC_PATT4_ATTWAIT4</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>ATTWAIT4[7:0] bits (Attribute memory 4 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5da7db34cd23f3126f224a0b845a66a8"/><section>
    <title>FSMC_PATT4_ATTWAIT4_0</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14644aa2ed55afe2094015d74843a994"/><section>
    <title>FSMC_PATT4_ATTWAIT4_1</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1023d5ae8fab70e7fdfbaff4ed46657"/><section>
    <title>FSMC_PATT4_ATTWAIT4_2</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga906c9684ffcd8f0f9222cbfd0e21885a"/><section>
    <title>FSMC_PATT4_ATTWAIT4_3</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8d341a7448f645a2f849e591515f020"/><section>
    <title>FSMC_PATT4_ATTWAIT4_4</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf278272c5fdaa8fa7c84e1c095690632"/><section>
    <title>FSMC_PATT4_ATTWAIT4_5</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3126347e126717a761af0b6e44b9d72d"/><section>
    <title>FSMC_PATT4_ATTWAIT4_6</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34afb78710ca450ac7065f0bc263075c"/><section>
    <title>FSMC_PATT4_ATTWAIT4_7</title>
<indexterm><primary>FSMC_PATT4_ATTWAIT4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PATT4_ATTWAIT4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PATT4_ATTWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa528d578aec8bc0f77a2550d4e48438"/><section>
    <title>FSMC_PCR2_ECCEN</title>
<indexterm><primary>FSMC_PCR2_ECCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_ECCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>ECC computation logic enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2adbc7b4149193452b69bc55a968cd1"/><section>
    <title>FSMC_PCR2_ECCPS</title>
<indexterm><primary>FSMC_PCR2_ECCPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_ECCPS</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</computeroutput></para>
<para>ECCPS[1:0] bits (ECC page size) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0e06e76b0dd7cc1f6b765b4c3ecfacb"/><section>
    <title>FSMC_PCR2_ECCPS_0</title>
<indexterm><primary>FSMC_PCR2_ECCPS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_ECCPS_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b947299d05921085b531f12db860f41"/><section>
    <title>FSMC_PCR2_ECCPS_1</title>
<indexterm><primary>FSMC_PCR2_ECCPS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_ECCPS_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga199db72eae8707aba0b22ff18bd8bcd0"/><section>
    <title>FSMC_PCR2_ECCPS_2</title>
<indexterm><primary>FSMC_PCR2_ECCPS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_ECCPS_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a2bfd8de14f8c726439ba8f494b38a1"/><section>
    <title>FSMC_PCR2_PBKEN</title>
<indexterm><primary>FSMC_PCR2_PBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>PC Card/NAND Flash memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga175ab8f61bbc0bb5692fb62691db1ce3"/><section>
    <title>FSMC_PCR2_PTYP</title>
<indexterm><primary>FSMC_PCR2_PTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Memory type </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26f3ae80c9bbede6929c20004804476d"/><section>
    <title>FSMC_PCR2_PWAITEN</title>
<indexterm><primary>FSMC_PCR2_PWAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PWAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Wait feature enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga656155275dc1c2f690687d07717e017a"/><section>
    <title>FSMC_PCR2_PWID</title>
<indexterm><primary>FSMC_PCR2_PWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PWID</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>PWID[1:0] bits (NAND Flash databus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae36f67be67a473c318fa937246c6de17"/><section>
    <title>FSMC_PCR2_PWID_0</title>
<indexterm><primary>FSMC_PCR2_PWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6180d3899a37f7e518b1e4b8bf935baa"/><section>
    <title>FSMC_PCR2_PWID_1</title>
<indexterm><primary>FSMC_PCR2_PWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_PWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6513b62e23afdbadc4b25697378a0f2"/><section>
    <title>FSMC_PCR2_TAR</title>
<indexterm><primary>FSMC_PCR2_TAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TAR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</computeroutput></para>
<para>TAR[3:0] bits (ALE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd7e456c24f5978e8cb1078c633f0d23"/><section>
    <title>FSMC_PCR2_TAR_0</title>
<indexterm><primary>FSMC_PCR2_TAR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TAR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f0b2191750ab21af10f009e1a97ca13"/><section>
    <title>FSMC_PCR2_TAR_1</title>
<indexterm><primary>FSMC_PCR2_TAR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TAR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3de27b9eb559156b7ed87407206b7a17"/><section>
    <title>FSMC_PCR2_TAR_2</title>
<indexterm><primary>FSMC_PCR2_TAR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TAR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c70f852bb8809e8ea4800a7dd616266"/><section>
    <title>FSMC_PCR2_TAR_3</title>
<indexterm><primary>FSMC_PCR2_TAR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TAR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4f2c6c5ed8cd459a0822c35ea9e6800"/><section>
    <title>FSMC_PCR2_TCLR</title>
<indexterm><primary>FSMC_PCR2_TCLR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TCLR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</computeroutput></para>
<para>TCLR[3:0] bits (CLE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1edc7eec1b5a76a851175e5a7caa6c5c"/><section>
    <title>FSMC_PCR2_TCLR_0</title>
<indexterm><primary>FSMC_PCR2_TCLR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TCLR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8baae9949bd0f294a698721da24808f"/><section>
    <title>FSMC_PCR2_TCLR_1</title>
<indexterm><primary>FSMC_PCR2_TCLR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TCLR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01ba36d067efffcfe5ecea3af1411675"/><section>
    <title>FSMC_PCR2_TCLR_2</title>
<indexterm><primary>FSMC_PCR2_TCLR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TCLR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4999b81ed8783cca5f3b25500183ff9a"/><section>
    <title>FSMC_PCR2_TCLR_3</title>
<indexterm><primary>FSMC_PCR2_TCLR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR2_TCLR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR2_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga723c4c8c3b97cd1ce18c3b5c888e5b4e"/><section>
    <title>FSMC_PCR3_ECCEN</title>
<indexterm><primary>FSMC_PCR3_ECCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_ECCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>ECC computation logic enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8d92853ca6f97f72682c2f53f686998"/><section>
    <title>FSMC_PCR3_ECCPS</title>
<indexterm><primary>FSMC_PCR3_ECCPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_ECCPS</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</computeroutput></para>
<para>ECCPS[2:0] bits (ECC page size) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga506daa911151e1b9de3ed2b5030d1a5a"/><section>
    <title>FSMC_PCR3_ECCPS_0</title>
<indexterm><primary>FSMC_PCR3_ECCPS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_ECCPS_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6403c557bd93b5297fa7fbbf8dc49cc9"/><section>
    <title>FSMC_PCR3_ECCPS_1</title>
<indexterm><primary>FSMC_PCR3_ECCPS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_ECCPS_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf041e921fb9af07e9c709d79bbfaec89"/><section>
    <title>FSMC_PCR3_ECCPS_2</title>
<indexterm><primary>FSMC_PCR3_ECCPS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_ECCPS_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac1334587ebb2f313078aab2c2f76cf7"/><section>
    <title>FSMC_PCR3_PBKEN</title>
<indexterm><primary>FSMC_PCR3_PBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>PC Card/NAND Flash memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade562589d0572ba223d2f6df265fe5b8"/><section>
    <title>FSMC_PCR3_PTYP</title>
<indexterm><primary>FSMC_PCR3_PTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Memory type </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae3f15324eb8692ddf3f294f358b1d8c"/><section>
    <title>FSMC_PCR3_PWAITEN</title>
<indexterm><primary>FSMC_PCR3_PWAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PWAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Wait feature enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac6f9b4e4449f105aa9bd3630f0466b9f"/><section>
    <title>FSMC_PCR3_PWID</title>
<indexterm><primary>FSMC_PCR3_PWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PWID</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>PWID[1:0] bits (NAND Flash databus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae07191f4d5e3c3ec38b271b30cd1ee07"/><section>
    <title>FSMC_PCR3_PWID_0</title>
<indexterm><primary>FSMC_PCR3_PWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8819a742324c0523f3dc6b8959bcdd5"/><section>
    <title>FSMC_PCR3_PWID_1</title>
<indexterm><primary>FSMC_PCR3_PWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_PWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga199c4b0e690f0da0de46e372183da642"/><section>
    <title>FSMC_PCR3_TAR</title>
<indexterm><primary>FSMC_PCR3_TAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TAR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</computeroutput></para>
<para>TAR[3:0] bits (ALE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada0f17bcc683a5a6249348a63004e225"/><section>
    <title>FSMC_PCR3_TAR_0</title>
<indexterm><primary>FSMC_PCR3_TAR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TAR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4afb373f6f1cb1bedd653d8ea1dca78"/><section>
    <title>FSMC_PCR3_TAR_1</title>
<indexterm><primary>FSMC_PCR3_TAR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TAR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga597698c6059f70f61310456e83353738"/><section>
    <title>FSMC_PCR3_TAR_2</title>
<indexterm><primary>FSMC_PCR3_TAR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TAR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bd7aaf7ffcad9f4477ac4f2927a0912"/><section>
    <title>FSMC_PCR3_TAR_3</title>
<indexterm><primary>FSMC_PCR3_TAR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TAR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga478e4371d8baf2a0b2675b3113edb071"/><section>
    <title>FSMC_PCR3_TCLR</title>
<indexterm><primary>FSMC_PCR3_TCLR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TCLR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</computeroutput></para>
<para>TCLR[3:0] bits (CLE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadedb0d10b5b53656dc152b9264faffbd"/><section>
    <title>FSMC_PCR3_TCLR_0</title>
<indexterm><primary>FSMC_PCR3_TCLR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TCLR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5536285f03b1732aed999d20c0e25aa"/><section>
    <title>FSMC_PCR3_TCLR_1</title>
<indexterm><primary>FSMC_PCR3_TCLR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TCLR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7d40ba9c0f0da58948ee2cc546b634c"/><section>
    <title>FSMC_PCR3_TCLR_2</title>
<indexterm><primary>FSMC_PCR3_TCLR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TCLR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63f96a640afa85d7521b05458f590a19"/><section>
    <title>FSMC_PCR3_TCLR_3</title>
<indexterm><primary>FSMC_PCR3_TCLR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR3_TCLR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR3_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga646509f8bebb0d662c730ed4cabe741f"/><section>
    <title>FSMC_PCR4_ECCEN</title>
<indexterm><primary>FSMC_PCR4_ECCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_ECCEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_ECCEN&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>ECC computation logic enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2308baba97f307b8beb6239702471038"/><section>
    <title>FSMC_PCR4_ECCPS</title>
<indexterm><primary>FSMC_PCR4_ECCPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_ECCPS</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_ECCPS&#160;&#160;&#160;((uint32_t)0x000E0000)</computeroutput></para>
<para>ECCPS[2:0] bits (ECC page size) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76514698225c0734c1e9be46b6dbd298"/><section>
    <title>FSMC_PCR4_ECCPS_0</title>
<indexterm><primary>FSMC_PCR4_ECCPS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_ECCPS_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_ECCPS_0&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c43076003bbf01f95765125e19ab94d"/><section>
    <title>FSMC_PCR4_ECCPS_1</title>
<indexterm><primary>FSMC_PCR4_ECCPS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_ECCPS_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_ECCPS_1&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4ba96304e6618d4eb7672cdc3bd8f01"/><section>
    <title>FSMC_PCR4_ECCPS_2</title>
<indexterm><primary>FSMC_PCR4_ECCPS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_ECCPS_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_ECCPS_2&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f4a72bae5da27f8da23c13a54fe9622"/><section>
    <title>FSMC_PCR4_PBKEN</title>
<indexterm><primary>FSMC_PCR4_PBKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PBKEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PBKEN&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>PC Card/NAND Flash memory bank enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe2d6f4e9bdef35436d521ebbdca5e40"/><section>
    <title>FSMC_PCR4_PTYP</title>
<indexterm><primary>FSMC_PCR4_PTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PTYP</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PTYP&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Memory type </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab07ce7c785eb296a615b2c50415de21b"/><section>
    <title>FSMC_PCR4_PWAITEN</title>
<indexterm><primary>FSMC_PCR4_PWAITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PWAITEN</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PWAITEN&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Wait feature enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9486b2b7346570ecc5715f1d551c168a"/><section>
    <title>FSMC_PCR4_PWID</title>
<indexterm><primary>FSMC_PCR4_PWID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PWID</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PWID&#160;&#160;&#160;((uint32_t)0x00000030)</computeroutput></para>
<para>PWID[1:0] bits (NAND Flash databus width) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0995cb320e6293ea435df275ce67359f"/><section>
    <title>FSMC_PCR4_PWID_0</title>
<indexterm><primary>FSMC_PCR4_PWID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PWID_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PWID_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b6be32b3844a299a2c92089e81e27e9"/><section>
    <title>FSMC_PCR4_PWID_1</title>
<indexterm><primary>FSMC_PCR4_PWID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_PWID_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_PWID_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c583f305906f19b15ce3dc177fa21bd"/><section>
    <title>FSMC_PCR4_TAR</title>
<indexterm><primary>FSMC_PCR4_TAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TAR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TAR&#160;&#160;&#160;((uint32_t)0x0001E000)</computeroutput></para>
<para>TAR[3:0] bits (ALE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62fe4ede4c658b788596e8ea6f325c9f"/><section>
    <title>FSMC_PCR4_TAR_0</title>
<indexterm><primary>FSMC_PCR4_TAR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TAR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TAR_0&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a9958cbf815ac97c3500a46aaf573f5"/><section>
    <title>FSMC_PCR4_TAR_1</title>
<indexterm><primary>FSMC_PCR4_TAR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TAR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TAR_1&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga669e16ecd48c92f65bd66f2da63fe53f"/><section>
    <title>FSMC_PCR4_TAR_2</title>
<indexterm><primary>FSMC_PCR4_TAR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TAR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TAR_2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad298ef64d36721696517ed0d4ac12d32"/><section>
    <title>FSMC_PCR4_TAR_3</title>
<indexterm><primary>FSMC_PCR4_TAR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TAR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TAR_3&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c7164974019263cacbc7dda2fc14126"/><section>
    <title>FSMC_PCR4_TCLR</title>
<indexterm><primary>FSMC_PCR4_TCLR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TCLR</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TCLR&#160;&#160;&#160;((uint32_t)0x00001E00)</computeroutput></para>
<para>TCLR[3:0] bits (CLE to RE delay) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0dd78ad0c755190a69b37ebac75a11dd"/><section>
    <title>FSMC_PCR4_TCLR_0</title>
<indexterm><primary>FSMC_PCR4_TCLR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TCLR_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TCLR_0&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0ea2e2287999d3c7d6583aab492514d"/><section>
    <title>FSMC_PCR4_TCLR_1</title>
<indexterm><primary>FSMC_PCR4_TCLR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TCLR_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TCLR_1&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34dd56ee892fc187e105e4d820ce3b9a"/><section>
    <title>FSMC_PCR4_TCLR_2</title>
<indexterm><primary>FSMC_PCR4_TCLR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TCLR_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TCLR_2&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eb8dc60a469cfa96b3b3b7fad25ac92"/><section>
    <title>FSMC_PCR4_TCLR_3</title>
<indexterm><primary>FSMC_PCR4_TCLR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PCR4_TCLR_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PCR4_TCLR_3&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cce93379430df64fd697ad772bc477d"/><section>
    <title>FSMC_PIO4_IOHIZ4</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>IOHIZ4[7:0] bits (I/O 4 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf3b5c59e3eb4e259ddb722b1e536e5c"/><section>
    <title>FSMC_PIO4_IOHIZ4_0</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e8c66264d4ec7b69de613cb528cfee2"/><section>
    <title>FSMC_PIO4_IOHIZ4_1</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab943b8acd274a8892e691ffab36a6a21"/><section>
    <title>FSMC_PIO4_IOHIZ4_2</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4184c40fd57a850605ac12c73553b6ba"/><section>
    <title>FSMC_PIO4_IOHIZ4_3</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f966bdf26f7fa0f52076438219df7ee"/><section>
    <title>FSMC_PIO4_IOHIZ4_4</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ba68883e73a331543a2990a76d1e91a"/><section>
    <title>FSMC_PIO4_IOHIZ4_5</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b2c084a1dfbf7fb7bd922faa48bad8a"/><section>
    <title>FSMC_PIO4_IOHIZ4_6</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc8aef29e6eaecd3ff2c13bae143b8b4"/><section>
    <title>FSMC_PIO4_IOHIZ4_7</title>
<indexterm><primary>FSMC_PIO4_IOHIZ4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHIZ4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab55064df0d9fab8a072da6baa7b85878"/><section>
    <title>FSMC_PIO4_IOHOLD4</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>IOHOLD4[7:0] bits (I/O 4 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc1a288b385fcf83bfa95da479d387a4"/><section>
    <title>FSMC_PIO4_IOHOLD4_0</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga402d7221ee27ce71d1b8bb18539d8307"/><section>
    <title>FSMC_PIO4_IOHOLD4_1</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga274c5b835ec95c97c4f1c6ebbf72a096"/><section>
    <title>FSMC_PIO4_IOHOLD4_2</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga519b9b4ae5b136769278eb98eb10c3a6"/><section>
    <title>FSMC_PIO4_IOHOLD4_3</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2d013be2823d9ea9b81f8f76331c11d"/><section>
    <title>FSMC_PIO4_IOHOLD4_4</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a14c965f1ff993e0976aaefe638e2f6"/><section>
    <title>FSMC_PIO4_IOHOLD4_5</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49411f21445032ad8eaca19e89d204bc"/><section>
    <title>FSMC_PIO4_IOHOLD4_6</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga323dcc3be986d57d14b794cca0038953"/><section>
    <title>FSMC_PIO4_IOHOLD4_7</title>
<indexterm><primary>FSMC_PIO4_IOHOLD4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOHOLD4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf14b77f09f496a1325b5384eef54dd4a"/><section>
    <title>FSMC_PIO4_IOSET4</title>
<indexterm><primary>FSMC_PIO4_IOSET4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>IOSET4[7:0] bits (I/O 4 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29c07a816f3065ae0c9287b6e3e0e967"/><section>
    <title>FSMC_PIO4_IOSET4_0</title>
<indexterm><primary>FSMC_PIO4_IOSET4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac31898a52e172935f354819c50d3ef8d"/><section>
    <title>FSMC_PIO4_IOSET4_1</title>
<indexterm><primary>FSMC_PIO4_IOSET4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf35797347825725faef495c676269927"/><section>
    <title>FSMC_PIO4_IOSET4_2</title>
<indexterm><primary>FSMC_PIO4_IOSET4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae45109e3dcc3c3a15efd13eddffdd8c9"/><section>
    <title>FSMC_PIO4_IOSET4_3</title>
<indexterm><primary>FSMC_PIO4_IOSET4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga349e3a58f832fbc9de16955521355c29"/><section>
    <title>FSMC_PIO4_IOSET4_4</title>
<indexterm><primary>FSMC_PIO4_IOSET4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3304545838a6e20742b0203e0cb023a"/><section>
    <title>FSMC_PIO4_IOSET4_5</title>
<indexterm><primary>FSMC_PIO4_IOSET4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga800ab779078734ca86eedb6c9e77bc57"/><section>
    <title>FSMC_PIO4_IOSET4_6</title>
<indexterm><primary>FSMC_PIO4_IOSET4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e29b066726c486c6503d417d18904b1"/><section>
    <title>FSMC_PIO4_IOSET4_7</title>
<indexterm><primary>FSMC_PIO4_IOSET4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOSET4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga035a0645caab3851714123302dd0af1c"/><section>
    <title>FSMC_PIO4_IOWAIT4</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>IOWAIT4[7:0] bits (I/O 4 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb868a5bf3d33997c782f296440cabf7"/><section>
    <title>FSMC_PIO4_IOWAIT4_0</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa48c96fedf31c6ab444828d60e471da"/><section>
    <title>FSMC_PIO4_IOWAIT4_1</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga342e42235a123ea11544b1a230b07a75"/><section>
    <title>FSMC_PIO4_IOWAIT4_2</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c012d7c41f51516580766d6ac36d82f"/><section>
    <title>FSMC_PIO4_IOWAIT4_3</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5331b528505a31a2b39deca7a5ddba02"/><section>
    <title>FSMC_PIO4_IOWAIT4_4</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabbfbc377efde5170ac484795a0a4215"/><section>
    <title>FSMC_PIO4_IOWAIT4_5</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0be64ff24a6ccb7eef471ad2ad0e283b"/><section>
    <title>FSMC_PIO4_IOWAIT4_6</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e3fc1b8cfa57116c0521cafd7e733cc"/><section>
    <title>FSMC_PIO4_IOWAIT4_7</title>
<indexterm><primary>FSMC_PIO4_IOWAIT4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PIO4_IOWAIT4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PIO4_IOWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a7783e155a688bf79e68ebf570421c4"/><section>
    <title>FSMC_PMEM2_MEMHIZ2</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bb51ecefa94c1ab3b91c7a14705b8c8"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_0</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c0d8bf861d9918763b7391d4ad287b0"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_1</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaebd6a4457fa0ac4f1b98fdc58bef9999"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_2</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaded9a6b1b516fa2595988c84c5465f9b"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_3</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9b1831fb25422c7a126a7d029223394"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_4</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae828a4dde56e15f78ab156feeb329af9"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_5</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf5464a2e8aeec6eb06c58283168ef97"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_6</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c5ca1880a516478e1b8f1142066c004"/><section>
    <title>FSMC_PMEM2_MEMHIZ2_7</title>
<indexterm><primary>FSMC_PMEM2_MEMHIZ2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHIZ2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHIZ2_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad2c79ef9df8b619e93c15b506f4fd7d"/><section>
    <title>FSMC_PMEM2_MEMHOLD2</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>MEMHOLD2[7:0] bits (Common memory 2 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd16a720c69fcac1f6b798cf6f9bbb7e"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_0</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4630e2bdb842914d0f7b53d4ed610122"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_1</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf699fd414971d0c52159c21652f5e58"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_2</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3e1f50389b82f8737a12ef6d1683c4f"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_3</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_4</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cd7c5637824522c2bd0f2cd165ca218"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_5</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52ee3806d174025ab98d6c9148f17ae2"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_6</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1afae5788b827aebc3df92c74754b38"/><section>
    <title>FSMC_PMEM2_MEMHOLD2_7</title>
<indexterm><primary>FSMC_PMEM2_MEMHOLD2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMHOLD2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMHOLD2_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga50a34195ddb7ab7aebc2acac39b27536"/><section>
    <title>FSMC_PMEM2_MEMSET2</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>MEMSET2[7:0] bits (Common memory 2 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga529858550113070878ce680da0a6bf7d"/><section>
    <title>FSMC_PMEM2_MEMSET2_0</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28517c1f5aeded21b3f0326247b0bbe1"/><section>
    <title>FSMC_PMEM2_MEMSET2_1</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f59339df091ad8a00d75c32b335b711"/><section>
    <title>FSMC_PMEM2_MEMSET2_2</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7715c089272c9709e8f94590b46be609"/><section>
    <title>FSMC_PMEM2_MEMSET2_3</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31a0e44106c1ec87375054be15b1cb84"/><section>
    <title>FSMC_PMEM2_MEMSET2_4</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga221edf50060c5dad91de3c0b877fdbfc"/><section>
    <title>FSMC_PMEM2_MEMSET2_5</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dc6beefe3ea22a84dbc44fd30843778"/><section>
    <title>FSMC_PMEM2_MEMSET2_6</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae14181cbd85100c2b3b104525c42ee6c"/><section>
    <title>FSMC_PMEM2_MEMSET2_7</title>
<indexterm><primary>FSMC_PMEM2_MEMSET2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMSET2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMSET2_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7affee760cfe5d04a58bda9cd7fc5f72"/><section>
    <title>FSMC_PMEM2_MEMWAIT2</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>MEMWAIT2[7:0] bits (Common memory 2 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ee1c7f3347678dff204e6ac8c6eaf4f"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_0</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56de464fa3f895e75f0ec2ff3f9e1e1e"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_1</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga922a823292054746923fb13b8f4c1b5c"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_2</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44f9c0141f457b0ef0ff42c1645d7337"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_3</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d15645ffe422f3e35cc03efd93361cb"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_4</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga640d5866b22b11924b7e4c9bfc608624"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_5</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51d69f501306eae03db719cb52065b3c"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_6</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga127b0e01d15f1007cfa67247a99da26f"/><section>
    <title>FSMC_PMEM2_MEMWAIT2_7</title>
<indexterm><primary>FSMC_PMEM2_MEMWAIT2_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM2_MEMWAIT2_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM2_MEMWAIT2_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a77d54c66589f233792d30fc83e7f12"/><section>
    <title>FSMC_PMEM3_MEMHIZ3</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d8453ab8a7488ff13c681154bfd293c"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_0</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf023951ad4fd31a691cc26fc3c27ec46"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_1</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf8d790834161e0224c878cd8eab190e"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_2</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26daeb039123824e2de5fdd64cb3a1ff"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_3</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd06d96e44933ce665b2af8c2a4098e4"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_4</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef1254b2e2251da2b30aa297d1d0a1f8"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_5</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf33c72c5ab0747d587a801835cf1a897"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_6</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7304d0d28edd32a70be474e656fbf8e"/><section>
    <title>FSMC_PMEM3_MEMHIZ3_7</title>
<indexterm><primary>FSMC_PMEM3_MEMHIZ3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHIZ3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHIZ3_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8ef1e0f4db1e2792b0939f9058a149b"/><section>
    <title>FSMC_PMEM3_MEMHOLD3</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>MEMHOLD3[7:0] bits (Common memory 3 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1abd4698bb45c784b23b8d431eb90f1"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_0</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a93e71d784bdb1cd115805feac42d6b"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_1</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20a5443b5236e71b8dfe0620abffbd68"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_2</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b330eabb266b26cf6aa93b12bfe7b38"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_3</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac6d1864268bb87124d127d92e8db54dc"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_4</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8968569a91c0b5d6c456074ddfc98aa3"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_5</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf40967f9e19b41e2692b7fe1177b8629"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_6</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0da29e1e300e47aebb0bd47bf5f0563"/><section>
    <title>FSMC_PMEM3_MEMHOLD3_7</title>
<indexterm><primary>FSMC_PMEM3_MEMHOLD3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMHOLD3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMHOLD3_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf69ac574f9be3c11ada1e2dc4c3abe4f"/><section>
    <title>FSMC_PMEM3_MEMSET3</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>MEMSET3[7:0] bits (Common memory 3 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee68bc7ff3e4cf11c2ca826541858c6a"/><section>
    <title>FSMC_PMEM3_MEMSET3_0</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa10132605ec4a4be1ab48ee6b36080e"/><section>
    <title>FSMC_PMEM3_MEMSET3_1</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd867b06de7c7a49244b6a35570d2cd2"/><section>
    <title>FSMC_PMEM3_MEMSET3_2</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga292a8826723614aa2504a376f4a2e5d5"/><section>
    <title>FSMC_PMEM3_MEMSET3_3</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98703fee6465ba580b052ef76f2c63f2"/><section>
    <title>FSMC_PMEM3_MEMSET3_4</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaea28a64fc9a7e0df35826b4ec372361"/><section>
    <title>FSMC_PMEM3_MEMSET3_5</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea51bbe866574be10bdc1d2d16bb9810"/><section>
    <title>FSMC_PMEM3_MEMSET3_6</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga702eeb8c3930ea564af728cc3bb9044b"/><section>
    <title>FSMC_PMEM3_MEMSET3_7</title>
<indexterm><primary>FSMC_PMEM3_MEMSET3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMSET3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMSET3_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4243cb8b53a10143621872c0d0ed318b"/><section>
    <title>FSMC_PMEM3_MEMWAIT3</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>MEMWAIT3[7:0] bits (Common memory 3 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d8aad77f584d1c380b6d04d4984ac5"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_0</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacf4638838e3cf2dfa076ef795596967"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_1</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1c65a1027062f3fff04dfdd24c33e64"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_2</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae23146168ddc8e06defd6e75390dde1d"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_3</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79640d63c03f94bd4f38859c46bad820"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_4</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d36841fa1730bbbc825278cffd623f3"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_5</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bd34f98ee23b7a58ac63cd195c00d70"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_6</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f485579592b7fdf2e480523ee220418"/><section>
    <title>FSMC_PMEM3_MEMWAIT3_7</title>
<indexterm><primary>FSMC_PMEM3_MEMWAIT3_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM3_MEMWAIT3_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM3_MEMWAIT3_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b194500112e61e5dd41ded843bb08c6"/><section>
    <title>FSMC_PMEM4_MEMHIZ4</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4&#160;&#160;&#160;((uint32_t)0xFF000000)</computeroutput></para>
<para>MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9298e847d13d24cbe87a3c477af9f02c"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_0</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_0&#160;&#160;&#160;((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga591eb0822bbb91c4ba12f80d35424c4c"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_1</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_1&#160;&#160;&#160;((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6db858408154b3694bb1fdc995f7e069"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_2</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_2&#160;&#160;&#160;((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e38ef7ec628928bea867de00af9b206"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_3</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_3&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81a86c24f41bd5363793953df972d941"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_4</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_4&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08a6ec2df1aa20cfcfacaed7e60417a0"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_5</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_5&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga443fff9e0a661cce0d3fe96886eceb0b"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_6</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_6&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90cf92af2475f9f7cadbb9553225260d"/><section>
    <title>FSMC_PMEM4_MEMHIZ4_7</title>
<indexterm><primary>FSMC_PMEM4_MEMHIZ4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHIZ4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHIZ4_7&#160;&#160;&#160;((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5028f0c2a642b7faedf602f0b2c0d64c"/><section>
    <title>FSMC_PMEM4_MEMHOLD4</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4&#160;&#160;&#160;((uint32_t)0x00FF0000)</computeroutput></para>
<para>MEMHOLD4[7:0] bits (Common memory 4 hold time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf07eef15a372886fda3182f49e2e912e"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_0</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_0&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa05a691ca81b6fe6df07adb1c5142597"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_1</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_1&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaafd4f50c33f4ec69e878983fb6065c73"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_2</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_2&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3cf67d6699d41fc042aed2be6d6aef0"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_3</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_3&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga963acb8aef1a1e3f7f369421a3f9bfd9"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_4</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3ca8c6eb5fde2be7d38bde8aedb5522"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_5</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_5&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0352f9aa02c4037d690b516d7385d27"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_6</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_6&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga880aa86c933687f7565b7ab79776923e"/><section>
    <title>FSMC_PMEM4_MEMHOLD4_7</title>
<indexterm><primary>FSMC_PMEM4_MEMHOLD4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMHOLD4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMHOLD4_7&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b5cb5385ce2cef772ee4493c25617aa"/><section>
    <title>FSMC_PMEM4_MEMSET4</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4&#160;&#160;&#160;((uint32_t)0x000000FF)</computeroutput></para>
<para>MEMSET4[7:0] bits (Common memory 4 setup time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6df1a1190522593b71da113c7ea8cfab"/><section>
    <title>FSMC_PMEM4_MEMSET4_0</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fa76a9c077f40e973df8fe6903c69c4"/><section>
    <title>FSMC_PMEM4_MEMSET4_1</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03ddc1ecb61313593976bf70aec06e9f"/><section>
    <title>FSMC_PMEM4_MEMSET4_2</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_2&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4280253a6049c7739c6b70a6d7940998"/><section>
    <title>FSMC_PMEM4_MEMSET4_3</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_3&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga153d7b557dc40b797f93bf5593808279"/><section>
    <title>FSMC_PMEM4_MEMSET4_4</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_4&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc8fc6eadc2e952227c121b6d6114834"/><section>
    <title>FSMC_PMEM4_MEMSET4_5</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_5&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaecce633b6da6db82000f1d39dc23bb3b"/><section>
    <title>FSMC_PMEM4_MEMSET4_6</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_6&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04c68698ff6f47551244ae5a26893059"/><section>
    <title>FSMC_PMEM4_MEMSET4_7</title>
<indexterm><primary>FSMC_PMEM4_MEMSET4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMSET4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMSET4_7&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9673f81abf15ad70d09520db9ddfc58d"/><section>
    <title>FSMC_PMEM4_MEMWAIT4</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4&#160;&#160;&#160;((uint32_t)0x0000FF00)</computeroutput></para>
<para>MEMWAIT4[7:0] bits (Common memory 4 wait time) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c88b294c963e5be76da4bf3048af411"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_0</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_0</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24d45891fa0a503d81f68f62f5fd18e5"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_1</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_1</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1fa35a7722b6339a7cef85b5be2280d"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_2</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_2</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga929f7f1066e3f2d69c72126615d06cb0"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_3</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_3</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5282e3d9205f778b67ef00c27beb2918"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_4</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_4</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1eed44a0b89a9f14b08c4ab2578ca5cc"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_5</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_5</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2429913d3b7993dfda75413f0a72bf4"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_6</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_6</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga247eb296ad16d1c7f2ebea0ca85619f9"/><section>
    <title>FSMC_PMEM4_MEMWAIT4_7</title>
<indexterm><primary>FSMC_PMEM4_MEMWAIT4_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_PMEM4_MEMWAIT4_7</secondary></indexterm>
<para><computeroutput>#define FSMC_PMEM4_MEMWAIT4_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ae2e544a4a515303f49815cdbd5ebbb"/><section>
    <title>FSMC_SR2_FEMPT</title>
<indexterm><primary>FSMC_SR2_FEMPT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_FEMPT</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>FIFO empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga755c088c58b27f79108675f56ea9d196"/><section>
    <title>FSMC_SR2_IFEN</title>
<indexterm><primary>FSMC_SR2_IFEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_IFEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_IFEN&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Interrupt Falling Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6492ad6afe175283d07de38978936dc"/><section>
    <title>FSMC_SR2_IFS</title>
<indexterm><primary>FSMC_SR2_IFS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_IFS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_IFS&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Interrupt Falling Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e9df0edd35d0ad6a35ff3a3b045b47c"/><section>
    <title>FSMC_SR2_ILEN</title>
<indexterm><primary>FSMC_SR2_ILEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_ILEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_ILEN&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Interrupt Level detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga664d6e1440c12e76dfa34f716af85ed1"/><section>
    <title>FSMC_SR2_ILS</title>
<indexterm><primary>FSMC_SR2_ILS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_ILS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_ILS&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Interrupt Level status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3216bd665a118239e6ef0b58ec5e8a8e"/><section>
    <title>FSMC_SR2_IREN</title>
<indexterm><primary>FSMC_SR2_IREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_IREN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_IREN&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Interrupt Rising Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19f1b90b2da89b68aa754d0a89d60de9"/><section>
    <title>FSMC_SR2_IRS</title>
<indexterm><primary>FSMC_SR2_IRS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR2_IRS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR2_IRS&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Interrupt Rising Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga230562cf231dc79cd9354933b39ae7de"/><section>
    <title>FSMC_SR3_FEMPT</title>
<indexterm><primary>FSMC_SR3_FEMPT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_FEMPT</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>FIFO empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7355e5368013759dbfabfec8b609ca8"/><section>
    <title>FSMC_SR3_IFEN</title>
<indexterm><primary>FSMC_SR3_IFEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_IFEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_IFEN&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Interrupt Falling Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafadff6b6f9e6430ada2f56bc9921dd7d"/><section>
    <title>FSMC_SR3_IFS</title>
<indexterm><primary>FSMC_SR3_IFS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_IFS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_IFS&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Interrupt Falling Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86ac8f1f9f99c81a26fb54b597b57f12"/><section>
    <title>FSMC_SR3_ILEN</title>
<indexterm><primary>FSMC_SR3_ILEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_ILEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_ILEN&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Interrupt Level detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9803b4ab5b8cce213a80abc11c751d21"/><section>
    <title>FSMC_SR3_ILS</title>
<indexterm><primary>FSMC_SR3_ILS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_ILS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_ILS&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Interrupt Level status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12baad15533ecbc57db95ea4939bc782"/><section>
    <title>FSMC_SR3_IREN</title>
<indexterm><primary>FSMC_SR3_IREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_IREN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_IREN&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Interrupt Rising Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad929e4a8c1fdb49ee6f690121336afea"/><section>
    <title>FSMC_SR3_IRS</title>
<indexterm><primary>FSMC_SR3_IRS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR3_IRS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR3_IRS&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Interrupt Rising Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae7081cdf26e75bccfac1b6a29c04124"/><section>
    <title>FSMC_SR4_FEMPT</title>
<indexterm><primary>FSMC_SR4_FEMPT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_FEMPT</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_FEMPT&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>FIFO empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf97394e42be634cb441204f6bfffb504"/><section>
    <title>FSMC_SR4_IFEN</title>
<indexterm><primary>FSMC_SR4_IFEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_IFEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_IFEN&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Interrupt Falling Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1e7d71b32a0b70d772fbdc85f7053fc"/><section>
    <title>FSMC_SR4_IFS</title>
<indexterm><primary>FSMC_SR4_IFS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_IFS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_IFS&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Interrupt Falling Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9b8d7c7b68723a4ef01843d547d95bc"/><section>
    <title>FSMC_SR4_ILEN</title>
<indexterm><primary>FSMC_SR4_ILEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_ILEN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_ILEN&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Interrupt Level detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e19feccd1553911d08be673c4af72ad"/><section>
    <title>FSMC_SR4_ILS</title>
<indexterm><primary>FSMC_SR4_ILS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_ILS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_ILS&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Interrupt Level status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f5f17d22e07bb6674cbd68740b9708a"/><section>
    <title>FSMC_SR4_IREN</title>
<indexterm><primary>FSMC_SR4_IREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_IREN</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_IREN&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Interrupt Rising Edge detection Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga163f7143d51b516af0d46b142222957f"/><section>
    <title>FSMC_SR4_IRS</title>
<indexterm><primary>FSMC_SR4_IRS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FSMC_SR4_IRS</secondary></indexterm>
<para><computeroutput>#define FSMC_SR4_IRS&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Interrupt Rising Edge status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"/><section>
    <title>I2C_CCR_CCR</title>
<indexterm><primary>I2C_CCR_CCR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_CCR</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_CCR&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Clock Control Register in Fast/Standard mode (Master mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5"/><section>
    <title>I2C_CCR_DUTY</title>
<indexterm><primary>I2C_CCR_DUTY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_DUTY</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_DUTY&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Fast Mode Duty Cycle </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def"/><section>
    <title>I2C_CCR_FS</title>
<indexterm><primary>I2C_CCR_FS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_FS</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_FS&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>I2C Master Mode Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d"/><section>
    <title>I2C_CR1_ACK</title>
<indexterm><primary>I2C_CR1_ACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ACK</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ACK&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Acknowledge Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c"/><section>
    <title>I2C_CR1_ALERT</title>
<indexterm><primary>I2C_CR1_ALERT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ALERT</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ALERT&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>SMBus Alert </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac"/><section>
    <title>I2C_CR1_ENARP</title>
<indexterm><primary>I2C_CR1_ENARP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENARP</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENARP&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>ARP Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912"/><section>
    <title>I2C_CR1_ENGC</title>
<indexterm><primary>I2C_CR1_ENGC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENGC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENGC&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>General Call Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42"/><section>
    <title>I2C_CR1_ENPEC</title>
<indexterm><primary>I2C_CR1_ENPEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENPEC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENPEC&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PEC Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c"/><section>
    <title>I2C_CR1_NOSTRETCH</title>
<indexterm><primary>I2C_CR1_NOSTRETCH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_NOSTRETCH</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Clock Stretching Disable (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262"/><section>
    <title>I2C_CR1_PE</title>
<indexterm><primary>I2C_CR1_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_PE</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_PE&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Peripheral Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12"/><section>
    <title>I2C_CR1_PEC</title>
<indexterm><primary>I2C_CR1_PEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_PEC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_PEC&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Packet Error Checking </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3"/><section>
    <title>I2C_CR1_POS</title>
<indexterm><primary>I2C_CR1_POS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_POS</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_POS&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Acknowledge/PEC Position (for data reception) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9"/><section>
    <title>I2C_CR1_SMBTYPE</title>
<indexterm><primary>I2C_CR1_SMBTYPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SMBTYPE</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SMBTYPE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>SMBus Type </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc"/><section>
    <title>I2C_CR1_SMBUS</title>
<indexterm><primary>I2C_CR1_SMBUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SMBUS</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SMBUS&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>SMBus Mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143"/><section>
    <title>I2C_CR1_START</title>
<indexterm><primary>I2C_CR1_START</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_START</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_START&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Start Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223"/><section>
    <title>I2C_CR1_STOP</title>
<indexterm><primary>I2C_CR1_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_STOP</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_STOP&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Stop Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d"/><section>
    <title>I2C_CR1_SWRST</title>
<indexterm><primary>I2C_CR1_SWRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SWRST</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SWRST&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Software Reset </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69"/><section>
    <title>I2C_CR2_DMAEN</title>
<indexterm><primary>I2C_CR2_DMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_DMAEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_DMAEN&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>DMA Requests Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7"/><section>
    <title>I2C_CR2_FREQ</title>
<indexterm><primary>I2C_CR2_FREQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ&#160;&#160;&#160;((uint16_t)0x003F)</computeroutput></para>
<para>FREQ[5:0] bits (Peripheral Clock Frequency) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23"/><section>
    <title>I2C_CR2_FREQ_0</title>
<indexterm><primary>I2C_CR2_FREQ_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_0</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c"/><section>
    <title>I2C_CR2_FREQ_1</title>
<indexterm><primary>I2C_CR2_FREQ_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_1</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845"/><section>
    <title>I2C_CR2_FREQ_2</title>
<indexterm><primary>I2C_CR2_FREQ_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_2</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d"/><section>
    <title>I2C_CR2_FREQ_3</title>
<indexterm><primary>I2C_CR2_FREQ_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_3</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386"/><section>
    <title>I2C_CR2_FREQ_4</title>
<indexterm><primary>I2C_CR2_FREQ_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_4</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20"/><section>
    <title>I2C_CR2_FREQ_5</title>
<indexterm><primary>I2C_CR2_FREQ_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_5</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a"/><section>
    <title>I2C_CR2_ITBUFEN</title>
<indexterm><primary>I2C_CR2_ITBUFEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITBUFEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITBUFEN&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Buffer Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974"/><section>
    <title>I2C_CR2_ITERREN</title>
<indexterm><primary>I2C_CR2_ITERREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITERREN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITERREN&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2"/><section>
    <title>I2C_CR2_ITEVTEN</title>
<indexterm><primary>I2C_CR2_ITEVTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITEVTEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITEVTEN&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Event Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609"/><section>
    <title>I2C_CR2_LAST</title>
<indexterm><primary>I2C_CR2_LAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_LAST</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_LAST&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>DMA Last Transfer </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5"/><section>
    <title>I2C_DR_DR</title>
<indexterm><primary>I2C_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_DR_DR</secondary></indexterm>
<para><computeroutput>#define I2C_DR_DR&#160;&#160;&#160;((uint8_t)0xFF)</computeroutput></para>
<para>8-bit Data Register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7"/><section>
    <title>I2C_OAR1_ADD0</title>
<indexterm><primary>I2C_OAR1_ADD0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD0</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769"/><section>
    <title>I2C_OAR1_ADD1</title>
<indexterm><primary>I2C_OAR1_ADD1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD1</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864"/><section>
    <title>I2C_OAR1_ADD1_7</title>
<indexterm><primary>I2C_OAR1_ADD1_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD1_7</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD1_7&#160;&#160;&#160;((uint16_t)0x00FE)</computeroutput></para>
<para>Interface Address </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3"/><section>
    <title>I2C_OAR1_ADD2</title>
<indexterm><primary>I2C_OAR1_ADD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD2</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b"/><section>
    <title>I2C_OAR1_ADD3</title>
<indexterm><primary>I2C_OAR1_ADD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD3</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97"/><section>
    <title>I2C_OAR1_ADD4</title>
<indexterm><primary>I2C_OAR1_ADD4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD4</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca"/><section>
    <title>I2C_OAR1_ADD5</title>
<indexterm><primary>I2C_OAR1_ADD5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD5</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca"/><section>
    <title>I2C_OAR1_ADD6</title>
<indexterm><primary>I2C_OAR1_ADD6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD6</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c"/><section>
    <title>I2C_OAR1_ADD7</title>
<indexterm><primary>I2C_OAR1_ADD7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD7</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264"/><section>
    <title>I2C_OAR1_ADD8</title>
<indexterm><primary>I2C_OAR1_ADD8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD8</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD8&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1"/><section>
    <title>I2C_OAR1_ADD8_9</title>
<indexterm><primary>I2C_OAR1_ADD8_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD8_9</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD8_9&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>Interface Address </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430"/><section>
    <title>I2C_OAR1_ADD9</title>
<indexterm><primary>I2C_OAR1_ADD9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD9</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD9&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 9 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639"/><section>
    <title>I2C_OAR1_ADDMODE</title>
<indexterm><primary>I2C_OAR1_ADDMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADDMODE</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADDMODE&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Addressing Mode (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4"/><section>
    <title>I2C_OAR2_ADD2</title>
<indexterm><primary>I2C_OAR2_ADD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR2_ADD2</secondary></indexterm>
<para><computeroutput>#define I2C_OAR2_ADD2&#160;&#160;&#160;((uint8_t)0xFE)</computeroutput></para>
<para>Interface address </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94"/><section>
    <title>I2C_OAR2_ENDUAL</title>
<indexterm><primary>I2C_OAR2_ENDUAL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR2_ENDUAL</secondary></indexterm>
<para><computeroutput>#define I2C_OAR2_ENDUAL&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Dual addressing mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d"/><section>
    <title>I2C_SR1_ADD10</title>
<indexterm><primary>I2C_SR1_ADD10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ADD10</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ADD10&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>10-bit header sent (Master mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d"/><section>
    <title>I2C_SR1_ADDR</title>
<indexterm><primary>I2C_SR1_ADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ADDR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ADDR&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Address sent (master mode)/matched (slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88"/><section>
    <title>I2C_SR1_AF</title>
<indexterm><primary>I2C_SR1_AF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_AF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_AF&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Acknowledge Failure </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2"/><section>
    <title>I2C_SR1_ARLO</title>
<indexterm><primary>I2C_SR1_ARLO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ARLO</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ARLO&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Arbitration Lost (master mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227"/><section>
    <title>I2C_SR1_BERR</title>
<indexterm><primary>I2C_SR1_BERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_BERR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_BERR&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bus Error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1"/><section>
    <title>I2C_SR1_BTF</title>
<indexterm><primary>I2C_SR1_BTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_BTF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_BTF&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Byte Transfer Finished </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4"/><section>
    <title>I2C_SR1_OVR</title>
<indexterm><primary>I2C_SR1_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_OVR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_OVR&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Overrun/Underrun </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71"/><section>
    <title>I2C_SR1_PECERR</title>
<indexterm><primary>I2C_SR1_PECERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_PECERR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_PECERR&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>PEC Error in reception </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5"/><section>
    <title>I2C_SR1_RXNE</title>
<indexterm><primary>I2C_SR1_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_RXNE</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_RXNE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Data Register not Empty (receivers) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4"/><section>
    <title>I2C_SR1_SB</title>
<indexterm><primary>I2C_SR1_SB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_SB</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_SB&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Start Bit (Master mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c"/><section>
    <title>I2C_SR1_SMBALERT</title>
<indexterm><primary>I2C_SR1_SMBALERT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_SMBALERT</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_SMBALERT&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>SMBus Alert </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c"/><section>
    <title>I2C_SR1_STOPF</title>
<indexterm><primary>I2C_SR1_STOPF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_STOPF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_STOPF&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Stop detection (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9"/><section>
    <title>I2C_SR1_TIMEOUT</title>
<indexterm><primary>I2C_SR1_TIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_TIMEOUT</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_TIMEOUT&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Timeout or Tlow Error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7"/><section>
    <title>I2C_SR1_TXE</title>
<indexterm><primary>I2C_SR1_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_TXE</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_TXE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Data Register Empty (transmitters) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179"/><section>
    <title>I2C_SR2_BUSY</title>
<indexterm><primary>I2C_SR2_BUSY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_BUSY</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_BUSY&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bus Busy </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798"/><section>
    <title>I2C_SR2_DUALF</title>
<indexterm><primary>I2C_SR2_DUALF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_DUALF</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_DUALF&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Dual Flag (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab"/><section>
    <title>I2C_SR2_GENCALL</title>
<indexterm><primary>I2C_SR2_GENCALL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_GENCALL</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_GENCALL&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>General Call Address (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d"/><section>
    <title>I2C_SR2_MSL</title>
<indexterm><primary>I2C_SR2_MSL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_MSL</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_MSL&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Master/Slave </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732"/><section>
    <title>I2C_SR2_PEC</title>
<indexterm><primary>I2C_SR2_PEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_PEC</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_PEC&#160;&#160;&#160;((uint16_t)0xFF00)</computeroutput></para>
<para>Packet Error Checking Register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe"/><section>
    <title>I2C_SR2_SMBDEFAULT</title>
<indexterm><primary>I2C_SR2_SMBDEFAULT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_SMBDEFAULT</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_SMBDEFAULT&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>SMBus Device Default Address (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80"/><section>
    <title>I2C_SR2_SMBHOST</title>
<indexterm><primary>I2C_SR2_SMBHOST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_SMBHOST</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_SMBHOST&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>SMBus Host Header (Slave mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca"/><section>
    <title>I2C_SR2_TRA</title>
<indexterm><primary>I2C_SR2_TRA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_TRA</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_TRA&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Transmitter/Receiver </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218"/><section>
    <title>I2C_TRISE_TRISE</title>
<indexterm><primary>I2C_TRISE_TRISE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_TRISE_TRISE</secondary></indexterm>
<para><computeroutput>#define I2C_TRISE_TRISE&#160;&#160;&#160;((uint8_t)0x3F)</computeroutput></para>
<para>Maximum Rise Time in Fast/Standard mode (Master mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2"/><section>
    <title>IWDG_KR_KEY</title>
<indexterm><primary>IWDG_KR_KEY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_KR_KEY</secondary></indexterm>
<para><computeroutput>#define IWDG_KR_KEY&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Key value (write only, read 0000h) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090"/><section>
    <title>IWDG_PR_PR</title>
<indexterm><primary>IWDG_PR_PR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR&#160;&#160;&#160;((uint8_t)0x07)</computeroutput></para>
<para>PR[2:0] (Prescaler divider) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76"/><section>
    <title>IWDG_PR_PR_0</title>
<indexterm><primary>IWDG_PR_PR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_0</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_0&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e"/><section>
    <title>IWDG_PR_PR_1</title>
<indexterm><primary>IWDG_PR_PR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_1</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_1&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9"/><section>
    <title>IWDG_PR_PR_2</title>
<indexterm><primary>IWDG_PR_PR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_2</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_2&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033"/><section>
    <title>IWDG_RLR_RL</title>
<indexterm><primary>IWDG_RLR_RL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_RLR_RL</secondary></indexterm>
<para><computeroutput>#define IWDG_RLR_RL&#160;&#160;&#160;((uint16_t)0x0FFF)</computeroutput></para>
<para>Watchdog counter reload value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554"/><section>
    <title>IWDG_SR_PVU</title>
<indexterm><primary>IWDG_SR_PVU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_SR_PVU</secondary></indexterm>
<para><computeroutput>#define IWDG_SR_PVU&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Watchdog prescaler value update </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232"/><section>
    <title>IWDG_SR_RVU</title>
<indexterm><primary>IWDG_SR_RVU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_SR_RVU</secondary></indexterm>
<para><computeroutput>#define IWDG_SR_RVU&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Watchdog counter reload value update </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a"/><section>
    <title>PWR_CR_CSBF</title>
<indexterm><primary>PWR_CR_CSBF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_CSBF</secondary></indexterm>
<para><computeroutput>#define PWR_CR_CSBF&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Clear Standby Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7"/><section>
    <title>PWR_CR_CWUF</title>
<indexterm><primary>PWR_CR_CWUF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_CWUF</secondary></indexterm>
<para><computeroutput>#define PWR_CR_CWUF&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Clear Wakeup Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718"/><section>
    <title>PWR_CR_DBP</title>
<indexterm><primary>PWR_CR_DBP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_DBP</secondary></indexterm>
<para><computeroutput>#define PWR_CR_DBP&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Disable Backup Domain write protection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002"/><section>
    <title>PWR_CR_FPDS</title>
<indexterm><primary>PWR_CR_FPDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_FPDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_FPDS&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Flash power down in Stop mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66"/><section>
    <title>PWR_CR_LPDS</title>
<indexterm><primary>PWR_CR_LPDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_LPDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_LPDS&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Low-Power Deepsleep </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115"/><section>
    <title>PWR_CR_PDDS</title>
<indexterm><primary>PWR_CR_PDDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PDDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PDDS&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Power Down Deepsleep </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435"/><section>
    <title>PWR_CR_PLS</title>
<indexterm><primary>PWR_CR_PLS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS&#160;&#160;&#160;((uint16_t)0x00E0)</computeroutput></para>
<para>PLS[2:0] bits (PVD Level Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e"/><section>
    <title>PWR_CR_PLS_0</title>
<indexterm><primary>PWR_CR_PLS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_0</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_0&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623"/><section>
    <title>PWR_CR_PLS_1</title>
<indexterm><primary>PWR_CR_PLS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_1&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52"/><section>
    <title>PWR_CR_PLS_2</title>
<indexterm><primary>PWR_CR_PLS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_2</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_2&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 2 PVD level configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216"/><section>
    <title>PWR_CR_PLS_LEV0</title>
<indexterm><primary>PWR_CR_PLS_LEV0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV0</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV0&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para>
<para>PVD level 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818"/><section>
    <title>PWR_CR_PLS_LEV1</title>
<indexterm><primary>PWR_CR_PLS_LEV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PVD level 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e"/><section>
    <title>PWR_CR_PLS_LEV2</title>
<indexterm><primary>PWR_CR_PLS_LEV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV2</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>PVD level 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174"/><section>
    <title>PWR_CR_PLS_LEV3</title>
<indexterm><primary>PWR_CR_PLS_LEV3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV3</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV3&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>PVD level 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85"/><section>
    <title>PWR_CR_PLS_LEV4</title>
<indexterm><primary>PWR_CR_PLS_LEV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV4</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV4&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PVD level 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2"/><section>
    <title>PWR_CR_PLS_LEV5</title>
<indexterm><primary>PWR_CR_PLS_LEV5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV5</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV5&#160;&#160;&#160;((uint16_t)0x00A0)</computeroutput></para>
<para>PVD level 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf"/><section>
    <title>PWR_CR_PLS_LEV6</title>
<indexterm><primary>PWR_CR_PLS_LEV6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV6</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV6&#160;&#160;&#160;((uint16_t)0x00C0)</computeroutput></para>
<para>PVD level 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b"/><section>
    <title>PWR_CR_PLS_LEV7</title>
<indexterm><primary>PWR_CR_PLS_LEV7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV7</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV7&#160;&#160;&#160;((uint16_t)0x00E0)</computeroutput></para>
<para>PVD level 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5"/><section>
    <title>PWR_CR_PVDE</title>
<indexterm><primary>PWR_CR_PVDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PVDE</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PVDE&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Power Voltage Detector Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030"/><section>
    <title>PWR_CR_VOS</title>
<indexterm><primary>PWR_CR_VOS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_VOS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_VOS&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Regulator voltage scaling output selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a"/><section>
    <title>PWR_CSR_BRE</title>
<indexterm><primary>PWR_CSR_BRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_BRE</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_BRE&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Backup regulator enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc"/><section>
    <title>PWR_CSR_BRR</title>
<indexterm><primary>PWR_CSR_BRR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_BRR</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_BRR&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Backup regulator ready </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580"/><section>
    <title>PWR_CSR_EWUP</title>
<indexterm><primary>PWR_CSR_EWUP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_EWUP</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_EWUP&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Enable WKUP pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c"/><section>
    <title>PWR_CSR_PVDO</title>
<indexterm><primary>PWR_CSR_PVDO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_PVDO</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_PVDO&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>PVD Output </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb"/><section>
    <title>PWR_CSR_SBF</title>
<indexterm><primary>PWR_CSR_SBF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_SBF</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_SBF&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Standby Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695"/><section>
    <title>PWR_CSR_VOSRDY</title>
<indexterm><primary>PWR_CSR_VOSRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_VOSRDY</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_VOSRDY&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Regulator voltage scaling output selection ready </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6"/><section>
    <title>PWR_CSR_WUF</title>
<indexterm><primary>PWR_CSR_WUF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_WUF</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_WUF&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Wakeup Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea"/><section>
    <title>RCC_CFGR_HPRE</title>
<indexterm><primary>RCC_CFGR_HPRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>HPRE[3:0] bits (AHB prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172"/><section>
    <title>RCC_CFGR_HPRE_0</title>
<indexterm><primary>RCC_CFGR_HPRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_0&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599"/><section>
    <title>RCC_CFGR_HPRE_1</title>
<indexterm><primary>RCC_CFGR_HPRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_1&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3"/><section>
    <title>RCC_CFGR_HPRE_2</title>
<indexterm><primary>RCC_CFGR_HPRE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_2&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286"/><section>
    <title>RCC_CFGR_HPRE_3</title>
<indexterm><primary>RCC_CFGR_HPRE_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_3</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_3&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84"/><section>
    <title>RCC_CFGR_HPRE_DIV1</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</computeroutput></para>
<para>SYSCLK not divided </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab"/><section>
    <title>RCC_CFGR_HPRE_DIV128</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV128</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV128</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV128&#160;&#160;&#160;((uint32_t)0x000000D0)</computeroutput></para>
<para>SYSCLK divided by 128 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815"/><section>
    <title>RCC_CFGR_HPRE_DIV16</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV16&#160;&#160;&#160;((uint32_t)0x000000B0)</computeroutput></para>
<para>SYSCLK divided by 16 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea"/><section>
    <title>RCC_CFGR_HPRE_DIV2</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV2&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>SYSCLK divided by 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b"/><section>
    <title>RCC_CFGR_HPRE_DIV256</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV256</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV256</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV256&#160;&#160;&#160;((uint32_t)0x000000E0)</computeroutput></para>
<para>SYSCLK divided by 256 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91"/><section>
    <title>RCC_CFGR_HPRE_DIV4</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV4&#160;&#160;&#160;((uint32_t)0x00000090)</computeroutput></para>
<para>SYSCLK divided by 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0"/><section>
    <title>RCC_CFGR_HPRE_DIV512</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV512</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV512</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV512&#160;&#160;&#160;((uint32_t)0x000000F0)</computeroutput></para>
<para>SYSCLK divided by 512 PPRE1 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370"/><section>
    <title>RCC_CFGR_HPRE_DIV64</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV64</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV64</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV64&#160;&#160;&#160;((uint32_t)0x000000C0)</computeroutput></para>
<para>SYSCLK divided by 64 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058"/><section>
    <title>RCC_CFGR_HPRE_DIV8</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV8&#160;&#160;&#160;((uint32_t)0x000000A0)</computeroutput></para>
<para>SYSCLK divided by 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412"/><section>
    <title>RCC_CFGR_PPRE1</title>
<indexterm><primary>RCC_CFGR_PPRE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1&#160;&#160;&#160;((uint32_t)0x00001C00)</computeroutput></para>
<para>PRE1[2:0] bits (APB1 prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7"/><section>
    <title>RCC_CFGR_PPRE1_0</title>
<indexterm><primary>RCC_CFGR_PPRE1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_0&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2"/><section>
    <title>RCC_CFGR_PPRE1_1</title>
<indexterm><primary>RCC_CFGR_PPRE1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_1&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f"/><section>
    <title>RCC_CFGR_PPRE1_2</title>
<indexterm><primary>RCC_CFGR_PPRE1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11"/><section>
    <title>RCC_CFGR_PPRE1_DIV1</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</computeroutput></para>
<para>HCLK not divided </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f"/><section>
    <title>RCC_CFGR_PPRE1_DIV16</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV16&#160;&#160;&#160;((uint32_t)0x00001C00)</computeroutput></para>
<para>HCLK divided by 16 PPRE2 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d"/><section>
    <title>RCC_CFGR_PPRE1_DIV2</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV2&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>HCLK divided by 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae"/><section>
    <title>RCC_CFGR_PPRE1_DIV4</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV4&#160;&#160;&#160;((uint32_t)0x00001400)</computeroutput></para>
<para>HCLK divided by 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72"/><section>
    <title>RCC_CFGR_PPRE1_DIV8</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV8&#160;&#160;&#160;((uint32_t)0x00001800)</computeroutput></para>
<para>HCLK divided by 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311"/><section>
    <title>RCC_CFGR_PPRE2</title>
<indexterm><primary>RCC_CFGR_PPRE2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2&#160;&#160;&#160;((uint32_t)0x0000E000)</computeroutput></para>
<para>PRE2[2:0] bits (APB2 prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9"/><section>
    <title>RCC_CFGR_PPRE2_0</title>
<indexterm><primary>RCC_CFGR_PPRE2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_0&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f"/><section>
    <title>RCC_CFGR_PPRE2_1</title>
<indexterm><primary>RCC_CFGR_PPRE2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_1&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db"/><section>
    <title>RCC_CFGR_PPRE2_2</title>
<indexterm><primary>RCC_CFGR_PPRE2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a"/><section>
    <title>RCC_CFGR_PPRE2_DIV1</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV1&#160;&#160;&#160;((uint32_t)0x00000000)</computeroutput></para>
<para>HCLK not divided </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9"/><section>
    <title>RCC_CFGR_PPRE2_DIV16</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV16&#160;&#160;&#160;((uint32_t)0x0000E000)</computeroutput></para>
<para>HCLK divided by 16 RTCPRE configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b"/><section>
    <title>RCC_CFGR_PPRE2_DIV2</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV2&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>HCLK divided by 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715"/><section>
    <title>RCC_CFGR_PPRE2_DIV4</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV4&#160;&#160;&#160;((uint32_t)0x0000A000)</computeroutput></para>
<para>HCLK divided by 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552"/><section>
    <title>RCC_CFGR_PPRE2_DIV8</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV8&#160;&#160;&#160;((uint32_t)0x0000C000)</computeroutput></para>
<para>HCLK divided by 8 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a"/><section>
    <title>RCC_CFGR_RTCPRE_4</title>
<indexterm><primary>RCC_CFGR_RTCPRE_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_4&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>MCO1 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1"/><section>
    <title>RCC_CFGR_SW</title>
<indexterm><primary>RCC_CFGR_SW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW&#160;&#160;&#160;((uint32_t)0x00000003)</computeroutput></para>
<para>&lt; SW configuration SW[1:0] bits (System clock Switch) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd"/><section>
    <title>RCC_CFGR_SW_0</title>
<indexterm><primary>RCC_CFGR_SW_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_0&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f"/><section>
    <title>RCC_CFGR_SW_1</title>
<indexterm><primary>RCC_CFGR_SW_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_1&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705"/><section>
    <title>RCC_CFGR_SW_HSE</title>
<indexterm><primary>RCC_CFGR_SW_HSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_HSE&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>HSE selected as system clock </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb"/><section>
    <title>RCC_CFGR_SW_HSI</title>
<indexterm><primary>RCC_CFGR_SW_HSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_HSI&#160;&#160;&#160;((uint32_t)0x00000000)</computeroutput></para>
<para>HSI selected as system clock </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487"/><section>
    <title>RCC_CFGR_SW_PLL</title>
<indexterm><primary>RCC_CFGR_SW_PLL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_PLL</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_PLL&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>PLL selected as system clock SWS configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9"/><section>
    <title>RCC_CFGR_SWS</title>
<indexterm><primary>RCC_CFGR_SWS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS&#160;&#160;&#160;((uint32_t)0x0000000C)</computeroutput></para>
<para>SWS[1:0] bits (System Clock Switch Status) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f"/><section>
    <title>RCC_CFGR_SWS_0</title>
<indexterm><primary>RCC_CFGR_SWS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_0&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379"/><section>
    <title>RCC_CFGR_SWS_1</title>
<indexterm><primary>RCC_CFGR_SWS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_1&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08"/><section>
    <title>RCC_CFGR_SWS_HSE</title>
<indexterm><primary>RCC_CFGR_SWS_HSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_HSE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>HSE oscillator used as system clock </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a"/><section>
    <title>RCC_CFGR_SWS_HSI</title>
<indexterm><primary>RCC_CFGR_SWS_HSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_HSI&#160;&#160;&#160;((uint32_t)0x00000000)</computeroutput></para>
<para>HSI oscillator used as system clock </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c"/><section>
    <title>RCC_CFGR_SWS_PLL</title>
<indexterm><primary>RCC_CFGR_SWS_PLL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_PLL</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_PLL&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>PLL used as system clock HPRE configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a"/><section>
    <title>RCC_CR_HSICAL_0</title>
<indexterm><primary>RCC_CR_HSICAL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_0</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_0&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08"/><section>
    <title>RCC_CR_HSICAL_1</title>
<indexterm><primary>RCC_CR_HSICAL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_1</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_1&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f"/><section>
    <title>RCC_CR_HSICAL_2</title>
<indexterm><primary>RCC_CR_HSICAL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_2</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_2&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12"/><section>
    <title>RCC_CR_HSICAL_3</title>
<indexterm><primary>RCC_CR_HSICAL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_3</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_3&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50"/><section>
    <title>RCC_CR_HSICAL_4</title>
<indexterm><primary>RCC_CR_HSICAL_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_4</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_4&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87"/><section>
    <title>RCC_CR_HSICAL_5</title>
<indexterm><primary>RCC_CR_HSICAL_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_5</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_5&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7"/><section>
    <title>RCC_CR_HSICAL_6</title>
<indexterm><primary>RCC_CR_HSICAL_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_6</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_6&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29"/><section>
    <title>RCC_CR_HSICAL_7</title>
<indexterm><primary>RCC_CR_HSICAL_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_7</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_7&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb"/><section>
    <title>RCC_CR_HSITRIM_0</title>
<indexterm><primary>RCC_CR_HSITRIM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_0</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_0&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c"/><section>
    <title>RCC_CR_HSITRIM_1</title>
<indexterm><primary>RCC_CR_HSITRIM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_1</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_1&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5"/><section>
    <title>RCC_CR_HSITRIM_2</title>
<indexterm><primary>RCC_CR_HSITRIM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_2</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_2&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9"/><section>
    <title>RCC_CR_HSITRIM_3</title>
<indexterm><primary>RCC_CR_HSITRIM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_3</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_3&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1"/><section>
    <title>RCC_CR_HSITRIM_4</title>
<indexterm><primary>RCC_CR_HSITRIM_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_4</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_4&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819"/><section>
    <title>SDIO_ARG_CMDARG</title>
<indexterm><primary>SDIO_ARG_CMDARG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ARG_CMDARG</secondary></indexterm>
<para><computeroutput>#define SDIO_ARG_CMDARG&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Command argument </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b"/><section>
    <title>SDIO_CLKCR_BYPASS</title>
<indexterm><primary>SDIO_CLKCR_BYPASS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_BYPASS</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_BYPASS&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Clock divider bypass enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424"/><section>
    <title>SDIO_CLKCR_CLKDIV</title>
<indexterm><primary>SDIO_CLKCR_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_CLKDIV</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_CLKDIV&#160;&#160;&#160;((uint16_t)0x00FF)</computeroutput></para>
<para>Clock divide factor </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f"/><section>
    <title>SDIO_CLKCR_CLKEN</title>
<indexterm><primary>SDIO_CLKCR_CLKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_CLKEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_CLKEN&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Clock enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc"/><section>
    <title>SDIO_CLKCR_HWFC_EN</title>
<indexterm><primary>SDIO_CLKCR_HWFC_EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_HWFC_EN</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_HWFC_EN&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>HW Flow Control enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2"/><section>
    <title>SDIO_CLKCR_NEGEDGE</title>
<indexterm><primary>SDIO_CLKCR_NEGEDGE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_NEGEDGE</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_NEGEDGE&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>SDIO_CK dephasing selection bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118"/><section>
    <title>SDIO_CLKCR_PWRSAV</title>
<indexterm><primary>SDIO_CLKCR_PWRSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_PWRSAV</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_PWRSAV&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Power saving configuration bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7"/><section>
    <title>SDIO_CLKCR_WIDBUS</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS&#160;&#160;&#160;((uint16_t)0x1800)</computeroutput></para>
<para>WIDBUS[1:0] bits (Wide bus mode enable bit) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151"/><section>
    <title>SDIO_CLKCR_WIDBUS_0</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS_0</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS_0&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21"/><section>
    <title>SDIO_CLKCR_WIDBUS_1</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS_1</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS_1&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5"/><section>
    <title>SDIO_CMD_CEATACMD</title>
<indexterm><primary>SDIO_CMD_CEATACMD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CEATACMD</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CEATACMD&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>CE-ATA command </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8"/><section>
    <title>SDIO_CMD_CMDINDEX</title>
<indexterm><primary>SDIO_CMD_CMDINDEX</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CMDINDEX</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CMDINDEX&#160;&#160;&#160;((uint16_t)0x003F)</computeroutput></para>
<para>Command Index </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8"/><section>
    <title>SDIO_CMD_CPSMEN</title>
<indexterm><primary>SDIO_CMD_CPSMEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CPSMEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CPSMEN&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Command path state machine (CPSM) Enable bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b"/><section>
    <title>SDIO_CMD_ENCMDCOMPL</title>
<indexterm><primary>SDIO_CMD_ENCMDCOMPL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_ENCMDCOMPL</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_ENCMDCOMPL&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Enable CMD completion </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81"/><section>
    <title>SDIO_CMD_NIEN</title>
<indexterm><primary>SDIO_CMD_NIEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_NIEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_NIEN&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Not Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368"/><section>
    <title>SDIO_CMD_SDIOSUSPEND</title>
<indexterm><primary>SDIO_CMD_SDIOSUSPEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_SDIOSUSPEND</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_SDIOSUSPEND&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>SD I/O suspend command </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58"/><section>
    <title>SDIO_CMD_WAITINT</title>
<indexterm><primary>SDIO_CMD_WAITINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITINT</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITINT&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>CPSM Waits for Interrupt Request </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9"/><section>
    <title>SDIO_CMD_WAITPEND</title>
<indexterm><primary>SDIO_CMD_WAITPEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITPEND</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITPEND&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>CPSM Waits for ends of data transfer (CmdPend internal signal) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f"/><section>
    <title>SDIO_CMD_WAITRESP</title>
<indexterm><primary>SDIO_CMD_WAITRESP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP&#160;&#160;&#160;((uint16_t)0x00C0)</computeroutput></para>
<para>WAITRESP[1:0] bits (Wait for response bits) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa"/><section>
    <title>SDIO_CMD_WAITRESP_0</title>
<indexterm><primary>SDIO_CMD_WAITRESP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP_0</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP_0&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373"/><section>
    <title>SDIO_CMD_WAITRESP_1</title>
<indexterm><primary>SDIO_CMD_WAITRESP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP_1</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP_1&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde"/><section>
    <title>SDIO_DCOUNT_DATACOUNT</title>
<indexterm><primary>SDIO_DCOUNT_DATACOUNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCOUNT_DATACOUNT</secondary></indexterm>
<para><computeroutput>#define SDIO_DCOUNT_DATACOUNT&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</computeroutput></para>
<para>Data count value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>DBLOCKSIZE[3:0] bits (Data block size) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_0</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_0</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_1</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_1</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_2</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_2</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_3</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_3</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_3&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008"/><section>
    <title>SDIO_DCTRL_DMAEN</title>
<indexterm><primary>SDIO_DCTRL_DMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DMAEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DMAEN&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>DMA enabled bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93"/><section>
    <title>SDIO_DCTRL_DTDIR</title>
<indexterm><primary>SDIO_DCTRL_DTDIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTDIR</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTDIR&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Data transfer direction selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"/><section>
    <title>SDIO_DCTRL_DTEN</title>
<indexterm><primary>SDIO_DCTRL_DTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTEN&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Data transfer enabled bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513"/><section>
    <title>SDIO_DCTRL_DTMODE</title>
<indexterm><primary>SDIO_DCTRL_DTMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTMODE</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTMODE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Data transfer mode selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a"/><section>
    <title>SDIO_DCTRL_RWMOD</title>
<indexterm><primary>SDIO_DCTRL_RWMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWMOD</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWMOD&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Read wait mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9"/><section>
    <title>SDIO_DCTRL_RWSTART</title>
<indexterm><primary>SDIO_DCTRL_RWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWSTART</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWSTART&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Read wait start </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e"/><section>
    <title>SDIO_DCTRL_RWSTOP</title>
<indexterm><primary>SDIO_DCTRL_RWSTOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWSTOP</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWSTOP&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Read wait stop </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21"/><section>
    <title>SDIO_DCTRL_SDIOEN</title>
<indexterm><primary>SDIO_DCTRL_SDIOEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_SDIOEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_SDIOEN&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>SD I/O enable functions </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb"/><section>
    <title>SDIO_DLEN_DATALENGTH</title>
<indexterm><primary>SDIO_DLEN_DATALENGTH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DLEN_DATALENGTH</secondary></indexterm>
<para><computeroutput>#define SDIO_DLEN_DATALENGTH&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</computeroutput></para>
<para>Data length value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690"/><section>
    <title>SDIO_DTIMER_DATATIME</title>
<indexterm><primary>SDIO_DTIMER_DATATIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DTIMER_DATATIME</secondary></indexterm>
<para><computeroutput>#define SDIO_DTIMER_DATATIME&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Data timeout period. </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25"/><section>
    <title>SDIO_FIFO_FIFODATA</title>
<indexterm><primary>SDIO_FIFO_FIFODATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_FIFO_FIFODATA</secondary></indexterm>
<para><computeroutput>#define SDIO_FIFO_FIFODATA&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Receive and transmit FIFO data </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2"/><section>
    <title>SDIO_FIFOCNT_FIFOCOUNT</title>
<indexterm><primary>SDIO_FIFOCNT_FIFOCOUNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_FIFOCNT_FIFOCOUNT</secondary></indexterm>
<para><computeroutput>#define SDIO_FIFOCNT_FIFOCOUNT&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</computeroutput></para>
<para>Remaining number of words to be written to or read from the FIFO </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43"/><section>
    <title>SDIO_ICR_CCRCFAILC</title>
<indexterm><primary>SDIO_ICR_CCRCFAILC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CCRCFAILC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>CCRCFAIL flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34"/><section>
    <title>SDIO_ICR_CEATAENDC</title>
<indexterm><primary>SDIO_ICR_CEATAENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CEATAENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CEATAENDC&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>CEATAEND flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f"/><section>
    <title>SDIO_ICR_CMDRENDC</title>
<indexterm><primary>SDIO_ICR_CMDRENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CMDRENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CMDRENDC&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>CMDREND flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196"/><section>
    <title>SDIO_ICR_CMDSENTC</title>
<indexterm><primary>SDIO_ICR_CMDSENTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CMDSENTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CMDSENTC&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>CMDSENT flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297"/><section>
    <title>SDIO_ICR_CTIMEOUTC</title>
<indexterm><primary>SDIO_ICR_CTIMEOUTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CTIMEOUTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>CTIMEOUT flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e"/><section>
    <title>SDIO_ICR_DATAENDC</title>
<indexterm><primary>SDIO_ICR_DATAENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DATAENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DATAENDC&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>DATAEND flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b"/><section>
    <title>SDIO_ICR_DBCKENDC</title>
<indexterm><primary>SDIO_ICR_DBCKENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DBCKENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DBCKENDC&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>DBCKEND flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0"/><section>
    <title>SDIO_ICR_DCRCFAILC</title>
<indexterm><primary>SDIO_ICR_DCRCFAILC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DCRCFAILC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DCRCFAILC&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>DCRCFAIL flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b"/><section>
    <title>SDIO_ICR_DTIMEOUTC</title>
<indexterm><primary>SDIO_ICR_DTIMEOUTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DTIMEOUTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DTIMEOUTC&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>DTIMEOUT flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e"/><section>
    <title>SDIO_ICR_RXOVERRC</title>
<indexterm><primary>SDIO_ICR_RXOVERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_RXOVERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_RXOVERRC&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>RXOVERR flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761"/><section>
    <title>SDIO_ICR_SDIOITC</title>
<indexterm><primary>SDIO_ICR_SDIOITC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_SDIOITC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_SDIOITC&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>SDIOIT flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c"/><section>
    <title>SDIO_ICR_STBITERRC</title>
<indexterm><primary>SDIO_ICR_STBITERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_STBITERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_STBITERRC&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>STBITERR flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8"/><section>
    <title>SDIO_ICR_TXUNDERRC</title>
<indexterm><primary>SDIO_ICR_TXUNDERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_TXUNDERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_TXUNDERRC&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>TXUNDERR flag clear bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3"/><section>
    <title>SDIO_MASK_CCRCFAILIE</title>
<indexterm><primary>SDIO_MASK_CCRCFAILIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CCRCFAILIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Command CRC Fail Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749"/><section>
    <title>SDIO_MASK_CEATAENDIE</title>
<indexterm><primary>SDIO_MASK_CEATAENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CEATAENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CEATAENDIE&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>CE-ATA command completion signal received Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88"/><section>
    <title>SDIO_MASK_CMDACTIE</title>
<indexterm><primary>SDIO_MASK_CMDACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDACTIE&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>CCommand Acting Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1"/><section>
    <title>SDIO_MASK_CMDRENDIE</title>
<indexterm><primary>SDIO_MASK_CMDRENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDRENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDRENDIE&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Command Response Received Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff"/><section>
    <title>SDIO_MASK_CMDSENTIE</title>
<indexterm><primary>SDIO_MASK_CMDSENTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDSENTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDSENTIE&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Command Sent Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014"/><section>
    <title>SDIO_MASK_CTIMEOUTIE</title>
<indexterm><primary>SDIO_MASK_CTIMEOUTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CTIMEOUTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Command TimeOut Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466"/><section>
    <title>SDIO_MASK_DATAENDIE</title>
<indexterm><primary>SDIO_MASK_DATAENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DATAENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DATAENDIE&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Data End Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00"/><section>
    <title>SDIO_MASK_DBCKENDIE</title>
<indexterm><primary>SDIO_MASK_DBCKENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DBCKENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DBCKENDIE&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Data Block End Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09"/><section>
    <title>SDIO_MASK_DCRCFAILIE</title>
<indexterm><primary>SDIO_MASK_DCRCFAILIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DCRCFAILIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DCRCFAILIE&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Data CRC Fail Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b"/><section>
    <title>SDIO_MASK_DTIMEOUTIE</title>
<indexterm><primary>SDIO_MASK_DTIMEOUTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DTIMEOUTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DTIMEOUTIE&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Data TimeOut Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae"/><section>
    <title>SDIO_MASK_RXACTIE</title>
<indexterm><primary>SDIO_MASK_RXACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXACTIE&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Data receive acting interrupt enabled </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696"/><section>
    <title>SDIO_MASK_RXDAVLIE</title>
<indexterm><primary>SDIO_MASK_RXDAVLIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXDAVLIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXDAVLIE&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Data available in Rx FIFO interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412"/><section>
    <title>SDIO_MASK_RXFIFOEIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Rx FIFO Empty interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb"/><section>
    <title>SDIO_MASK_RXFIFOFIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Rx FIFO Full interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102"/><section>
    <title>SDIO_MASK_RXFIFOHFIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOHFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOHFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOHFIE&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Rx FIFO Half Full interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4"/><section>
    <title>SDIO_MASK_RXOVERRIE</title>
<indexterm><primary>SDIO_MASK_RXOVERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXOVERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXOVERRIE&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Rx FIFO OverRun Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138"/><section>
    <title>SDIO_MASK_SDIOITIE</title>
<indexterm><primary>SDIO_MASK_SDIOITIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_SDIOITIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_SDIOITIE&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>SDIO Mode Interrupt Received interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f"/><section>
    <title>SDIO_MASK_STBITERRIE</title>
<indexterm><primary>SDIO_MASK_STBITERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_STBITERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_STBITERRIE&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Start Bit Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0"/><section>
    <title>SDIO_MASK_TXACTIE</title>
<indexterm><primary>SDIO_MASK_TXACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXACTIE&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Data Transmit Acting Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da"/><section>
    <title>SDIO_MASK_TXDAVLIE</title>
<indexterm><primary>SDIO_MASK_TXDAVLIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXDAVLIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXDAVLIE&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Data available in Tx FIFO interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372"/><section>
    <title>SDIO_MASK_TXFIFOEIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOEIE&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Tx FIFO Empty interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172"/><section>
    <title>SDIO_MASK_TXFIFOFIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOFIE&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Tx FIFO Full interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7"/><section>
    <title>SDIO_MASK_TXFIFOHEIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOHEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOHEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOHEIE&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Tx FIFO Half Empty interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d"/><section>
    <title>SDIO_MASK_TXUNDERRIE</title>
<indexterm><primary>SDIO_MASK_TXUNDERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXUNDERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXUNDERRIE&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Tx FIFO UnderRun Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f"/><section>
    <title>SDIO_POWER_PWRCTRL</title>
<indexterm><primary>SDIO_POWER_PWRCTRL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL&#160;&#160;&#160;((uint8_t)0x03)</computeroutput></para>
<para>PWRCTRL[1:0] bits (Power supply control bits) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098"/><section>
    <title>SDIO_POWER_PWRCTRL_0</title>
<indexterm><primary>SDIO_POWER_PWRCTRL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL_0</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL_0&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e"/><section>
    <title>SDIO_POWER_PWRCTRL_1</title>
<indexterm><primary>SDIO_POWER_PWRCTRL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL_1</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL_1&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc"/><section>
    <title>SDIO_RESP0_CARDSTATUS0</title>
<indexterm><primary>SDIO_RESP0_CARDSTATUS0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP0_CARDSTATUS0</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP0_CARDSTATUS0&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1"/><section>
    <title>SDIO_RESP1_CARDSTATUS1</title>
<indexterm><primary>SDIO_RESP1_CARDSTATUS1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP1_CARDSTATUS1</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP1_CARDSTATUS1&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066"/><section>
    <title>SDIO_RESP2_CARDSTATUS2</title>
<indexterm><primary>SDIO_RESP2_CARDSTATUS2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP2_CARDSTATUS2</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP2_CARDSTATUS2&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf"/><section>
    <title>SDIO_RESP3_CARDSTATUS3</title>
<indexterm><primary>SDIO_RESP3_CARDSTATUS3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP3_CARDSTATUS3</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP3_CARDSTATUS3&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26"/><section>
    <title>SDIO_RESP4_CARDSTATUS4</title>
<indexterm><primary>SDIO_RESP4_CARDSTATUS4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP4_CARDSTATUS4</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP4_CARDSTATUS4&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7"/><section>
    <title>SDIO_RESPCMD_RESPCMD</title>
<indexterm><primary>SDIO_RESPCMD_RESPCMD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESPCMD_RESPCMD</secondary></indexterm>
<para><computeroutput>#define SDIO_RESPCMD_RESPCMD&#160;&#160;&#160;((uint8_t)0x3F)</computeroutput></para>
<para>Response command index </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef"/><section>
    <title>SDIO_STA_CCRCFAIL</title>
<indexterm><primary>SDIO_STA_CCRCFAIL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CCRCFAIL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Command response received (CRC check failed) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c"/><section>
    <title>SDIO_STA_CEATAEND</title>
<indexterm><primary>SDIO_STA_CEATAEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CEATAEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CEATAEND&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>CE-ATA command completion signal received for CMD61 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc"/><section>
    <title>SDIO_STA_CMDACT</title>
<indexterm><primary>SDIO_STA_CMDACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDACT&#160;&#160;&#160;((uint32_t)0x00000800)</computeroutput></para>
<para>Command transfer in progress </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6"/><section>
    <title>SDIO_STA_CMDREND</title>
<indexterm><primary>SDIO_STA_CMDREND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDREND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDREND&#160;&#160;&#160;((uint32_t)0x00000040)</computeroutput></para>
<para>Command response received (CRC check passed) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284"/><section>
    <title>SDIO_STA_CMDSENT</title>
<indexterm><primary>SDIO_STA_CMDSENT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDSENT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDSENT&#160;&#160;&#160;((uint32_t)0x00000080)</computeroutput></para>
<para>Command sent (no response required) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc"/><section>
    <title>SDIO_STA_CTIMEOUT</title>
<indexterm><primary>SDIO_STA_CTIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CTIMEOUT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000004)</computeroutput></para>
<para>Command response timeout </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b"/><section>
    <title>SDIO_STA_DATAEND</title>
<indexterm><primary>SDIO_STA_DATAEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DATAEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DATAEND&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Data end (data counter, SDIDCOUNT, is zero) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c"/><section>
    <title>SDIO_STA_DBCKEND</title>
<indexterm><primary>SDIO_STA_DBCKEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DBCKEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DBCKEND&#160;&#160;&#160;((uint32_t)0x00000400)</computeroutput></para>
<para>Data block sent/received (CRC check passed) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31"/><section>
    <title>SDIO_STA_DCRCFAIL</title>
<indexterm><primary>SDIO_STA_DCRCFAIL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DCRCFAIL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DCRCFAIL&#160;&#160;&#160;((uint32_t)0x00000002)</computeroutput></para>
<para>Data block sent/received (CRC check failed) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b"/><section>
    <title>SDIO_STA_DTIMEOUT</title>
<indexterm><primary>SDIO_STA_DTIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DTIMEOUT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DTIMEOUT&#160;&#160;&#160;((uint32_t)0x00000008)</computeroutput></para>
<para>Data timeout </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796"/><section>
    <title>SDIO_STA_RXACT</title>
<indexterm><primary>SDIO_STA_RXACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXACT&#160;&#160;&#160;((uint32_t)0x00002000)</computeroutput></para>
<para>Data receive in progress </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803"/><section>
    <title>SDIO_STA_RXDAVL</title>
<indexterm><primary>SDIO_STA_RXDAVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXDAVL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXDAVL&#160;&#160;&#160;((uint32_t)0x00200000)</computeroutput></para>
<para>Data available in receive FIFO </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464"/><section>
    <title>SDIO_STA_RXFIFOE</title>
<indexterm><primary>SDIO_STA_RXFIFOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOE&#160;&#160;&#160;((uint32_t)0x00080000)</computeroutput></para>
<para>Receive FIFO empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446"/><section>
    <title>SDIO_STA_RXFIFOF</title>
<indexterm><primary>SDIO_STA_RXFIFOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOF&#160;&#160;&#160;((uint32_t)0x00020000)</computeroutput></para>
<para>Receive FIFO full </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d"/><section>
    <title>SDIO_STA_RXFIFOHF</title>
<indexterm><primary>SDIO_STA_RXFIFOHF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOHF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOHF&#160;&#160;&#160;((uint32_t)0x00008000)</computeroutput></para>
<para>Receive FIFO Half Full: there are at least 8 words in the FIFO </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc"/><section>
    <title>SDIO_STA_RXOVERR</title>
<indexterm><primary>SDIO_STA_RXOVERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXOVERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXOVERR&#160;&#160;&#160;((uint32_t)0x00000020)</computeroutput></para>
<para>Received FIFO overrun error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc"/><section>
    <title>SDIO_STA_SDIOIT</title>
<indexterm><primary>SDIO_STA_SDIOIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_SDIOIT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_SDIOIT&#160;&#160;&#160;((uint32_t)0x00400000)</computeroutput></para>
<para>SDIO interrupt received </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4"/><section>
    <title>SDIO_STA_STBITERR</title>
<indexterm><primary>SDIO_STA_STBITERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_STBITERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_STBITERR&#160;&#160;&#160;((uint32_t)0x00000200)</computeroutput></para>
<para>Start bit not detected on all data signals in wide bus mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784"/><section>
    <title>SDIO_STA_TXACT</title>
<indexterm><primary>SDIO_STA_TXACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXACT&#160;&#160;&#160;((uint32_t)0x00001000)</computeroutput></para>
<para>Data transmit in progress </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517"/><section>
    <title>SDIO_STA_TXDAVL</title>
<indexterm><primary>SDIO_STA_TXDAVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXDAVL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXDAVL&#160;&#160;&#160;((uint32_t)0x00100000)</computeroutput></para>
<para>Data available in transmit FIFO </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86"/><section>
    <title>SDIO_STA_TXFIFOE</title>
<indexterm><primary>SDIO_STA_TXFIFOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOE&#160;&#160;&#160;((uint32_t)0x00040000)</computeroutput></para>
<para>Transmit FIFO empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05"/><section>
    <title>SDIO_STA_TXFIFOF</title>
<indexterm><primary>SDIO_STA_TXFIFOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOF&#160;&#160;&#160;((uint32_t)0x00010000)</computeroutput></para>
<para>Transmit FIFO full </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd"/><section>
    <title>SDIO_STA_TXFIFOHE</title>
<indexterm><primary>SDIO_STA_TXFIFOHE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOHE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOHE&#160;&#160;&#160;((uint32_t)0x00004000)</computeroutput></para>
<para>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa"/><section>
    <title>SDIO_STA_TXUNDERR</title>
<indexterm><primary>SDIO_STA_TXUNDERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXUNDERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXUNDERR&#160;&#160;&#160;((uint32_t)0x00000010)</computeroutput></para>
<para>Transmit FIFO underrun error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e"/><section>
    <title>SPI_CR1_BIDIMODE</title>
<indexterm><primary>SPI_CR1_BIDIMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BIDIMODE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BIDIMODE&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Bidirectional data mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f"/><section>
    <title>SPI_CR1_BIDIOE</title>
<indexterm><primary>SPI_CR1_BIDIOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BIDIOE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BIDIOE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Output enable in bidirectional mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936"/><section>
    <title>SPI_CR1_BR</title>
<indexterm><primary>SPI_CR1_BR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR&#160;&#160;&#160;((uint16_t)0x0038)</computeroutput></para>
<para>BR[2:0] bits (Baud Rate Control) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321"/><section>
    <title>SPI_CR1_BR_0</title>
<indexterm><primary>SPI_CR1_BR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_0</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_0&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46"/><section>
    <title>SPI_CR1_BR_1</title>
<indexterm><primary>SPI_CR1_BR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_1</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_1&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622"/><section>
    <title>SPI_CR1_BR_2</title>
<indexterm><primary>SPI_CR1_BR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_2</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_2&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3"/><section>
    <title>SPI_CR1_CPHA</title>
<indexterm><primary>SPI_CR1_CPHA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CPHA</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CPHA&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Clock Phase </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124"/><section>
    <title>SPI_CR1_CPOL</title>
<indexterm><primary>SPI_CR1_CPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CPOL</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CPOL&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Clock Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b"/><section>
    <title>SPI_CR1_CRCEN</title>
<indexterm><primary>SPI_CR1_CRCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CRCEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CRCEN&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Hardware CRC calculation enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250"/><section>
    <title>SPI_CR1_CRCNEXT</title>
<indexterm><primary>SPI_CR1_CRCNEXT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CRCNEXT</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CRCNEXT&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Transmit CRC next </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd"/><section>
    <title>SPI_CR1_DFF</title>
<indexterm><primary>SPI_CR1_DFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_DFF</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_DFF&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Data Frame Format </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8"/><section>
    <title>SPI_CR1_LSBFIRST</title>
<indexterm><primary>SPI_CR1_LSBFIRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_LSBFIRST</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_LSBFIRST&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Frame Format </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55"/><section>
    <title>SPI_CR1_MSTR</title>
<indexterm><primary>SPI_CR1_MSTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_MSTR</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_MSTR&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Master Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883"/><section>
    <title>SPI_CR1_RXONLY</title>
<indexterm><primary>SPI_CR1_RXONLY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_RXONLY</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_RXONLY&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Receive only </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9"/><section>
    <title>SPI_CR1_SPE</title>
<indexterm><primary>SPI_CR1_SPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SPE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SPE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>SPI Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e"/><section>
    <title>SPI_CR1_SSI</title>
<indexterm><primary>SPI_CR1_SSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SSI</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SSI&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Internal slave select </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382"/><section>
    <title>SPI_CR1_SSM</title>
<indexterm><primary>SPI_CR1_SSM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SSM</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SSM&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Software slave management </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b"/><section>
    <title>SPI_CR2_ERRIE</title>
<indexterm><primary>SPI_CR2_ERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_ERRIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_ERRIE&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da"/><section>
    <title>SPI_CR2_RXDMAEN</title>
<indexterm><primary>SPI_CR2_RXDMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_RXDMAEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_RXDMAEN&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Rx Buffer DMA Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea"/><section>
    <title>SPI_CR2_RXNEIE</title>
<indexterm><primary>SPI_CR2_RXNEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_RXNEIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_RXNEIE&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>RX buffer Not Empty Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd"/><section>
    <title>SPI_CR2_SSOE</title>
<indexterm><primary>SPI_CR2_SSOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_SSOE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_SSOE&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>SS Output Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210"/><section>
    <title>SPI_CR2_TXDMAEN</title>
<indexterm><primary>SPI_CR2_TXDMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_TXDMAEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_TXDMAEN&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Tx Buffer DMA Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c"/><section>
    <title>SPI_CR2_TXEIE</title>
<indexterm><primary>SPI_CR2_TXEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_TXEIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_TXEIE&#160;&#160;&#160;((uint8_t)0x80)</computeroutput></para>
<para>Tx buffer Empty Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247"/><section>
    <title>SPI_CRCPR_CRCPOLY</title>
<indexterm><primary>SPI_CRCPR_CRCPOLY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CRCPR_CRCPOLY</secondary></indexterm>
<para><computeroutput>#define SPI_CRCPR_CRCPOLY&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>CRC polynomial register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad"/><section>
    <title>SPI_DR_DR</title>
<indexterm><primary>SPI_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_DR_DR</secondary></indexterm>
<para><computeroutput>#define SPI_DR_DR&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Data Register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f"/><section>
    <title>SPI_I2SCFGR_CHLEN</title>
<indexterm><primary>SPI_I2SCFGR_CHLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_CHLEN</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_CHLEN&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Channel length (number of bits per audio channel) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f"/><section>
    <title>SPI_I2SCFGR_CKPOL</title>
<indexterm><primary>SPI_I2SCFGR_CKPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_CKPOL</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_CKPOL&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>steady state clock polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae"/><section>
    <title>SPI_I2SCFGR_DATLEN</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN&#160;&#160;&#160;((uint16_t)0x0006)</computeroutput></para>
<para>DATLEN[1:0] bits (Data length to be transferred) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa"/><section>
    <title>SPI_I2SCFGR_DATLEN_0</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN_0&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412"/><section>
    <title>SPI_I2SCFGR_DATLEN_1</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN_1&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68"/><section>
    <title>SPI_I2SCFGR_I2SCFG</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>I2SCFG[1:0] bits (I2S configuration mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e"/><section>
    <title>SPI_I2SCFGR_I2SCFG_0</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352"/><section>
    <title>SPI_I2SCFGR_I2SCFG_1</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3"/><section>
    <title>SPI_I2SCFGR_I2SE</title>
<indexterm><primary>SPI_I2SCFGR_I2SE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SE</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>I2S Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701"/><section>
    <title>SPI_I2SCFGR_I2SMOD</title>
<indexterm><primary>SPI_I2SCFGR_I2SMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SMOD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SMOD&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>I2S mode selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f"/><section>
    <title>SPI_I2SCFGR_I2SSTD</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD&#160;&#160;&#160;((uint16_t)0x0030)</computeroutput></para>
<para>I2SSTD[1:0] bits (I2S standard selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8"/><section>
    <title>SPI_I2SCFGR_I2SSTD_0</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a"/><section>
    <title>SPI_I2SCFGR_I2SSTD_1</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b"/><section>
    <title>SPI_I2SCFGR_PCMSYNC</title>
<indexterm><primary>SPI_I2SCFGR_PCMSYNC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_PCMSYNC</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_PCMSYNC&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PCM frame synchronization </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543"/><section>
    <title>SPI_I2SPR_I2SDIV</title>
<indexterm><primary>SPI_I2SPR_I2SDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_I2SDIV</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_I2SDIV&#160;&#160;&#160;((uint16_t)0x00FF)</computeroutput></para>
<para>I2S Linear prescaler </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0"/><section>
    <title>SPI_I2SPR_MCKOE</title>
<indexterm><primary>SPI_I2SPR_MCKOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_MCKOE</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_MCKOE&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Master Clock Output Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a"/><section>
    <title>SPI_I2SPR_ODD</title>
<indexterm><primary>SPI_I2SPR_ODD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_ODD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_ODD&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Odd factor for the prescaler </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181"/><section>
    <title>SPI_RXCRCR_RXCRC</title>
<indexterm><primary>SPI_RXCRCR_RXCRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_RXCRCR_RXCRC</secondary></indexterm>
<para><computeroutput>#define SPI_RXCRCR_RXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Rx CRC Register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf"/><section>
    <title>SPI_SR_BSY</title>
<indexterm><primary>SPI_SR_BSY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_BSY</secondary></indexterm>
<para><computeroutput>#define SPI_SR_BSY&#160;&#160;&#160;((uint8_t)0x80)</computeroutput></para>
<para>Busy flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de"/><section>
    <title>SPI_SR_CHSIDE</title>
<indexterm><primary>SPI_SR_CHSIDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_CHSIDE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_CHSIDE&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Channel side </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b"/><section>
    <title>SPI_SR_CRCERR</title>
<indexterm><primary>SPI_SR_CRCERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_CRCERR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_CRCERR&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>CRC Error flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf"/><section>
    <title>SPI_SR_MODF</title>
<indexterm><primary>SPI_SR_MODF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_MODF</secondary></indexterm>
<para><computeroutput>#define SPI_SR_MODF&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Mode fault </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232"/><section>
    <title>SPI_SR_OVR</title>
<indexterm><primary>SPI_SR_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_OVR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_OVR&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>Overrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48"/><section>
    <title>SPI_SR_RXNE</title>
<indexterm><primary>SPI_SR_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_RXNE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_RXNE&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Receive buffer Not Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c"/><section>
    <title>SPI_SR_TXE</title>
<indexterm><primary>SPI_SR_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_TXE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_TXE&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Transmit buffer Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6"/><section>
    <title>SPI_SR_UDR</title>
<indexterm><primary>SPI_SR_UDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_UDR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_UDR&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Underrun flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09"/><section>
    <title>SPI_TXCRCR_TXCRC</title>
<indexterm><primary>SPI_TXCRCR_TXCRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_TXCRCR_TXCRC</secondary></indexterm>
<para><computeroutput>#define SPI_TXCRCR_TXCRC&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Tx CRC Register </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806"/><section>
    <title>SYSCFG_CMPCR_CMP_PD</title>
<indexterm><primary>SYSCFG_CMPCR_CMP_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_CMPCR_CMP_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_CMPCR_CMP_PD&#160;&#160;&#160;((uint32_t)0x00000001)</computeroutput></para>
<para>Compensation cell ready flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215"/><section>
    <title>SYSCFG_CMPCR_READY</title>
<indexterm><primary>SYSCFG_CMPCR_READY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_CMPCR_READY</secondary></indexterm>
<para><computeroutput>#define SYSCFG_CMPCR_READY&#160;&#160;&#160;((uint32_t)0x00000100)</computeroutput></para>
<para>Compensation cell power-down </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884"/><section>
    <title>SYSCFG_EXTICR1_EXTI0</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>EXTI 0 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI0 configuration <?linebreak?> </para>
</para>

<para>PA[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PB&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>PB[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PC&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>PC[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PD&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>PD[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>PE[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa897f1ac8311e57339eaf7813239eaf4"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PF</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PF&#160;&#160;&#160;((uint16_t)0x0005)</computeroutput></para>
<para>PF[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98b2d929e79e5cc2ee7961a75a0ab094"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PG</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PG&#160;&#160;&#160;((uint16_t)0x0006)</computeroutput></para>
<para>PG[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PH&#160;&#160;&#160;((uint16_t)0x0007)</computeroutput></para>
<para>PH[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfc4b69ff5f5d9b35bf01f26d6aa4e60"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PI</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PI&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>PI[0] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>EXTI 1 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI1 configuration <?linebreak?> </para>
</para>

<para>PA[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PB&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>PB[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PC&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PC[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PD&#160;&#160;&#160;((uint16_t)0x0030)</computeroutput></para>
<para>PD[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>PE[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43ea410456aa31dfe6ec4889de62428b"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PF</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PF&#160;&#160;&#160;((uint16_t)0x0050)</computeroutput></para>
<para>PF[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9118efcafa89eeada012ff5ab98387d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PG</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PG&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>PG[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PH&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>PH[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga010784c7bdee3c742b48c500ee52e223"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PI</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PI&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PI[1] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd"/><section>
    <title>SYSCFG_EXTICR1_EXTI2</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2&#160;&#160;&#160;((uint16_t)0x0F00)</computeroutput></para>
<para>EXTI 2 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI2 configuration <?linebreak?> </para>
</para>

<para>PA[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PB&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>PB[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PC&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>PC[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PD&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>PD[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>PE[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab538769f1da056b3f57fb984adeef252"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PF</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PF&#160;&#160;&#160;((uint16_t)0x0500)</computeroutput></para>
<para>PF[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe4f5fa56e98b42b64e894f7a9216e05"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PG</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PG&#160;&#160;&#160;((uint16_t)0x0600)</computeroutput></para>
<para>PG[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PH&#160;&#160;&#160;((uint16_t)0x0700)</computeroutput></para>
<para>PH[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00bc1224b7bfd46dcec32676a601de51"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PI</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PI&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>PI[2] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4"/><section>
    <title>SYSCFG_EXTICR1_EXTI3</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>EXTI 3 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI3 configuration <?linebreak?> </para>
</para>

<para>PA[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PB&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>PB[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PC&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>PC[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PD&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>PD[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>PE[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40240ee616b6e06ecd8dabe9d8e56e71"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PF</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PF&#160;&#160;&#160;((uint16_t)0x5000)</computeroutput></para>
<para>PF[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa73420dbafb7f20f16c350a12b0a0f5"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PG</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PG&#160;&#160;&#160;((uint16_t)0x6000)</computeroutput></para>
<para>PG[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PH&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>PH[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga337e37f58e8710ea8305a16c08e390b9"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PI</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PI&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>PI[3] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e"/><section>
    <title>SYSCFG_EXTICR2_EXTI4</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>EXTI 4 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI4 configuration <?linebreak?> </para>
</para>

<para>PA[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PB&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>PB[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PC&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>PC[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PD&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>PD[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>PE[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0adc3c72bddc65977e3ef56df74ed40e"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PF</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PF&#160;&#160;&#160;((uint16_t)0x0005)</computeroutput></para>
<para>PF[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5aad8ed8589e28677332ea0b200617b"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PG</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PG&#160;&#160;&#160;((uint16_t)0x0006)</computeroutput></para>
<para>PG[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PH&#160;&#160;&#160;((uint16_t)0x0007)</computeroutput></para>
<para>PH[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad36a509bf6deabd5446a07c20964f83"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PI</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PI&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>PI[4] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17"/><section>
    <title>SYSCFG_EXTICR2_EXTI5</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>EXTI 5 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI5 configuration <?linebreak?> </para>
</para>

<para>PA[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PB&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>PB[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PC&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PC[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PD&#160;&#160;&#160;((uint16_t)0x0030)</computeroutput></para>
<para>PD[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>PE[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga740e27c5bead2c914a134ac4ed4d05b3"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PF</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PF&#160;&#160;&#160;((uint16_t)0x0050)</computeroutput></para>
<para>PF[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d78839e577ab90090abcdcff88e18c8"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PG</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PG&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>PG[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PH&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>PH[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f3c4ebe4d750f89465acd067ab0ee30"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PI</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PI&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PI[5] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b"/><section>
    <title>SYSCFG_EXTICR2_EXTI6</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6&#160;&#160;&#160;((uint16_t)0x0F00)</computeroutput></para>
<para>EXTI 6 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI6 configuration <?linebreak?> </para>
</para>

<para>PA[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PB&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>PB[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PC&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>PC[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PD&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>PD[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>PE[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d36de53e52c8a4c7991513fec326df6"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PF</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PF&#160;&#160;&#160;((uint16_t)0x0500)</computeroutput></para>
<para>PF[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga278997204184bfe7c951c1da327e6fb5"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PG</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PG&#160;&#160;&#160;((uint16_t)0x0600)</computeroutput></para>
<para>PG[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PH&#160;&#160;&#160;((uint16_t)0x0700)</computeroutput></para>
<para>PH[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4222e7d9ed672ea2de3a038c23f9566b"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PI</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PI&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>PI[6] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950"/><section>
    <title>SYSCFG_EXTICR2_EXTI7</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>EXTI 7 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI7 configuration <?linebreak?> </para>
</para>

<para>PA[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PB&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>PB[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PC&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>PC[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PD&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>PD[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>PE[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf2c3a661be3569fffe11515e37de1e4"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PF</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PF&#160;&#160;&#160;((uint16_t)0x5000)</computeroutput></para>
<para>PF[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga987bc0488e57b14b0a98e4952df2b539"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PG</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PG&#160;&#160;&#160;((uint16_t)0x6000)</computeroutput></para>
<para>PG[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PH&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>PH[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae68ca6758cf36232dd5ac63afae97cbc"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PI</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PI&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>PI[7] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80"/><section>
    <title>SYSCFG_EXTICR3_EXTI10</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10&#160;&#160;&#160;((uint16_t)0x0F00)</computeroutput></para>
<para>EXTI 10 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI10 configuration <?linebreak?> </para>
</para>

<para>PA[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PB&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>PB[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PC&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>PC[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PD&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>PD[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>PE[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09ed841a11367cda67c7a416ed6d9b99"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PF</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PF&#160;&#160;&#160;((uint16_t)0x0500)</computeroutput></para>
<para>PF[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6dff840a6986b440e7633a3671ce57cc"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PG</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PG&#160;&#160;&#160;((uint16_t)0x0600)</computeroutput></para>
<para>PG[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PH&#160;&#160;&#160;((uint16_t)0x0700)</computeroutput></para>
<para>PH[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bee76cf4bed88ff7b51145393b2cd19"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PI</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PI&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>PI[10] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67"/><section>
    <title>SYSCFG_EXTICR3_EXTI11</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>EXTI 11 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI11 configuration <?linebreak?> </para>
</para>

<para>PA[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PB&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>PB[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PC&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>PC[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PD&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>PD[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>PE[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66fb050835077047b576b3a510700d64"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PF</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PF&#160;&#160;&#160;((uint16_t)0x5000)</computeroutput></para>
<para>PF[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7b66390eeb4a8d50ebb7e87e2f281b3"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PG</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PG&#160;&#160;&#160;((uint16_t)0x6000)</computeroutput></para>
<para>PG[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PH&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>PH[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafadb14df8764208abeeaf6197489f1b4"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PI</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PI&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>PI[11] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6bacbf87e34c3f3af8ad4adf0599ce81"/><section>
    <title>SYSCFG_EXTICR3_EXTI12_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI12_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI12_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI12_PH&#160;&#160;&#160;((uint16_t)0x0007)</computeroutput></para>
<para>PH[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5088d8b62be3faaf7853907f82ba0084"/><section>
    <title>SYSCFG_EXTICR3_EXTI13_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI13_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI13_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI13_PH&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>PH[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga460355223eb849c797abfaa3dc1c717e"/><section>
    <title>SYSCFG_EXTICR3_EXTI14_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI14_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI14_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI14_PH&#160;&#160;&#160;((uint16_t)0x0700)</computeroutput></para>
<para>PH[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga036482d96f0cabeddf2702777058cfc7"/><section>
    <title>SYSCFG_EXTICR3_EXTI15_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI15_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI15_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI15_PH&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>PH[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935"/><section>
    <title>SYSCFG_EXTICR3_EXTI8</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>EXTI 8 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI8 configuration <?linebreak?> </para>
</para>

<para>PA[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PB&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>PB[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PC&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>PC[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PD&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>PD[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>PE[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga425e41001af4b205b8fbfba723572a81"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PF</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PF&#160;&#160;&#160;((uint16_t)0x0005)</computeroutput></para>
<para>PF[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ecc7a12103b805da045093eb626614d"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PG</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PG&#160;&#160;&#160;((uint16_t)0x0006)</computeroutput></para>
<para>PG[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PH&#160;&#160;&#160;((uint16_t)0x0007)</computeroutput></para>
<para>PH[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0b679636c97041f5584012c78f6d7a3"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PI</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PI&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>PI[8] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575"/><section>
    <title>SYSCFG_EXTICR3_EXTI9</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>EXTI 9 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI9 configuration <?linebreak?> </para>
</para>

<para>PA[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PB&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>PB[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PC&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PC[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PD&#160;&#160;&#160;((uint16_t)0x0030)</computeroutput></para>
<para>PD[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>PE[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76ef2422b4d021d0cc038cb6325ed311"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PF</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PF&#160;&#160;&#160;((uint16_t)0x0050)</computeroutput></para>
<para>PF[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1b37bf746ccfe0750aebd28cfa52a0c"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PG</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PG&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>PG[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PH&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>PH[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cd8a0da1b9ede601094f6c651a499e4"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PI</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PI</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PI&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PI[9] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1"/><section>
    <title>SYSCFG_EXTICR4_EXTI12</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>EXTI 12 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI12 configuration <?linebreak?> </para>
</para>

<para>PA[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PB&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>PB[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PC&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>PC[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PD&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>PD[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>PE[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9785209e7e13fcf9c4f82d57bae0837"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PF</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PF&#160;&#160;&#160;((uint16_t)0x0005)</computeroutput></para>
<para>PF[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c78af5f130089bec32d6f782288765c"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PG</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PG&#160;&#160;&#160;((uint16_t)0x0006)</computeroutput></para>
<para>PG[12] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1"/><section>
    <title>SYSCFG_EXTICR4_EXTI13</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>EXTI 13 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI13 configuration <?linebreak?> </para>
</para>

<para>PA[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PB&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>PB[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PC&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>PC[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PD&#160;&#160;&#160;((uint16_t)0x0030)</computeroutput></para>
<para>PD[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>PE[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf4c995587d7bae6436e6793b8214627"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PF</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PF&#160;&#160;&#160;((uint16_t)0x0050)</computeroutput></para>
<para>PF[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4dedb6adbf49c40e5a15ad2afc471155"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PG</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PG&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>PG[13] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa"/><section>
    <title>SYSCFG_EXTICR4_EXTI14</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14&#160;&#160;&#160;((uint16_t)0x0F00)</computeroutput></para>
<para>EXTI 14 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI14 configuration <?linebreak?> </para>
</para>

<para>PA[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PB&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>PB[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PC&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>PC[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PD&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>PD[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>PE[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9df1ee6f60db93301acaa9220a591da9"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PF</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PF&#160;&#160;&#160;((uint16_t)0x0500)</computeroutput></para>
<para>PF[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8ae4d091bb2c7148188ef430734020a"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PG</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PG&#160;&#160;&#160;((uint16_t)0x0600)</computeroutput></para>
<para>PG[14] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e"/><section>
    <title>SYSCFG_EXTICR4_EXTI15</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>EXTI 15 configuration </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PA&#160;&#160;&#160;((uint16_t)0x0000)</computeroutput></para><para>

<para>EXTI15 configuration <?linebreak?> </para>
</para>

<para>PA[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PB&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>PB[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PC&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>PC[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PD&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>PD[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>PE[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e88d51ebabe9f70e5b7c2ad60899d54"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PF</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PF</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PF&#160;&#160;&#160;((uint16_t)0x5000)</computeroutput></para>
<para>PF[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51d341c45e98ccbd82bf7003bfa56e6b"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PG</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PG</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PG&#160;&#160;&#160;((uint16_t)0x6000)</computeroutput></para>
<para>PG[15] pin </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258"/><section>
    <title>SYSCFG_MEMRMP_MEM_MODE</title>
<indexterm><primary>SYSCFG_MEMRMP_MEM_MODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_MEMRMP_MEM_MODE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_MEMRMP_MEM_MODE&#160;&#160;&#160;((uint32_t)0x00000003)</computeroutput></para>
<para>SYSCFG_Memory Remap Config </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d8ca35cdab213cb2400c49434de326"/><section>
    <title>SYSCFG_PMC_MII_RMII_SEL</title>
<indexterm><primary>SYSCFG_PMC_MII_RMII_SEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_PMC_MII_RMII_SEL</secondary></indexterm>
<para><computeroutput>#define SYSCFG_PMC_MII_RMII_SEL&#160;&#160;&#160;((uint32_t)0x00800000)</computeroutput></para>
<para>Ethernet PHY interface selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9"/><section>
    <title>TIM_ARR_ARR</title>
<indexterm><primary>TIM_ARR_ARR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_ARR_ARR</secondary></indexterm>
<para><computeroutput>#define TIM_ARR_ARR&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>actual auto-reload Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509"/><section>
    <title>TIM_BDTR_AOE</title>
<indexterm><primary>TIM_BDTR_AOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_AOE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_AOE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Automatic Output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8"/><section>
    <title>TIM_BDTR_BKE</title>
<indexterm><primary>TIM_BDTR_BKE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_BKE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_BKE&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Break enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e"/><section>
    <title>TIM_BDTR_BKP</title>
<indexterm><primary>TIM_BDTR_BKP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_BKP</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_BKP&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Break Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67"/><section>
    <title>TIM_BDTR_DTG</title>
<indexterm><primary>TIM_BDTR_DTG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG&#160;&#160;&#160;((uint16_t)0x00FF)</computeroutput></para>
<para>DTG[0:7] bits (Dead-Time Generator set-up) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc"/><section>
    <title>TIM_BDTR_DTG_0</title>
<indexterm><primary>TIM_BDTR_DTG_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_0</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d"/><section>
    <title>TIM_BDTR_DTG_1</title>
<indexterm><primary>TIM_BDTR_DTG_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_1</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c"/><section>
    <title>TIM_BDTR_DTG_2</title>
<indexterm><primary>TIM_BDTR_DTG_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_2</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43"/><section>
    <title>TIM_BDTR_DTG_3</title>
<indexterm><primary>TIM_BDTR_DTG_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_3</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213"/><section>
    <title>TIM_BDTR_DTG_4</title>
<indexterm><primary>TIM_BDTR_DTG_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_4</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f"/><section>
    <title>TIM_BDTR_DTG_5</title>
<indexterm><primary>TIM_BDTR_DTG_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_5</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e"/><section>
    <title>TIM_BDTR_DTG_6</title>
<indexterm><primary>TIM_BDTR_DTG_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_6</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b"/><section>
    <title>TIM_BDTR_DTG_7</title>
<indexterm><primary>TIM_BDTR_DTG_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_7</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651"/><section>
    <title>TIM_BDTR_LOCK</title>
<indexterm><primary>TIM_BDTR_LOCK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>LOCK[1:0] bits (Lock Configuration) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf"/><section>
    <title>TIM_BDTR_LOCK_0</title>
<indexterm><primary>TIM_BDTR_LOCK_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK_0</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee"/><section>
    <title>TIM_BDTR_LOCK_1</title>
<indexterm><primary>TIM_BDTR_LOCK_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK_1</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc"/><section>
    <title>TIM_BDTR_MOE</title>
<indexterm><primary>TIM_BDTR_MOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_MOE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_MOE&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Main Output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a"/><section>
    <title>TIM_BDTR_OSSI</title>
<indexterm><primary>TIM_BDTR_OSSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_OSSI</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_OSSI&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Off-State Selection for Idle mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e"/><section>
    <title>TIM_BDTR_OSSR</title>
<indexterm><primary>TIM_BDTR_OSSR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_OSSR</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_OSSR&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Off-State Selection for Run mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937"/><section>
    <title>TIM_CCER_CC1E</title>
<indexterm><primary>TIM_CCER_CC1E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1E&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Capture/Compare 1 output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e"/><section>
    <title>TIM_CCER_CC1NE</title>
<indexterm><primary>TIM_CCER_CC1NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1NE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Capture/Compare 1 Complementary output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36"/><section>
    <title>TIM_CCER_CC1NP</title>
<indexterm><primary>TIM_CCER_CC1NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1NP&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Capture/Compare 1 Complementary output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291"/><section>
    <title>TIM_CCER_CC1P</title>
<indexterm><primary>TIM_CCER_CC1P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1P&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c"/><section>
    <title>TIM_CCER_CC2E</title>
<indexterm><primary>TIM_CCER_CC2E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2E&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Capture/Compare 2 output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156"/><section>
    <title>TIM_CCER_CC2NE</title>
<indexterm><primary>TIM_CCER_CC2NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2NE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Capture/Compare 2 Complementary output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f"/><section>
    <title>TIM_CCER_CC2NP</title>
<indexterm><primary>TIM_CCER_CC2NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2NP&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Capture/Compare 2 Complementary output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912"/><section>
    <title>TIM_CCER_CC2P</title>
<indexterm><primary>TIM_CCER_CC2P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2P&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Capture/Compare 2 output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f"/><section>
    <title>TIM_CCER_CC3E</title>
<indexterm><primary>TIM_CCER_CC3E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3E&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Capture/Compare 3 output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa"/><section>
    <title>TIM_CCER_CC3NE</title>
<indexterm><primary>TIM_CCER_CC3NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3NE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Capture/Compare 3 Complementary output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521"/><section>
    <title>TIM_CCER_CC3NP</title>
<indexterm><primary>TIM_CCER_CC3NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3NP&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 Complementary output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5"/><section>
    <title>TIM_CCER_CC3P</title>
<indexterm><primary>TIM_CCER_CC3P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3P&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Capture/Compare 3 output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621"/><section>
    <title>TIM_CCER_CC4E</title>
<indexterm><primary>TIM_CCER_CC4E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4E&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 output enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260"/><section>
    <title>TIM_CCER_CC4NP</title>
<indexterm><primary>TIM_CCER_CC4NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4NP&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Capture/Compare 4 Complementary output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1"/><section>
    <title>TIM_CCER_CC4P</title>
<indexterm><primary>TIM_CCER_CC4P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4P&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Capture/Compare 4 output Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb"/><section>
    <title>TIM_CCMR1_CC1S</title>
<indexterm><primary>TIM_CCMR1_CC1S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>CC1S[1:0] bits (Capture/Compare 1 Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d"/><section>
    <title>TIM_CCMR1_CC1S_0</title>
<indexterm><primary>TIM_CCMR1_CC1S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe"/><section>
    <title>TIM_CCMR1_CC1S_1</title>
<indexterm><primary>TIM_CCMR1_CC1S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf"/><section>
    <title>TIM_CCMR1_CC2S</title>
<indexterm><primary>TIM_CCMR1_CC2S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>CC2S[1:0] bits (Capture/Compare 2 Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874"/><section>
    <title>TIM_CCMR1_CC2S_0</title>
<indexterm><primary>TIM_CCMR1_CC2S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45"/><section>
    <title>TIM_CCMR1_CC2S_1</title>
<indexterm><primary>TIM_CCMR1_CC2S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912"/><section>
    <title>TIM_CCMR1_IC1F</title>
<indexterm><primary>TIM_CCMR1_IC1F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>IC1F[3:0] bits (Input Capture 1 Filter) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6"/><section>
    <title>TIM_CCMR1_IC1F_0</title>
<indexterm><primary>TIM_CCMR1_IC1F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84"/><section>
    <title>TIM_CCMR1_IC1F_1</title>
<indexterm><primary>TIM_CCMR1_IC1F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b"/><section>
    <title>TIM_CCMR1_IC1F_2</title>
<indexterm><primary>TIM_CCMR1_IC1F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42"/><section>
    <title>TIM_CCMR1_IC1F_3</title>
<indexterm><primary>TIM_CCMR1_IC1F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_3&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72"/><section>
    <title>TIM_CCMR1_IC1PSC</title>
<indexterm><primary>TIM_CCMR1_IC1PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC&#160;&#160;&#160;((uint16_t)0x000C)</computeroutput></para>
<para>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d"/><section>
    <title>TIM_CCMR1_IC1PSC_0</title>
<indexterm><primary>TIM_CCMR1_IC1PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add"/><section>
    <title>TIM_CCMR1_IC1PSC_1</title>
<indexterm><primary>TIM_CCMR1_IC1PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb"/><section>
    <title>TIM_CCMR1_IC2F</title>
<indexterm><primary>TIM_CCMR1_IC2F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>IC2F[3:0] bits (Input Capture 2 Filter) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f"/><section>
    <title>TIM_CCMR1_IC2F_0</title>
<indexterm><primary>TIM_CCMR1_IC2F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd"/><section>
    <title>TIM_CCMR1_IC2F_1</title>
<indexterm><primary>TIM_CCMR1_IC2F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107"/><section>
    <title>TIM_CCMR1_IC2F_2</title>
<indexterm><primary>TIM_CCMR1_IC2F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_2&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8"/><section>
    <title>TIM_CCMR1_IC2F_3</title>
<indexterm><primary>TIM_CCMR1_IC2F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_3&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d"/><section>
    <title>TIM_CCMR1_IC2PSC</title>
<indexterm><primary>TIM_CCMR1_IC2PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC&#160;&#160;&#160;((uint16_t)0x0C00)</computeroutput></para>
<para>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223"/><section>
    <title>TIM_CCMR1_IC2PSC_0</title>
<indexterm><primary>TIM_CCMR1_IC2PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841"/><section>
    <title>TIM_CCMR1_IC2PSC_1</title>
<indexterm><primary>TIM_CCMR1_IC2PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba"/><section>
    <title>TIM_CCMR1_OC1CE</title>
<indexterm><primary>TIM_CCMR1_OC1CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1CE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Output Compare 1Clear Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e"/><section>
    <title>TIM_CCMR1_OC1FE</title>
<indexterm><primary>TIM_CCMR1_OC1FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1FE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Output Compare 1 Fast enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b"/><section>
    <title>TIM_CCMR1_OC1M</title>
<indexterm><primary>TIM_CCMR1_OC1M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>OC1M[2:0] bits (Output Compare 1 Mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f"/><section>
    <title>TIM_CCMR1_OC1M_0</title>
<indexterm><primary>TIM_CCMR1_OC1M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5"/><section>
    <title>TIM_CCMR1_OC1M_1</title>
<indexterm><primary>TIM_CCMR1_OC1M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b"/><section>
    <title>TIM_CCMR1_OC1M_2</title>
<indexterm><primary>TIM_CCMR1_OC1M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb"/><section>
    <title>TIM_CCMR1_OC1PE</title>
<indexterm><primary>TIM_CCMR1_OC1PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1PE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Output Compare 1 Preload enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5"/><section>
    <title>TIM_CCMR1_OC2CE</title>
<indexterm><primary>TIM_CCMR1_OC2CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2CE&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Output Compare 2 Clear Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c"/><section>
    <title>TIM_CCMR1_OC2FE</title>
<indexterm><primary>TIM_CCMR1_OC2FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2FE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Output Compare 2 Fast enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f"/><section>
    <title>TIM_CCMR1_OC2M</title>
<indexterm><primary>TIM_CCMR1_OC2M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>OC2M[2:0] bits (Output Compare 2 Mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c"/><section>
    <title>TIM_CCMR1_OC2M_0</title>
<indexterm><primary>TIM_CCMR1_OC2M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4"/><section>
    <title>TIM_CCMR1_OC2M_1</title>
<indexterm><primary>TIM_CCMR1_OC2M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e"/><section>
    <title>TIM_CCMR1_OC2M_2</title>
<indexterm><primary>TIM_CCMR1_OC2M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_2&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370"/><section>
    <title>TIM_CCMR1_OC2PE</title>
<indexterm><primary>TIM_CCMR1_OC2PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2PE&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Output Compare 2 Preload enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260"/><section>
    <title>TIM_CCMR2_CC3S</title>
<indexterm><primary>TIM_CCMR2_CC3S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S&#160;&#160;&#160;((uint16_t)0x0003)</computeroutput></para>
<para>CC3S[1:0] bits (Capture/Compare 3 Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0"/><section>
    <title>TIM_CCMR2_CC3S_0</title>
<indexterm><primary>TIM_CCMR2_CC3S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc"/><section>
    <title>TIM_CCMR2_CC3S_1</title>
<indexterm><primary>TIM_CCMR2_CC3S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048"/><section>
    <title>TIM_CCMR2_CC4S</title>
<indexterm><primary>TIM_CCMR2_CC4S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>CC4S[1:0] bits (Capture/Compare 4 Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499"/><section>
    <title>TIM_CCMR2_CC4S_0</title>
<indexterm><primary>TIM_CCMR2_CC4S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893"/><section>
    <title>TIM_CCMR2_CC4S_1</title>
<indexterm><primary>TIM_CCMR2_CC4S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd"/><section>
    <title>TIM_CCMR2_IC3F</title>
<indexterm><primary>TIM_CCMR2_IC3F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F&#160;&#160;&#160;((uint16_t)0x00F0)</computeroutput></para>
<para>IC3F[3:0] bits (Input Capture 3 Filter) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061"/><section>
    <title>TIM_CCMR2_IC3F_0</title>
<indexterm><primary>TIM_CCMR2_IC3F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849"/><section>
    <title>TIM_CCMR2_IC3F_1</title>
<indexterm><primary>TIM_CCMR2_IC3F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9"/><section>
    <title>TIM_CCMR2_IC3F_2</title>
<indexterm><primary>TIM_CCMR2_IC3F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b"/><section>
    <title>TIM_CCMR2_IC3F_3</title>
<indexterm><primary>TIM_CCMR2_IC3F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_3&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6"/><section>
    <title>TIM_CCMR2_IC3PSC</title>
<indexterm><primary>TIM_CCMR2_IC3PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC&#160;&#160;&#160;((uint16_t)0x000C)</computeroutput></para>
<para>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c"/><section>
    <title>TIM_CCMR2_IC3PSC_0</title>
<indexterm><primary>TIM_CCMR2_IC3PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC_0&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d"/><section>
    <title>TIM_CCMR2_IC3PSC_1</title>
<indexterm><primary>TIM_CCMR2_IC3PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC_1&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e"/><section>
    <title>TIM_CCMR2_IC4F</title>
<indexterm><primary>TIM_CCMR2_IC4F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F&#160;&#160;&#160;((uint16_t)0xF000)</computeroutput></para>
<para>IC4F[3:0] bits (Input Capture 4 Filter) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c"/><section>
    <title>TIM_CCMR2_IC4F_0</title>
<indexterm><primary>TIM_CCMR2_IC4F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85"/><section>
    <title>TIM_CCMR2_IC4F_1</title>
<indexterm><primary>TIM_CCMR2_IC4F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c"/><section>
    <title>TIM_CCMR2_IC4F_2</title>
<indexterm><primary>TIM_CCMR2_IC4F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_2&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09"/><section>
    <title>TIM_CCMR2_IC4F_3</title>
<indexterm><primary>TIM_CCMR2_IC4F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_3&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0"/><section>
    <title>TIM_CCMR2_IC4PSC</title>
<indexterm><primary>TIM_CCMR2_IC4PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC&#160;&#160;&#160;((uint16_t)0x0C00)</computeroutput></para>
<para>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4"/><section>
    <title>TIM_CCMR2_IC4PSC_0</title>
<indexterm><primary>TIM_CCMR2_IC4PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC_0&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66"/><section>
    <title>TIM_CCMR2_IC4PSC_1</title>
<indexterm><primary>TIM_CCMR2_IC4PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC_1&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a"/><section>
    <title>TIM_CCMR2_OC3CE</title>
<indexterm><primary>TIM_CCMR2_OC3CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3CE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Output Compare 3 Clear Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba"/><section>
    <title>TIM_CCMR2_OC3FE</title>
<indexterm><primary>TIM_CCMR2_OC3FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3FE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Output Compare 3 Fast enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a"/><section>
    <title>TIM_CCMR2_OC3M</title>
<indexterm><primary>TIM_CCMR2_OC3M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>OC3M[2:0] bits (Output Compare 3 Mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f"/><section>
    <title>TIM_CCMR2_OC3M_0</title>
<indexterm><primary>TIM_CCMR2_OC3M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8"/><section>
    <title>TIM_CCMR2_OC3M_1</title>
<indexterm><primary>TIM_CCMR2_OC3M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5"/><section>
    <title>TIM_CCMR2_OC3M_2</title>
<indexterm><primary>TIM_CCMR2_OC3M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24"/><section>
    <title>TIM_CCMR2_OC3PE</title>
<indexterm><primary>TIM_CCMR2_OC3PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3PE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Output Compare 3 Preload enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3"/><section>
    <title>TIM_CCMR2_OC4CE</title>
<indexterm><primary>TIM_CCMR2_OC4CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4CE&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>Output Compare 4 Clear Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57"/><section>
    <title>TIM_CCMR2_OC4FE</title>
<indexterm><primary>TIM_CCMR2_OC4FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4FE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Output Compare 4 Fast enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b"/><section>
    <title>TIM_CCMR2_OC4M</title>
<indexterm><primary>TIM_CCMR2_OC4M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M&#160;&#160;&#160;((uint16_t)0x7000)</computeroutput></para>
<para>OC4M[2:0] bits (Output Compare 4 Mode) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5"/><section>
    <title>TIM_CCMR2_OC4M_0</title>
<indexterm><primary>TIM_CCMR2_OC4M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af"/><section>
    <title>TIM_CCMR2_OC4M_1</title>
<indexterm><primary>TIM_CCMR2_OC4M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab"/><section>
    <title>TIM_CCMR2_OC4M_2</title>
<indexterm><primary>TIM_CCMR2_OC4M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_2&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa"/><section>
    <title>TIM_CCMR2_OC4PE</title>
<indexterm><primary>TIM_CCMR2_OC4PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4PE&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Output Compare 4 Preload enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0"/><section>
    <title>TIM_CCR1_CCR1</title>
<indexterm><primary>TIM_CCR1_CCR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR1_CCR1</secondary></indexterm>
<para><computeroutput>#define TIM_CCR1_CCR1&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 1 Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba"/><section>
    <title>TIM_CCR2_CCR2</title>
<indexterm><primary>TIM_CCR2_CCR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR2_CCR2</secondary></indexterm>
<para><computeroutput>#define TIM_CCR2_CCR2&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 2 Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1"/><section>
    <title>TIM_CCR3_CCR3</title>
<indexterm><primary>TIM_CCR3_CCR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR3_CCR3</secondary></indexterm>
<para><computeroutput>#define TIM_CCR3_CCR3&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 3 Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca"/><section>
    <title>TIM_CCR4_CCR4</title>
<indexterm><primary>TIM_CCR4_CCR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR4_CCR4</secondary></indexterm>
<para><computeroutput>#define TIM_CCR4_CCR4&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 4 Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc"/><section>
    <title>TIM_CNT_CNT</title>
<indexterm><primary>TIM_CNT_CNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CNT_CNT</secondary></indexterm>
<para><computeroutput>#define TIM_CNT_CNT&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Counter Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd"/><section>
    <title>TIM_CR1_ARPE</title>
<indexterm><primary>TIM_CR1_ARPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_ARPE</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_ARPE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Auto-reload preload enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a"/><section>
    <title>TIM_CR1_CEN</title>
<indexterm><primary>TIM_CR1_CEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CEN</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CEN&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Counter enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72"/><section>
    <title>TIM_CR1_CKD</title>
<indexterm><primary>TIM_CR1_CKD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD&#160;&#160;&#160;((uint16_t)0x0300)</computeroutput></para>
<para>CKD[1:0] bits (clock division) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f"/><section>
    <title>TIM_CR1_CKD_0</title>
<indexterm><primary>TIM_CR1_CKD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"/><section>
    <title>TIM_CR1_CKD_1</title>
<indexterm><primary>TIM_CR1_CKD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1"/><section>
    <title>TIM_CR1_CMS</title>
<indexterm><primary>TIM_CR1_CMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS&#160;&#160;&#160;((uint16_t)0x0060)</computeroutput></para>
<para>CMS[1:0] bits (Center-aligned mode selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2"/><section>
    <title>TIM_CR1_CMS_0</title>
<indexterm><primary>TIM_CR1_CMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS_0&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9"/><section>
    <title>TIM_CR1_CMS_1</title>
<indexterm><primary>TIM_CR1_CMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS_1&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa"/><section>
    <title>TIM_CR1_DIR</title>
<indexterm><primary>TIM_CR1_DIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_DIR</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_DIR&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Direction </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29"/><section>
    <title>TIM_CR1_OPM</title>
<indexterm><primary>TIM_CR1_OPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_OPM</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_OPM&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>One pulse mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c"/><section>
    <title>TIM_CR1_UDIS</title>
<indexterm><primary>TIM_CR1_UDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_UDIS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_UDIS&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Update disable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b"/><section>
    <title>TIM_CR1_URS</title>
<indexterm><primary>TIM_CR1_URS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_URS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_URS&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Update request source </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e"/><section>
    <title>TIM_CR2_CCDS</title>
<indexterm><primary>TIM_CR2_CCDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCDS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCDS&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Capture/Compare DMA Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e"/><section>
    <title>TIM_CR2_CCPC</title>
<indexterm><primary>TIM_CR2_CCPC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCPC</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCPC&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Capture/Compare Preloaded Control </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5"/><section>
    <title>TIM_CR2_CCUS</title>
<indexterm><primary>TIM_CR2_CCUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCUS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCUS&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Capture/Compare Control Update Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45"/><section>
    <title>TIM_CR2_MMS</title>
<indexterm><primary>TIM_CR2_MMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>MMS[2:0] bits (Master Mode Selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6"/><section>
    <title>TIM_CR2_MMS_0</title>
<indexterm><primary>TIM_CR2_MMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3"/><section>
    <title>TIM_CR2_MMS_1</title>
<indexterm><primary>TIM_CR2_MMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a"/><section>
    <title>TIM_CR2_MMS_2</title>
<indexterm><primary>TIM_CR2_MMS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_2</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358"/><section>
    <title>TIM_CR2_OIS1</title>
<indexterm><primary>TIM_CR2_OIS1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS1</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS1&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Output Idle state 1 (OC1 output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69"/><section>
    <title>TIM_CR2_OIS1N</title>
<indexterm><primary>TIM_CR2_OIS1N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS1N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS1N&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Output Idle state 1 (OC1N output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa"/><section>
    <title>TIM_CR2_OIS2</title>
<indexterm><primary>TIM_CR2_OIS2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS2</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS2&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Output Idle state 2 (OC2 output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4"/><section>
    <title>TIM_CR2_OIS2N</title>
<indexterm><primary>TIM_CR2_OIS2N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS2N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS2N&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Output Idle state 2 (OC2N output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565"/><section>
    <title>TIM_CR2_OIS3</title>
<indexterm><primary>TIM_CR2_OIS3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS3</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS3&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Output Idle state 3 (OC3 output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae"/><section>
    <title>TIM_CR2_OIS3N</title>
<indexterm><primary>TIM_CR2_OIS3N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS3N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS3N&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Output Idle state 3 (OC3N output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e"/><section>
    <title>TIM_CR2_OIS4</title>
<indexterm><primary>TIM_CR2_OIS4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS4</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS4&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Output Idle state 4 (OC4 output) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c"/><section>
    <title>TIM_CR2_TI1S</title>
<indexterm><primary>TIM_CR2_TI1S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_TI1S</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_TI1S&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>TI1 Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e"/><section>
    <title>TIM_DCR_DBA</title>
<indexterm><primary>TIM_DCR_DBA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA&#160;&#160;&#160;((uint16_t)0x001F)</computeroutput></para>
<para>DBA[4:0] bits (DMA Base Address) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba"/><section>
    <title>TIM_DCR_DBA_0</title>
<indexterm><primary>TIM_DCR_DBA_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_0</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e"/><section>
    <title>TIM_DCR_DBA_1</title>
<indexterm><primary>TIM_DCR_DBA_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_1</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1"/><section>
    <title>TIM_DCR_DBA_2</title>
<indexterm><primary>TIM_DCR_DBA_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_2</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430"/><section>
    <title>TIM_DCR_DBA_3</title>
<indexterm><primary>TIM_DCR_DBA_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_3</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc"/><section>
    <title>TIM_DCR_DBA_4</title>
<indexterm><primary>TIM_DCR_DBA_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_4</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb"/><section>
    <title>TIM_DCR_DBL</title>
<indexterm><primary>TIM_DCR_DBL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL&#160;&#160;&#160;((uint16_t)0x1F00)</computeroutput></para>
<para>DBL[4:0] bits (DMA Burst Length) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9"/><section>
    <title>TIM_DCR_DBL_0</title>
<indexterm><primary>TIM_DCR_DBL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_0</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea"/><section>
    <title>TIM_DCR_DBL_1</title>
<indexterm><primary>TIM_DCR_DBL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_1</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c"/><section>
    <title>TIM_DCR_DBL_2</title>
<indexterm><primary>TIM_DCR_DBL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_2</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_2&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03"/><section>
    <title>TIM_DCR_DBL_3</title>
<indexterm><primary>TIM_DCR_DBL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_3</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_3&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9"/><section>
    <title>TIM_DCR_DBL_4</title>
<indexterm><primary>TIM_DCR_DBL_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_4</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_4&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a"/><section>
    <title>TIM_DIER_BIE</title>
<indexterm><primary>TIM_DIER_BIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_BIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_BIE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Break interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd"/><section>
    <title>TIM_DIER_CC1DE</title>
<indexterm><primary>TIM_DIER_CC1DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC1DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC1DE&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Capture/Compare 1 DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678"/><section>
    <title>TIM_DIER_CC1IE</title>
<indexterm><primary>TIM_DIER_CC1IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC1IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC1IE&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e"/><section>
    <title>TIM_DIER_CC2DE</title>
<indexterm><primary>TIM_DIER_CC2DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC2DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC2DE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Capture/Compare 2 DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15"/><section>
    <title>TIM_DIER_CC2IE</title>
<indexterm><primary>TIM_DIER_CC2IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC2IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC2IE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Capture/Compare 2 interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4"/><section>
    <title>TIM_DIER_CC3DE</title>
<indexterm><primary>TIM_DIER_CC3DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC3DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC3DE&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e"/><section>
    <title>TIM_DIER_CC3IE</title>
<indexterm><primary>TIM_DIER_CC3IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC3IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC3IE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Capture/Compare 3 interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614"/><section>
    <title>TIM_DIER_CC4DE</title>
<indexterm><primary>TIM_DIER_CC4DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC4DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC4DE&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b"/><section>
    <title>TIM_DIER_CC4IE</title>
<indexterm><primary>TIM_DIER_CC4IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC4IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC4IE&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Capture/Compare 4 interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc"/><section>
    <title>TIM_DIER_COMDE</title>
<indexterm><primary>TIM_DIER_COMDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_COMDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_COMDE&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>COM DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe"/><section>
    <title>TIM_DIER_COMIE</title>
<indexterm><primary>TIM_DIER_COMIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_COMIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_COMIE&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>COM interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d"/><section>
    <title>TIM_DIER_TDE</title>
<indexterm><primary>TIM_DIER_TDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_TDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_TDE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>Trigger DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a"/><section>
    <title>TIM_DIER_TIE</title>
<indexterm><primary>TIM_DIER_TIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_TIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_TIE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Trigger interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811"/><section>
    <title>TIM_DIER_UDE</title>
<indexterm><primary>TIM_DIER_UDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_UDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_UDE&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Update DMA request enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b"/><section>
    <title>TIM_DIER_UIE</title>
<indexterm><primary>TIM_DIER_UIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_UIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_UIE&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Update interrupt enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83"/><section>
    <title>TIM_DMAR_DMAB</title>
<indexterm><primary>TIM_DMAR_DMAB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DMAR_DMAB</secondary></indexterm>
<para><computeroutput>#define TIM_DMAR_DMAB&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>DMA register for burst accesses </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18"/><section>
    <title>TIM_EGR_BG</title>
<indexterm><primary>TIM_EGR_BG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_BG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_BG&#160;&#160;&#160;((uint8_t)0x80)</computeroutput></para>
<para>Break Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a"/><section>
    <title>TIM_EGR_CC1G</title>
<indexterm><primary>TIM_EGR_CC1G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC1G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC1G&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Capture/Compare 1 Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055"/><section>
    <title>TIM_EGR_CC2G</title>
<indexterm><primary>TIM_EGR_CC2G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC2G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC2G&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Capture/Compare 2 Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07"/><section>
    <title>TIM_EGR_CC3G</title>
<indexterm><primary>TIM_EGR_CC3G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC3G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC3G&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Capture/Compare 3 Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305"/><section>
    <title>TIM_EGR_CC4G</title>
<indexterm><primary>TIM_EGR_CC4G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC4G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC4G&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Capture/Compare 4 Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b"/><section>
    <title>TIM_EGR_COMG</title>
<indexterm><primary>TIM_EGR_COMG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_COMG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_COMG&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Capture/Compare Control Update Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585"/><section>
    <title>TIM_EGR_TG</title>
<indexterm><primary>TIM_EGR_TG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_TG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_TG&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>Trigger Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91"/><section>
    <title>TIM_EGR_UG</title>
<indexterm><primary>TIM_EGR_UG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_UG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_UG&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Update Generation </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac"/><section>
    <title>TIM_OR_ITR1_RMP</title>
<indexterm><primary>TIM_OR_ITR1_RMP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP&#160;&#160;&#160;((uint16_t)0x0C00)</computeroutput></para>
<para>ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549"/><section>
    <title>TIM_OR_ITR1_RMP_0</title>
<indexterm><primary>TIM_OR_ITR1_RMP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP_0</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP_0&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0"/><section>
    <title>TIM_OR_ITR1_RMP_1</title>
<indexterm><primary>TIM_OR_ITR1_RMP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP_1</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP_1&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20"/><section>
    <title>TIM_OR_TI4_RMP</title>
<indexterm><primary>TIM_OR_TI4_RMP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP&#160;&#160;&#160;((uint16_t)0x00C0)</computeroutput></para>
<para>TI4_RMP[1:0] bits (TIM5 Input 4 remap) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120"/><section>
    <title>TIM_OR_TI4_RMP_0</title>
<indexterm><primary>TIM_OR_TI4_RMP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP_0</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP_0&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629"/><section>
    <title>TIM_OR_TI4_RMP_1</title>
<indexterm><primary>TIM_OR_TI4_RMP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP_1</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP_1&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35"/><section>
    <title>TIM_PSC_PSC</title>
<indexterm><primary>TIM_PSC_PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_PSC_PSC</secondary></indexterm>
<para><computeroutput>#define TIM_PSC_PSC&#160;&#160;&#160;((uint16_t)0xFFFF)</computeroutput></para>
<para>Prescaler Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7"/><section>
    <title>TIM_RCR_REP</title>
<indexterm><primary>TIM_RCR_REP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_RCR_REP</secondary></indexterm>
<para><computeroutput>#define TIM_RCR_REP&#160;&#160;&#160;((uint8_t)0xFF)</computeroutput></para>
<para>Repetition Counter Value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651"/><section>
    <title>TIM_SMCR_ECE</title>
<indexterm><primary>TIM_SMCR_ECE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ECE</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ECE&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>External clock enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668"/><section>
    <title>TIM_SMCR_ETF</title>
<indexterm><primary>TIM_SMCR_ETF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF&#160;&#160;&#160;((uint16_t)0x0F00)</computeroutput></para>
<para>ETF[3:0] bits (External trigger filter) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62"/><section>
    <title>TIM_SMCR_ETF_0</title>
<indexterm><primary>TIM_SMCR_ETF_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_0&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c"/><section>
    <title>TIM_SMCR_ETF_1</title>
<indexterm><primary>TIM_SMCR_ETF_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_1&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2"/><section>
    <title>TIM_SMCR_ETF_2</title>
<indexterm><primary>TIM_SMCR_ETF_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_2&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14"/><section>
    <title>TIM_SMCR_ETF_3</title>
<indexterm><primary>TIM_SMCR_ETF_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_3</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_3&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322"/><section>
    <title>TIM_SMCR_ETP</title>
<indexterm><primary>TIM_SMCR_ETP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETP</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETP&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>External trigger polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386"/><section>
    <title>TIM_SMCR_ETPS</title>
<indexterm><primary>TIM_SMCR_ETPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>ETPS[1:0] bits (External trigger prescaler) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8"/><section>
    <title>TIM_SMCR_ETPS_0</title>
<indexterm><primary>TIM_SMCR_ETPS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b"/><section>
    <title>TIM_SMCR_ETPS_1</title>
<indexterm><primary>TIM_SMCR_ETPS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c"/><section>
    <title>TIM_SMCR_MSM</title>
<indexterm><primary>TIM_SMCR_MSM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_MSM</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_MSM&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Master/slave mode </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea"/><section>
    <title>TIM_SMCR_SMS</title>
<indexterm><primary>TIM_SMCR_SMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS&#160;&#160;&#160;((uint16_t)0x0007)</computeroutput></para>
<para>SMS[2:0] bits (Slave mode selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2"/><section>
    <title>TIM_SMCR_SMS_0</title>
<indexterm><primary>TIM_SMCR_SMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e"/><section>
    <title>TIM_SMCR_SMS_1</title>
<indexterm><primary>TIM_SMCR_SMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed"/><section>
    <title>TIM_SMCR_SMS_2</title>
<indexterm><primary>TIM_SMCR_SMS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc"/><section>
    <title>TIM_SMCR_TS</title>
<indexterm><primary>TIM_SMCR_TS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS&#160;&#160;&#160;((uint16_t)0x0070)</computeroutput></para>
<para>TS[2:0] bits (Trigger selection) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96"/><section>
    <title>TIM_SMCR_TS_0</title>
<indexterm><primary>TIM_SMCR_TS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_0&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d"/><section>
    <title>TIM_SMCR_TS_1</title>
<indexterm><primary>TIM_SMCR_TS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_1&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8"/><section>
    <title>TIM_SMCR_TS_2</title>
<indexterm><primary>TIM_SMCR_TS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_2&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097"/><section>
    <title>TIM_SR_BIF</title>
<indexterm><primary>TIM_SR_BIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_BIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_BIF&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Break interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9"/><section>
    <title>TIM_SR_CC1IF</title>
<indexterm><primary>TIM_SR_CC1IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC1IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC1IF&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c"/><section>
    <title>TIM_SR_CC1OF</title>
<indexterm><primary>TIM_SR_CC1OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC1OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC1OF&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Capture/Compare 1 Overcapture Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8"/><section>
    <title>TIM_SR_CC2IF</title>
<indexterm><primary>TIM_SR_CC2IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC2IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC2IF&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Capture/Compare 2 interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050"/><section>
    <title>TIM_SR_CC2OF</title>
<indexterm><primary>TIM_SR_CC2OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC2OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC2OF&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Capture/Compare 2 Overcapture Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2"/><section>
    <title>TIM_SR_CC3IF</title>
<indexterm><primary>TIM_SR_CC3IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC3IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC3IF&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Capture/Compare 3 interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358"/><section>
    <title>TIM_SR_CC3OF</title>
<indexterm><primary>TIM_SR_CC3OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC3OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC3OF&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 Overcapture Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac"/><section>
    <title>TIM_SR_CC4IF</title>
<indexterm><primary>TIM_SR_CC4IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC4IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC4IF&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Capture/Compare 4 interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740"/><section>
    <title>TIM_SR_CC4OF</title>
<indexterm><primary>TIM_SR_CC4OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC4OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC4OF&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 Overcapture Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a"/><section>
    <title>TIM_SR_COMIF</title>
<indexterm><primary>TIM_SR_COMIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_COMIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_COMIF&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>COM interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e"/><section>
    <title>TIM_SR_TIF</title>
<indexterm><primary>TIM_SR_TIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_TIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_TIF&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Trigger interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6"/><section>
    <title>TIM_SR_UIF</title>
<indexterm><primary>TIM_SR_UIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_UIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_UIF&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Update interrupt Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046"/><section>
    <title>USART_BRR_DIV_Fraction</title>
<indexterm><primary>USART_BRR_DIV_Fraction</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_BRR_DIV_Fraction</secondary></indexterm>
<para><computeroutput>#define USART_BRR_DIV_Fraction&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>Fraction of USARTDIV </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e"/><section>
    <title>USART_BRR_DIV_Mantissa</title>
<indexterm><primary>USART_BRR_DIV_Mantissa</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_BRR_DIV_Mantissa</secondary></indexterm>
<para><computeroutput>#define USART_BRR_DIV_Mantissa&#160;&#160;&#160;((uint16_t)0xFFF0)</computeroutput></para>
<para>Mantissa of USARTDIV </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8"/><section>
    <title>USART_CR1_IDLEIE</title>
<indexterm><primary>USART_CR1_IDLEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_IDLEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_IDLEIE&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>IDLE Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2"/><section>
    <title>USART_CR1_M</title>
<indexterm><primary>USART_CR1_M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_M</secondary></indexterm>
<para><computeroutput>#define USART_CR1_M&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Word length </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2"/><section>
    <title>USART_CR1_OVER8</title>
<indexterm><primary>USART_CR1_OVER8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_OVER8</secondary></indexterm>
<para><computeroutput>#define USART_CR1_OVER8&#160;&#160;&#160;((uint16_t)0x8000)</computeroutput></para>
<para>USART Oversampling by 8 enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074"/><section>
    <title>USART_CR1_PCE</title>
<indexterm><primary>USART_CR1_PCE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PCE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PCE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Parity Control Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875"/><section>
    <title>USART_CR1_PEIE</title>
<indexterm><primary>USART_CR1_PEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PEIE&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>PE Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe"/><section>
    <title>USART_CR1_PS</title>
<indexterm><primary>USART_CR1_PS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PS</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PS&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Parity Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb"/><section>
    <title>USART_CR1_RE</title>
<indexterm><primary>USART_CR1_RE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Receiver Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b"/><section>
    <title>USART_CR1_RWU</title>
<indexterm><primary>USART_CR1_RWU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RWU</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RWU&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Receiver wakeup </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04"/><section>
    <title>USART_CR1_RXNEIE</title>
<indexterm><primary>USART_CR1_RXNEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RXNEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RXNEIE&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>RXNE Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1"/><section>
    <title>USART_CR1_SBK</title>
<indexterm><primary>USART_CR1_SBK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_SBK</secondary></indexterm>
<para><computeroutput>#define USART_CR1_SBK&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Send Break </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e"/><section>
    <title>USART_CR1_TCIE</title>
<indexterm><primary>USART_CR1_TCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TCIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TCIE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Transmission Complete Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622"/><section>
    <title>USART_CR1_TE</title>
<indexterm><primary>USART_CR1_TE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Transmitter Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9"/><section>
    <title>USART_CR1_TXEIE</title>
<indexterm><primary>USART_CR1_TXEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TXEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TXEIE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>PE Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947"/><section>
    <title>USART_CR1_UE</title>
<indexterm><primary>USART_CR1_UE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_UE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_UE&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>USART Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d"/><section>
    <title>USART_CR1_WAKE</title>
<indexterm><primary>USART_CR1_WAKE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_WAKE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_WAKE&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Wakeup method </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3"/><section>
    <title>USART_CR2_ADD</title>
<indexterm><primary>USART_CR2_ADD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_ADD</secondary></indexterm>
<para><computeroutput>#define USART_CR2_ADD&#160;&#160;&#160;((uint16_t)0x000F)</computeroutput></para>
<para>Address of the USART node </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853"/><section>
    <title>USART_CR2_CLKEN</title>
<indexterm><primary>USART_CR2_CLKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CLKEN</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CLKEN&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>Clock Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb"/><section>
    <title>USART_CR2_CPHA</title>
<indexterm><primary>USART_CR2_CPHA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CPHA</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CPHA&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Clock Phase </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68"/><section>
    <title>USART_CR2_CPOL</title>
<indexterm><primary>USART_CR2_CPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CPOL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CPOL&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>Clock Polarity </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e"/><section>
    <title>USART_CR2_LBCL</title>
<indexterm><primary>USART_CR2_LBCL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBCL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBCL&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Last Bit Clock pulse </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4"/><section>
    <title>USART_CR2_LBDIE</title>
<indexterm><primary>USART_CR2_LBDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBDIE</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBDIE&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>LIN Break Detection Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed"/><section>
    <title>USART_CR2_LBDL</title>
<indexterm><primary>USART_CR2_LBDL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBDL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBDL&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>LIN Break Detection Length </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef"/><section>
    <title>USART_CR2_LINEN</title>
<indexterm><primary>USART_CR2_LINEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LINEN</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LINEN&#160;&#160;&#160;((uint16_t)0x4000)</computeroutput></para>
<para>LIN mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6"/><section>
    <title>USART_CR2_STOP</title>
<indexterm><primary>USART_CR2_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP&#160;&#160;&#160;((uint16_t)0x3000)</computeroutput></para>
<para>STOP[1:0] bits (STOP bits) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61"/><section>
    <title>USART_CR2_STOP_0</title>
<indexterm><primary>USART_CR2_STOP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP_0</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP_0&#160;&#160;&#160;((uint16_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b"/><section>
    <title>USART_CR2_STOP_1</title>
<indexterm><primary>USART_CR2_STOP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP_1</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP_1&#160;&#160;&#160;((uint16_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265"/><section>
    <title>USART_CR3_CTSE</title>
<indexterm><primary>USART_CR3_CTSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_CTSE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_CTSE&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>CTS Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90"/><section>
    <title>USART_CR3_CTSIE</title>
<indexterm><primary>USART_CR3_CTSIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_CTSIE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_CTSIE&#160;&#160;&#160;((uint16_t)0x0400)</computeroutput></para>
<para>CTS Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a"/><section>
    <title>USART_CR3_DMAR</title>
<indexterm><primary>USART_CR3_DMAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_DMAR</secondary></indexterm>
<para><computeroutput>#define USART_CR3_DMAR&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>DMA Enable Receiver </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993"/><section>
    <title>USART_CR3_DMAT</title>
<indexterm><primary>USART_CR3_DMAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_DMAT</secondary></indexterm>
<para><computeroutput>#define USART_CR3_DMAT&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>DMA Enable Transmitter </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0"/><section>
    <title>USART_CR3_EIE</title>
<indexterm><primary>USART_CR3_EIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_EIE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_EIE&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Error Interrupt Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01"/><section>
    <title>USART_CR3_HDSEL</title>
<indexterm><primary>USART_CR3_HDSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_HDSEL</secondary></indexterm>
<para><computeroutput>#define USART_CR3_HDSEL&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Half-Duplex Selection </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd"/><section>
    <title>USART_CR3_IREN</title>
<indexterm><primary>USART_CR3_IREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_IREN</secondary></indexterm>
<para><computeroutput>#define USART_CR3_IREN&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>IrDA mode Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80"/><section>
    <title>USART_CR3_IRLP</title>
<indexterm><primary>USART_CR3_IRLP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_IRLP</secondary></indexterm>
<para><computeroutput>#define USART_CR3_IRLP&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>IrDA Low-Power </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c"/><section>
    <title>USART_CR3_NACK</title>
<indexterm><primary>USART_CR3_NACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_NACK</secondary></indexterm>
<para><computeroutput>#define USART_CR3_NACK&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Smartcard NACK enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826"/><section>
    <title>USART_CR3_ONEBIT</title>
<indexterm><primary>USART_CR3_ONEBIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_ONEBIT</secondary></indexterm>
<para><computeroutput>#define USART_CR3_ONEBIT&#160;&#160;&#160;((uint16_t)0x0800)</computeroutput></para>
<para>USART One bit method enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2"/><section>
    <title>USART_CR3_RTSE</title>
<indexterm><primary>USART_CR3_RTSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_RTSE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_RTSE&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>RTS Enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27"/><section>
    <title>USART_CR3_SCEN</title>
<indexterm><primary>USART_CR3_SCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_SCEN</secondary></indexterm>
<para><computeroutput>#define USART_CR3_SCEN&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Smartcard mode enable </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff"/><section>
    <title>USART_DR_DR</title>
<indexterm><primary>USART_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_DR_DR</secondary></indexterm>
<para><computeroutput>#define USART_DR_DR&#160;&#160;&#160;((uint16_t)0x01FF)</computeroutput></para>
<para>Data value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b"/><section>
    <title>USART_GTPR_GT</title>
<indexterm><primary>USART_GTPR_GT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_GT</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_GT&#160;&#160;&#160;((uint16_t)0xFF00)</computeroutput></para>
<para>Guard time value </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203"/><section>
    <title>USART_GTPR_PSC</title>
<indexterm><primary>USART_GTPR_PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC&#160;&#160;&#160;((uint16_t)0x00FF)</computeroutput></para>
<para>PSC[7:0] bits (Prescaler value) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb"/><section>
    <title>USART_GTPR_PSC_0</title>
<indexterm><primary>USART_GTPR_PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_0</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b"/><section>
    <title>USART_GTPR_PSC_1</title>
<indexterm><primary>USART_GTPR_PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_1</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"/><section>
    <title>USART_GTPR_PSC_2</title>
<indexterm><primary>USART_GTPR_PSC_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_2</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486"/><section>
    <title>USART_GTPR_PSC_3</title>
<indexterm><primary>USART_GTPR_PSC_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_3</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a"/><section>
    <title>USART_GTPR_PSC_4</title>
<indexterm><primary>USART_GTPR_PSC_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_4</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b"/><section>
    <title>USART_GTPR_PSC_5</title>
<indexterm><primary>USART_GTPR_PSC_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_5</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a"/><section>
    <title>USART_GTPR_PSC_6</title>
<indexterm><primary>USART_GTPR_PSC_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_6</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc"/><section>
    <title>USART_GTPR_PSC_7</title>
<indexterm><primary>USART_GTPR_PSC_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_7</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_7&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 7 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541"/><section>
    <title>USART_SR_CTS</title>
<indexterm><primary>USART_SR_CTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_CTS</secondary></indexterm>
<para><computeroutput>#define USART_SR_CTS&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>CTS Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804"/><section>
    <title>USART_SR_FE</title>
<indexterm><primary>USART_SR_FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_FE</secondary></indexterm>
<para><computeroutput>#define USART_SR_FE&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Framing Error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f"/><section>
    <title>USART_SR_IDLE</title>
<indexterm><primary>USART_SR_IDLE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_IDLE</secondary></indexterm>
<para><computeroutput>#define USART_SR_IDLE&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>IDLE line detected </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628"/><section>
    <title>USART_SR_LBD</title>
<indexterm><primary>USART_SR_LBD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_LBD</secondary></indexterm>
<para><computeroutput>#define USART_SR_LBD&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>LIN Break Detection Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572"/><section>
    <title>USART_SR_NE</title>
<indexterm><primary>USART_SR_NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_NE</secondary></indexterm>
<para><computeroutput>#define USART_SR_NE&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Noise Error Flag </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558"/><section>
    <title>USART_SR_ORE</title>
<indexterm><primary>USART_SR_ORE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_ORE</secondary></indexterm>
<para><computeroutput>#define USART_SR_ORE&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>OverRun Error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14"/><section>
    <title>USART_SR_PE</title>
<indexterm><primary>USART_SR_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_PE</secondary></indexterm>
<para><computeroutput>#define USART_SR_PE&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Parity Error </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836"/><section>
    <title>USART_SR_RXNE</title>
<indexterm><primary>USART_SR_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_RXNE</secondary></indexterm>
<para><computeroutput>#define USART_SR_RXNE&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Read Data Register Not Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1"/><section>
    <title>USART_SR_TC</title>
<indexterm><primary>USART_SR_TC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_TC</secondary></indexterm>
<para><computeroutput>#define USART_SR_TC&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Transmission Complete </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980"/><section>
    <title>USART_SR_TXE</title>
<indexterm><primary>USART_SR_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_TXE</secondary></indexterm>
<para><computeroutput>#define USART_SR_TXE&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Transmit Data Register Empty </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9"/><section>
    <title>WWDG_CFR_EWI</title>
<indexterm><primary>WWDG_CFR_EWI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_EWI</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_EWI&#160;&#160;&#160;((uint16_t)0x0200)</computeroutput></para>
<para>Early Wakeup Interrupt </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9"/><section>
    <title>WWDG_CFR_W</title>
<indexterm><primary>WWDG_CFR_W</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W&#160;&#160;&#160;((uint16_t)0x007F)</computeroutput></para>
<para>W[6:0] bits (7-bit window value) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0"/><section>
    <title>WWDG_CFR_W0</title>
<indexterm><primary>WWDG_CFR_W0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W0</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W0&#160;&#160;&#160;((uint16_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4"/><section>
    <title>WWDG_CFR_W1</title>
<indexterm><primary>WWDG_CFR_W1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W1</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W1&#160;&#160;&#160;((uint16_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9"/><section>
    <title>WWDG_CFR_W2</title>
<indexterm><primary>WWDG_CFR_W2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W2</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W2&#160;&#160;&#160;((uint16_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b"/><section>
    <title>WWDG_CFR_W3</title>
<indexterm><primary>WWDG_CFR_W3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W3</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W3&#160;&#160;&#160;((uint16_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d"/><section>
    <title>WWDG_CFR_W4</title>
<indexterm><primary>WWDG_CFR_W4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W4</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W4&#160;&#160;&#160;((uint16_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663"/><section>
    <title>WWDG_CFR_W5</title>
<indexterm><primary>WWDG_CFR_W5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W5</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W5&#160;&#160;&#160;((uint16_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f"/><section>
    <title>WWDG_CFR_W6</title>
<indexterm><primary>WWDG_CFR_W6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W6</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W6&#160;&#160;&#160;((uint16_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638"/><section>
    <title>WWDG_CFR_WDGTB</title>
<indexterm><primary>WWDG_CFR_WDGTB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB&#160;&#160;&#160;((uint16_t)0x0180)</computeroutput></para>
<para>WDGTB[1:0] bits (Timer Base) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61"/><section>
    <title>WWDG_CFR_WDGTB0</title>
<indexterm><primary>WWDG_CFR_WDGTB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB0</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB0&#160;&#160;&#160;((uint16_t)0x0080)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33"/><section>
    <title>WWDG_CFR_WDGTB1</title>
<indexterm><primary>WWDG_CFR_WDGTB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB1</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB1&#160;&#160;&#160;((uint16_t)0x0100)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70"/><section>
    <title>WWDG_CR_T</title>
<indexterm><primary>WWDG_CR_T</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T&#160;&#160;&#160;((uint8_t)0x7F)</computeroutput></para>
<para>T[6:0] bits (7-Bit counter (MSB to LSB)) </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e"/><section>
    <title>WWDG_CR_T0</title>
<indexterm><primary>WWDG_CR_T0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T0</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T0&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95"/><section>
    <title>WWDG_CR_T1</title>
<indexterm><primary>WWDG_CR_T1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T1</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T1&#160;&#160;&#160;((uint8_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c"/><section>
    <title>WWDG_CR_T2</title>
<indexterm><primary>WWDG_CR_T2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T2</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T2&#160;&#160;&#160;((uint8_t)0x04)</computeroutput></para>
<para>Bit 2 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261"/><section>
    <title>WWDG_CR_T3</title>
<indexterm><primary>WWDG_CR_T3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T3</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T3&#160;&#160;&#160;((uint8_t)0x08)</computeroutput></para>
<para>Bit 3 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45"/><section>
    <title>WWDG_CR_T4</title>
<indexterm><primary>WWDG_CR_T4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T4</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T4&#160;&#160;&#160;((uint8_t)0x10)</computeroutput></para>
<para>Bit 4 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee"/><section>
    <title>WWDG_CR_T5</title>
<indexterm><primary>WWDG_CR_T5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T5</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T5&#160;&#160;&#160;((uint8_t)0x20)</computeroutput></para>
<para>Bit 5 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268"/><section>
    <title>WWDG_CR_T6</title>
<indexterm><primary>WWDG_CR_T6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T6</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T6&#160;&#160;&#160;((uint8_t)0x40)</computeroutput></para>
<para>Bit 6 </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f"/><section>
    <title>WWDG_CR_WDGA</title>
<indexterm><primary>WWDG_CR_WDGA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_WDGA</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_WDGA&#160;&#160;&#160;((uint8_t)0x80)</computeroutput></para>
<para>Activation bit </para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69"/><section>
    <title>WWDG_SR_EWIF</title>
<indexterm><primary>WWDG_SR_EWIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_SR_EWIF</secondary></indexterm>
<para><computeroutput>#define WWDG_SR_EWIF&#160;&#160;&#160;((uint8_t)0x01)</computeroutput></para>
<para>Early Wakeup Interrupt Flag </para>
</section>
</section>
</section>
