// Seed: 2028449981
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output reg id_6
);
  reg   id_7 = 1'b0;
  logic id_8;
  assign id_6#(
      .id_1(1),
      .id_3(1'b0),
      .id_7(1),
      .id_3(""),
      .id_2(1'b0),
      .id_1(1),
      .id_3(1),
      .id_3(1 - id_7)
  ) = id_8 ? id_7 : id_7;
  logic id_9;
  initial begin
    SystemTFIdentifier("");
    id_6 <= 1'b0;
  end
endmodule
