Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 0283D8F593
	for <lists+qemu-devel@lfdr.de>; Thu, 15 Aug 2019 22:15:33 +0200 (CEST)
Received: from localhost ([::1]:46806 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hyM9k-0000D9-2i
	for lists+qemu-devel@lfdr.de; Thu, 15 Aug 2019 16:15:32 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:50551)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <eajames@linux.ibm.com>) id 1hyM8K-00088R-SS
 for qemu-devel@nongnu.org; Thu, 15 Aug 2019 16:14:08 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <eajames@linux.ibm.com>) id 1hyM8G-0007HT-QR
 for qemu-devel@nongnu.org; Thu, 15 Aug 2019 16:14:04 -0400
Received: from mx0b-001b2d01.pphosted.com ([148.163.158.5]:33252
 helo=mx0a-001b2d01.pphosted.com)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <eajames@linux.ibm.com>)
 id 1hyM8G-0007GP-Ew; Thu, 15 Aug 2019 16:14:00 -0400
Received: from pps.filterd (m0098413.ppops.net [127.0.0.1])
 by mx0b-001b2d01.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id
 x7FKDYK6119810; Thu, 15 Aug 2019 16:13:47 -0400
Received: from ppma02dal.us.ibm.com (a.bd.3ea9.ip4.static.sl-reverse.com
 [169.62.189.10])
 by mx0b-001b2d01.pphosted.com with ESMTP id 2ud9xgjc4j-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Thu, 15 Aug 2019 16:13:47 -0400
Received: from pps.filterd (ppma02dal.us.ibm.com [127.0.0.1])
 by ppma02dal.us.ibm.com (8.16.0.27/8.16.0.27) with SMTP id x7FK97La016280;
 Thu, 15 Aug 2019 20:13:45 GMT
Received: from b03cxnp07029.gho.boulder.ibm.com
 (b03cxnp07029.gho.boulder.ibm.com [9.17.130.16])
 by ppma02dal.us.ibm.com with ESMTP id 2u9nj66x39-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Thu, 15 Aug 2019 20:13:45 +0000
Received: from b03ledav002.gho.boulder.ibm.com
 (b03ledav002.gho.boulder.ibm.com [9.17.130.233])
 by b03cxnp07029.gho.boulder.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id
 x7FKDhn950856282
 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
 Thu, 15 Aug 2019 20:13:44 GMT
Received: from b03ledav002.gho.boulder.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id D6A5813605D;
 Thu, 15 Aug 2019 20:13:43 +0000 (GMT)
Received: from b03ledav002.gho.boulder.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id D15C8136060;
 Thu, 15 Aug 2019 20:13:42 +0000 (GMT)
Received: from [9.85.177.247] (unknown [9.85.177.247])
 by b03ledav002.gho.boulder.ibm.com (Postfix) with ESMTP;
 Thu, 15 Aug 2019 20:13:42 +0000 (GMT)
To: =?UTF-8?Q?C=c3=a9dric_Le_Goater?= <clg@kaod.org>, qemu-devel@nongnu.org
References: <1565814456-1264-1-git-send-email-eajames@linux.ibm.com>
 <ca560d31-25ca-5d48-a16a-4fdf74f4779b@kaod.org>
From: Eddie James <eajames@linux.ibm.com>
Message-ID: <24e21dd0-55b8-a5df-57da-2d68bee204a0@linux.ibm.com>
Date: Thu, 15 Aug 2019 15:13:42 -0500
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.8.0
MIME-Version: 1.0
In-Reply-To: <ca560d31-25ca-5d48-a16a-4fdf74f4779b@kaod.org>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
X-TM-AS-GCONF: 00
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, ,
 definitions=2019-08-15_08:, , signatures=0
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 priorityscore=1501
 malwarescore=0 suspectscore=0 phishscore=0 bulkscore=0 spamscore=0
 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0
 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx
 scancount=1 engine=8.0.1-1906280000 definitions=main-1908150191
Content-Transfer-Encoding: quoted-printable
X-MIME-Autoconverted: from 8bit to quoted-printable by
 mx0b-001b2d01.pphosted.com id x7FKDYK6119810
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 3.x [generic]
X-Received-From: 148.163.158.5
Subject: Re: [Qemu-devel] [RFC v2] hw/sd/aspeed_sdhci: New device
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: andrew@aj.id.au, peter.maydell@linaro.org, qemu-arm@nongnu.org,
 joel@jms.id.au
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


On 8/15/19 3:05 AM, C=C3=A9dric Le Goater wrote:
> Hello Eddie,
>
> On 14/08/2019 22:27, Eddie James wrote:
>> The Aspeed SOCs have two SD/MMC controllers. Add a device that
>> encapsulates both of these controllers and models the Aspeed-specific
>> registers and behavior.
>>
>> Tested by reading from mmcblk0 in Linux:
>> qemu-system-arm -machine romulus-bmc -nographic -serial mon:stdio \
>>   -drive file=3D_tmp/flash-romulus,format=3Draw,if=3Dmtd \
>>   -device sd-card,drive=3Dsd0 -drive file=3D_tmp/kernel,format=3Draw,i=
f=3Dsd
>>
>> Signed-off-by: Eddie James <eajames@linux.ibm.com>
>> ---
>> This patch applies on top of Cedric's set of recent Aspeed changes. Th=
erefore,
>> I'm sending as an RFC rather than a patch.
> yes. we can worked that out when the patch is reviewed. You can base on
> mainline when ready. My tree serves as an overall test base.
>
>> Changes since v1:
>>   - Move slot realize code into the Aspeed SDHCI realize function
>>   - Fix interrupt handling by creating input irqs and connecting them =
to the
>>     slot irqs.
>>   - Removed card device creation code
> I think all the code is here but it needs some more reshuffling :)
>  =20
> The raspi machine is a good source for modelling pratices.
>
>>   hw/arm/aspeed.c              |   1 -
>>   hw/arm/aspeed_soc.c          |  24 ++++++
>>   hw/sd/Makefile.objs          |   1 +
>>   hw/sd/aspeed_sdhci.c         | 190 +++++++++++++++++++++++++++++++++=
++++++++++
>>   include/hw/arm/aspeed_soc.h  |   3 +
>>   include/hw/sd/aspeed_sdhci.h |  35 ++++++++
>>   6 files changed, 253 insertions(+), 1 deletion(-)
>>   create mode 100644 hw/sd/aspeed_sdhci.c
>>   create mode 100644 include/hw/sd/aspeed_sdhci.h
>>
>> diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
>> index 2574425..aeed5b6 100644
>> --- a/hw/arm/aspeed.c
>> +++ b/hw/arm/aspeed.c
>> @@ -480,7 +480,6 @@ static void aspeed_machine_class_init(ObjectClass =
*oc, void *data)
>>       mc->desc =3D board->desc;
>>       mc->init =3D aspeed_machine_init;
>>       mc->max_cpus =3D ASPEED_CPUS_NUM;
>> -    mc->no_sdcard =3D 1;
>>       mc->no_floppy =3D 1;
>>       mc->no_cdrom =3D 1;
>>       mc->no_parallel =3D 1;
>> diff --git a/hw/arm/aspeed_soc.c b/hw/arm/aspeed_soc.c
>> index 8df96f2..a12f14a 100644
>> --- a/hw/arm/aspeed_soc.c
>> +++ b/hw/arm/aspeed_soc.c
>> @@ -22,6 +22,7 @@
>>   #include "qemu/error-report.h"
>>   #include "hw/i2c/aspeed_i2c.h"
>>   #include "net/net.h"
>> +#include "sysemu/blockdev.h"
> I would expect block devices to be handled at the machine level in
> aspeed.c, like the flash devices are. Something like :


OK, I did have that in v1 but Peter mentioned it was typically done at=20
the command line? I guess it can go in aspeed.c too.


>
>      /* Create and plug in the SD cards */
>      for (i =3D 0; i < ASPEED_SDHCI_NUM_SLOTS; i++) {
>          BusState *bus;
>          DriveInfo *di =3D drive_get_next(IF_SD);
>          BlockBackend *blk =3D di ? blk_by_legacy_dinfo(di) : NULL;
>          DeviceState *carddev;
>
>          bus =3D qdev_get_child_bus(DEVICE(&s->soc), "sd-bus");
>          if (!bus) {
>              error_report("No SD bus found for SD card %d", i);
>              exit(1);
>          }
>          carddev =3D qdev_create(bus, TYPE_SD_CARD);
>          qdev_prop_set_drive(carddev, "drive", blk, &error_fatal);
>          object_property_set_bool(OBJECT(carddev), true, "realized",
>                                   &error_fatal);
>      }
>
>>  =20
>>   #define ASPEED_SOC_IOMEM_SIZE       0x00200000
>>  =20
>> @@ -62,6 +63,7 @@ static const hwaddr aspeed_soc_ast2500_memmap[] =3D =
{
>>       [ASPEED_XDMA]   =3D 0x1E6E7000,
>>       [ASPEED_ADC]    =3D 0x1E6E9000,
>>       [ASPEED_SRAM]   =3D 0x1E720000,
>> +    [ASPEED_SDHCI]  =3D 0x1E740000,
>>       [ASPEED_GPIO]   =3D 0x1E780000,
>>       [ASPEED_RTC]    =3D 0x1E781000,
>>       [ASPEED_TIMER1] =3D 0x1E782000,
>> @@ -100,6 +102,7 @@ static const hwaddr aspeed_soc_ast2600_memmap[] =3D=
 {
>>       [ASPEED_XDMA]   =3D 0x1E6E7000,
>>       [ASPEED_ADC]    =3D 0x1E6E9000,
>>       [ASPEED_VIDEO]  =3D 0x1E700000,
>> +    [ASPEED_SDHCI]  =3D 0x1E740000,
>>       [ASPEED_GPIO]   =3D 0x1E780000,
>>       [ASPEED_RTC]    =3D 0x1E781000,
>>       [ASPEED_TIMER1] =3D 0x1E782000,
>> @@ -146,6 +149,7 @@ static const int aspeed_soc_ast2400_irqmap[] =3D {
>>       [ASPEED_ETH1]   =3D 2,
>>       [ASPEED_ETH2]   =3D 3,
>>       [ASPEED_XDMA]   =3D 6,
>> +    [ASPEED_SDHCI]  =3D 26,
>>   };
>>  =20
>>   #define aspeed_soc_ast2500_irqmap aspeed_soc_ast2400_irqmap
>> @@ -163,6 +167,7 @@ static const int aspeed_soc_ast2600_irqmap[] =3D {
>>       [ASPEED_SDMC]   =3D 0,
>>       [ASPEED_SCU]    =3D 12,
>>       [ASPEED_XDMA]   =3D 6,
>> +    [ASPEED_SDHCI]  =3D 43,
>>       [ASPEED_ADC]    =3D 46,
>>       [ASPEED_GPIO]   =3D 40,
>>       [ASPEED_RTC]    =3D 13,
>> @@ -350,6 +355,15 @@ static void aspeed_soc_init(Object *obj)
>>           sysbus_init_child_obj(obj, "fsi[*]", OBJECT(&s->fsi[0]),
>>                                 sizeof(s->fsi[0]), TYPE_ASPEED_FSI);
>>       }
>> +
>> +    sysbus_init_child_obj(obj, "sdhci", OBJECT(&s->sdhci), sizeof(s->=
sdhci),
>> +                          TYPE_ASPEED_SDHCI);
> This is the Aspeed SD host interface. May be we should call it sdhost ?
>
> I suppose this is our "sd-bus" device ?
>
>> +    /* Init sd card slot class here so that they're under the correct=
 parent */
>> +    for (i =3D 0; i < ASPEED_SDHCI_NUM_SLOTS; ++i) {
> and these are the slots, I would put them at the SoC level.
>
>> +        sysbus_init_child_obj(obj, "sdhci_slot[*]", OBJECT(&s->sdhci.=
slots[i]),
>> +                              sizeof(s->sdhci.slots[i]), TYPE_SYSBUS_=
SDHCI);
>> +    }
>>   }
>>  =20
>>   /*
>> @@ -680,6 +694,16 @@ static void aspeed_soc_realize(DeviceState *dev, =
Error **errp)
>>           sysbus_connect_irq(SYS_BUS_DEVICE(&s->fsi[0]), 0,
>>                              aspeed_soc_get_irq(s, ASPEED_FSI1));
>>       }
>> +
>> +    /* SD/SDIO - set the reg address so slot memory mapping can be se=
t up */
>> +    s->sdhci.ioaddr =3D sc->info->memmap[ASPEED_SDHCI];
> That's weird. We do all mappings in the SoC.
>
> I think you should be realizing the slots here also. See the other SoCs=
,
> XlnxZynqMPState for instance.
>
>> +    object_property_set_bool(OBJECT(&s->sdhci), true, "realized", &er=
r);
>> +    if (err) {
>> +        error_propagate(errp, err);
>> +        return;
>> +    }
>> +    sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
>> +                       aspeed_soc_get_irq(s, ASPEED_SDHCI));
>>
>>   }
>>   static Property aspeed_soc_properties[] =3D {
>>       DEFINE_PROP_UINT32("num-cpus", AspeedSoCState, num_cpus, 0),
>> diff --git a/hw/sd/Makefile.objs b/hw/sd/Makefile.objs
>> index 0665727..a884c23 100644
>> --- a/hw/sd/Makefile.objs
>> +++ b/hw/sd/Makefile.objs
>> @@ -8,3 +8,4 @@ obj-$(CONFIG_MILKYMIST) +=3D milkymist-memcard.o
>>   obj-$(CONFIG_OMAP) +=3D omap_mmc.o
>>   obj-$(CONFIG_PXA2XX) +=3D pxa2xx_mmci.o
>>   obj-$(CONFIG_RASPI) +=3D bcm2835_sdhost.o
>> +obj-$(CONFIG_ASPEED_SOC) +=3D aspeed_sdhci.o
>> diff --git a/hw/sd/aspeed_sdhci.c b/hw/sd/aspeed_sdhci.c
>> new file mode 100644
>> index 0000000..d1a05e9
>> --- /dev/null
>> +++ b/hw/sd/aspeed_sdhci.c
>> @@ -0,0 +1,190 @@
>> +/*
>> + * Aspeed SD Host Controller
>> + * Eddie James <eajames@linux.ibm.com>
>> + *
>> + * Copyright (C) 2019 IBM Corp
>> + * SPDX-License-Identifer: GPL-2.0-or-later
>> + */
>> +
>> +#include "qemu/osdep.h"
>> +#include "qemu/log.h"
>> +#include "qemu/error-report.h"
>> +#include "hw/sd/aspeed_sdhci.h"
>> +#include "qapi/error.h"
>> +
>> +#define ASPEED_SDHCI_INFO            0x00
>> +#define  ASPEED_SDHCI_INFO_RESET     0x00030000
>> +#define ASPEED_SDHCI_DEBOUNCE        0x04
>> +#define  ASPEED_SDHCI_DEBOUNCE_RESET 0x00000005
>> +#define ASPEED_SDHCI_BUS             0x08
>> +#define ASPEED_SDHCI_SDIO_140        0x10
>> +#define ASPEED_SDHCI_SDIO_148        0x18
>> +#define ASPEED_SDHCI_SDIO_240        0x20
>> +#define ASPEED_SDHCI_SDIO_248        0x28
>> +#define ASPEED_SDHCI_WP_POL          0xec
>> +#define ASPEED_SDHCI_CARD_DET        0xf0
>> +#define ASPEED_SDHCI_IRQ_STAT        0xfc
>> +
>> +#define TO_REG(addr) ((addr) / sizeof(uint32_t))
>> +
>> +static uint64_t aspeed_sdhci_read(void *opaque, hwaddr addr, unsigned=
 int size)
>> +{
>> +    uint32_t val =3D 0;
>> +    AspeedSDHCIState *sdhci =3D opaque;
>> +
>> +    switch (addr) {
>> +    case ASPEED_SDHCI_SDIO_140:
>> +        val =3D (uint32_t)sdhci->slots[0].capareg;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_148:
>> +        val =3D (uint32_t)sdhci->slots[0].maxcurr;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_240:
>> +        val =3D (uint32_t)sdhci->slots[1].capareg;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_248:
>> +        val =3D (uint32_t)sdhci->slots[1].maxcurr;
>> +        break;
> We could mirror the 16bytes segment for [ SDHC_CAPAB ...  SDHC_MAXCURR =
+ 4 ]
> of each slot under the MMIO region of the Aspeed SD controller at offse=
t:
> (slot + 1) * 0x10. If that worked, we wouldn't need these redirections.
>
> I think you need alias regions.
>
>> +    default:
>> +        if (addr < ASPEED_SDHCI_REG_SIZE) {
>> +            val =3D sdhci->regs[TO_REG(addr)];
>> +        }
> we could return some errors for not implemented registers.
>  =20
>> +    }
>> +
>> +    return (uint64_t)val;
>> +}
>> +
>> +static void aspeed_sdhci_write(void *opaque, hwaddr addr, uint64_t va=
l,
>> +                               unsigned int size)
>> +{
>> +    AspeedSDHCIState *sdhci =3D opaque;
>> +
>> +    switch (addr) {
>> +    case ASPEED_SDHCI_SDIO_140:
>> +        sdhci->slots[0].capareg =3D (uint64_t)(uint32_t)val;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_148:
>> +        sdhci->slots[0].maxcurr =3D (uint64_t)(uint32_t)val;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_240:
>> +        sdhci->slots[1].capareg =3D (uint64_t)(uint32_t)val;
>> +        break;
>> +    case ASPEED_SDHCI_SDIO_248:
>> +        sdhci->slots[1].maxcurr =3D (uint64_t)(uint32_t)val;
>> +        break;
> I think these regs are readonly.


Well the actual regs at slot + 0x40/0x48 are indeed, but not the=20
Aspeed-specific ones that mirror there. I think the idea is that=20
Aspeed-specific code can set it's capabilities differently if desired.=20
This may prevent the use of alias regions here.


>
>> +    default:
>> +        if (addr < ASPEED_SDHCI_REG_SIZE) {
>> +            sdhci->regs[TO_REG(addr)] =3D (uint32_t)val;
>> +        }
>> +    }
>> +}
>> +
>> +static const MemoryRegionOps aspeed_sdhci_ops =3D {
>> +    .read =3D aspeed_sdhci_read,
>> +    .write =3D aspeed_sdhci_write,
>> +    .endianness =3D DEVICE_NATIVE_ENDIAN,
>> +    .valid.min_access_size =3D 4,
>> +    .valid.max_access_size =3D 4,
>> +};
>> +
>> +static void aspeed_sdhci_set_irq(void *opaque, int n, int level)
>> +{
>> +    AspeedSDHCIState *sdhci =3D opaque;
>> +
>> +    if (level) {
>> +        sdhci->regs[TO_REG(ASPEED_SDHCI_IRQ_STAT)] |=3D BIT(n);
>> +
>> +        qemu_irq_raise(sdhci->irq);
>> +    } else {
>> +        sdhci->regs[TO_REG(ASPEED_SDHCI_IRQ_STAT)] &=3D ~BIT(n);
>> +
>> +        qemu_irq_lower(sdhci->irq);
>> +    }
> Doesn't that work the other way around ?
>
> The SDHCI objects trigger their IRQ which call the irq_notify() handler
> in which we need to deduce the slot number to update ASPEED_SDHCI_IRQ_S=
TAT
> and raise/lower the Aspeed SD host IRQ. I think that's how it should wo=
rk.


That's exactly what's happening here. Maybe my variable/function naming=20
is confusing?


>
>
>> +}
>> +
>> +static void aspeed_sdhci_realize(DeviceState *dev, Error **errp)
>> +{
>> +    Error *err =3D NULL;
>> +    SysBusDevice *sbd =3D SYS_BUS_DEVICE(dev);
>> +    AspeedSDHCIState *sdhci =3D ASPEED_SDHCI(dev);
>> +
>> +    /* Create input irqs for the slots */
>> +    qdev_init_gpio_in_named_with_opaque(DEVICE(sbd), aspeed_sdhci_set=
_irq,
>> +                                        sdhci, NULL, ASPEED_SDHCI_NUM=
_SLOTS);
>> +
>> +    for (int i =3D 0; i < ASPEED_SDHCI_NUM_SLOTS; ++i) {
>> +        hwaddr slot_addr =3D sdhci->ioaddr + (0x100 * (i + 1));
>> +        Object *sdhci_slot =3D OBJECT(&sdhci->slots[i]);
>> +        SysBusDevice *sbd_slot =3D SYS_BUS_DEVICE(&sdhci->slots[i]);
>> +
>> +        object_property_set_int(sdhci_slot, 2, "sd-spec-version", &er=
r);
>> +        if (err) {
>> +            error_propagate(errp, err);
>> +            return;
>> +        }
>> +
>> +        object_property_set_uint(sdhci_slot, ASPEED_SDHCI_CAPABILITIE=
S,
>> +                                 "capareg", &err);
>> +        if (err) {
>> +            error_propagate(errp, err);
>> +            return;
>> +        }
>> +
>> +        object_property_set_bool(sdhci_slot, true, "realized", &err);
>> +        if (err) {
>> +            error_propagate(errp, err);
>> +            return;
>> +        }
>> +
>> +        sysbus_mmio_map(sbd_slot, 0, slot_addr);
> We should do the mapping at the SoC level and I would also put the slot=
s
> at the SoC level.


OK. I did that in v1 but Peter made some comments about initializing=20
things in the Aspeed SD code so I moved it all down here...


>
>> +        sysbus_connect_irq(sbd_slot, 0, qdev_get_gpio_in(DEVICE(sbd),=
 i));
>> +    }
>> +
>> +    sysbus_init_irq(sbd, &sdhci->irq);
>> +    memory_region_init_io(&sdhci->iomem, OBJECT(sdhci), &aspeed_sdhci=
_ops,
>> +                          sdhci, TYPE_ASPEED_SDHCI, ASPEED_SDHCI_REG_=
SIZE);
>> +    sysbus_init_mmio(sbd, &sdhci->iomem);
>> +    sysbus_mmio_map(sbd, 0, sdhci->ioaddr);
> Here also.
>
>> +}
>> +
>> +static void aspeed_sdhci_reset(DeviceState *dev)
>> +{
>> +    AspeedSDHCIState *sdhci =3D ASPEED_SDHCI(dev);
>> +
>> +    memset(sdhci->regs, 0, ASPEED_SDHCI_REG_SIZE);
>> +    sdhci->regs[TO_REG(ASPEED_SDHCI_INFO)] =3D ASPEED_SDHCI_INFO_RESE=
T;
>> +    sdhci->regs[TO_REG(ASPEED_SDHCI_DEBOUNCE)] =3D ASPEED_SDHCI_DEBOU=
NCE_RESET;
>> +}
>> +
>> +static const VMStateDescription vmstate_aspeed_sdhci =3D {
>> +    .name =3D TYPE_ASPEED_SDHCI,
>> +    .version_id =3D 1,
>> +    .fields =3D (VMStateField[]) {
>> +        VMSTATE_UINT32_ARRAY(regs, AspeedSDHCIState, ASPEED_SDHCI_NUM=
_REGS),
>> +        VMSTATE_END_OF_LIST(),
>> +    },
>> +};
>> +
>> +static void aspeed_sdhci_class_init(ObjectClass *classp, void *data)
>> +{
>> +    DeviceClass *dc =3D DEVICE_CLASS(classp);
>> +
>> +    dc->realize =3D aspeed_sdhci_realize;
>> +    dc->reset =3D aspeed_sdhci_reset;
>> +    dc->vmsd =3D &vmstate_aspeed_sdhci;
>> +}
>> +
>> +static TypeInfo aspeed_sdhci_info =3D {
>> +    .name          =3D TYPE_ASPEED_SDHCI,
>> +    .parent        =3D TYPE_SYS_BUS_DEVICE,
>> +    .instance_size =3D sizeof(AspeedSDHCIState),
>> +    .class_init    =3D aspeed_sdhci_class_init,
>> +};
>> +
>> +static void aspeed_sdhci_register_types(void)
>> +{
>> +    type_register_static(&aspeed_sdhci_info);
>> +}
>> +
>> +type_init(aspeed_sdhci_register_types)
>> diff --git a/include/hw/arm/aspeed_soc.h b/include/hw/arm/aspeed_soc.h
>> index 429d7e7..3ddba3a 100644
>> --- a/include/hw/arm/aspeed_soc.h
>> +++ b/include/hw/arm/aspeed_soc.h
>> @@ -29,6 +29,7 @@
>>   #include "hw/misc/aspeed_pwm.h"
>>   #include "hw/misc/aspeed_lpc.h"
>>   #include "hw/misc/aspeed_fsi.h"
>> +#include "hw/sd/aspeed_sdhci.h"
>>  =20
>>   #define ASPEED_SPIS_NUM  2
>>   #define ASPEED_WDTS_NUM  4
>> @@ -62,6 +63,7 @@ typedef struct AspeedSoCState {
>>       AspeedPWMState pwm;
>>       AspeedLPCState lpc;
>>       AspeedFsiState fsi[2];
>> +    AspeedSDHCIState sdhci;
>>   } AspeedSoCState;
>>  =20
>>   #define TYPE_ASPEED_SOC "aspeed-soc"
>> @@ -107,6 +109,7 @@ enum {
>>       ASPEED_ADC,
>>       ASPEED_VIDEO,
>>       ASPEED_SRAM,
>> +    ASPEED_SDHCI,
>>       ASPEED_GPIO,
>>       ASPEED_RTC,
>>       ASPEED_TIMER1,
>> diff --git a/include/hw/sd/aspeed_sdhci.h b/include/hw/sd/aspeed_sdhci=
.h
>> new file mode 100644
>> index 0000000..ac5482f
>> --- /dev/null
>> +++ b/include/hw/sd/aspeed_sdhci.h
>> @@ -0,0 +1,35 @@
>> +/*
>> + * Aspeed SD Host Controller
>> + * Eddie James <eajames@linux.ibm.com>
>> + *
>> + * Copyright (C) 2019 IBM Corp
>> + * SPDX-License-Identifer: GPL-2.0-or-later
>> + */
>> +
>> +#ifndef ASPEED_SDHCI_H
>> +#define ASPEED_SDHCI_H
>> +
>> +#include "hw/sd/sdhci.h"
>> +
>> +#define TYPE_ASPEED_SDHCI "aspeed.sdhci"
>> +#define ASPEED_SDHCI(obj) OBJECT_CHECK(AspeedSDHCIState, (obj), \
>> +                                       TYPE_ASPEED_SDHCI)
>> +
>> +#define ASPEED_SDHCI_CAPABILITIES 0x01E80080
>> +#define ASPEED_SDHCI_NUM_SLOTS    2
>> +#define ASPEED_SDHCI_NUM_REGS     (ASPEED_SDHCI_REG_SIZE / sizeof(uin=
t32_t))
>> +#define ASPEED_SDHCI_REG_SIZE     0x100
>> +
>> +typedef struct AspeedSDHCIState {
> AspeedSDHost may be ? It's the SoC SD controller.
>
>> +    SysBusDevice parent;
>> +
>> +    SDHCIState slots[ASPEED_SDHCI_NUM_SLOTS];
> I think the SoC should own the SD slots.


Then it would be tricky/impossible to access the slots from the Aspeed=20
SD specific functions? For example to connect the irqs and either mirror=20
the regs or do some alias mapping.


Thanks for the quick review!

Eddie


>
>> +
>> +    hwaddr ioaddr;
> not needed.
>
>> +    MemoryRegion iomem;
>> +    qemu_irq irq;
>> +
>> +    uint32_t regs[ASPEED_SDHCI_NUM_REGS];
>> +} AspeedSDHCIState;
>> +
>> +#endif /* ASPEED_SDHCI_H */
>>
> Thanks,
>
> C.
>

