

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Thu Sep  1 09:47:14 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.01|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    131|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|      51|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      51|    235|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_315_p2                  |     +    |      0|  0|  32|          32|           1|
    |ap_sig_128                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_161                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_181                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_282                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_290                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_292                       |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_94_p4           |    and   |      0|  0|   1|           1|           0|
    |icmp_fu_379_p2                   |   icmp   |      0|  0|   9|          26|           1|
    |tmp_2_fu_363_p2                  |   icmp   |      0|  0|  11|          32|           5|
    |tmp_3_fu_351_p2                  |   icmp   |      0|  0|  11|          32|           5|
    |tmp_4_fu_297_p2                  |   icmp   |      0|  0|   3|           8|           7|
    |tmp_5_fu_357_p2                  |   icmp   |      0|  0|  11|          32|           5|
    |tmp_7_fu_327_p2                  |   icmp   |      0|  0|  11|          32|           3|
    |tmp_8_fu_333_p2                  |   icmp   |      0|  0|  11|          32|           4|
    |tmp_9_fu_339_p2                  |   icmp   |      0|  0|  11|          32|           4|
    |tmp_s_fu_345_p2                  |   icmp   |      0|  0|  11|          32|           4|
    |ap_sig_50                        |    or    |      0|  0|   1|           1|           1|
    |storemerge1_cast_cast_fu_386_p3  |  select  |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 131|         299|          48|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |CNT_STATE                              |   1|          3|    1|          3|
    |byte_cnt                               |  32|          2|   32|         64|
    |header                                 |  16|          9|    8|         72|
    |inData_TDATA_blk_n                     |   1|          2|    1|          2|
    |livewire                               |   1|          3|    1|          3|
    |p_Val2_s_phi_fu_149_p4                 |  16|          3|   16|         48|
    |packet_length_V_flag_1_phi_fu_170_p6   |   1|          3|    1|          3|
    |packet_length_V_flag_8_phi_fu_209_p16  |   1|          3|    1|          3|
    |packet_length_V_flag_phi_fu_138_p4     |   1|          3|    1|          3|
    |packet_length_V_new_1_phi_fu_184_p6    |  16|          4|   16|         64|
    |packet_length_V_new_8_phi_fu_238_p16   |  16|          3|   16|         48|
    |storemerge2_phi_fu_196_p6              |   1|          3|    1|          3|
    |storemerge_phi_fu_159_p4               |   1|          3|    1|          3|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 104|         44|   96|        319|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |CNT_STATE                        |   1|   0|    1|          0|
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |byte_cnt                         |  32|   0|   32|          0|
    |p_ZGVZ9frameSIPORN3hls6streamI7  |   1|   0|    1|          0|
    |packet_length_V                  |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  51|   0|   51|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    frameSIPO    | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |    frameSIPO    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    frameSIPO    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    frameSIPO    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    frameSIPO    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    frameSIPO    | return value |
|inData_TDATA     |  in |    8|    axis    | inData_V_data_V |    pointer   |
|inData_TVALID    |  in |    1|    axis    | inData_V_user_V |    pointer   |
|inData_TREADY    | out |    1|    axis    | inData_V_user_V |    pointer   |
|inData_TUSER     |  in |    2|    axis    | inData_V_user_V |    pointer   |
|header           | out |    8|   ap_vld   |      header     |    pointer   |
|header_ap_vld    | out |    1|   ap_vld   |      header     |    pointer   |
|livewire         | out |    1|   ap_vld   |     livewire    |    pointer   |
|livewire_ap_vld  | out |    1|   ap_vld   |     livewire    |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

