[{"Start":"HtmlBlock"},{"Html":"<pre><code class=\"hljs hide-boring\"><span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cargo nextest run</b>\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> camino v1.2.1\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> rhdl-toolchains v0.1.0 (/Users/samitbasu/Devel/rhdl/crates/rhdl-toolchains)\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> xor v0.1.0 (/private/tmp/rhdl/xor)\n<b><span style='color:var(--green,#0a0)'>    Finished</span></b> `test` profile [unoptimized + debuginfo] target(s) in 1.85s\n────────────\n<span style='color:var(--green,#0a0)'><b> Nextest run</b></span> ID <b>8c169324-bedc-4ed8-b723-f97f927b2ada</b> with nextest profile: <b>default</b>\n<span style='color:var(--green,#0a0)'><b>    Starting</b></span> <b>10</b> tests across <b>11</b> binaries\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.006s] <span style='color:var(--magenta,#a0a)'><b>xor::test_inputs</b></span> <span style='color:var(--blue,#00a)'><b>test_all_inputs</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.007s] <span style='color:var(--magenta,#a0a)'><b>xor::test_iterator_expected</b></span> <span style='color:var(--blue,#00a)'><b>test_iterators</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.008s] <span style='color:var(--magenta,#a0a)'><b>xor::test_iterator</b></span> <span style='color:var(--blue,#00a)'><b>test_iterators</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.012s] <span style='color:var(--magenta,#a0a)'><b>xor::test_svg</b></span> <span style='color:var(--blue,#00a)'><b>test_svg</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.013s] <span style='color:var(--magenta,#a0a)'><b>xor::show_verilog</b></span> <span style='color:var(--blue,#00a)'><b>show_verilog</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.009s] <span style='color:var(--magenta,#a0a)'><b>xor::test_vcd</b></span> <span style='color:var(--blue,#00a)'><b>test_vcd</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.017s] <span style='color:var(--magenta,#a0a)'><b>xor::test_tb_ntl</b></span> <span style='color:var(--blue,#00a)'><b>test_testbench_ntl</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.017s] <span style='color:var(--magenta,#a0a)'><b>xor::expect_verilog</b></span> <span style='color:var(--blue,#00a)'><b>test_verilog_output</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.018s] <span style='color:var(--magenta,#a0a)'><b>xor::test_fixture</b></span> <span style='color:var(--blue,#00a)'><b>test_make_fixture</b></span>\n<span style='color:var(--green,#0a0)'><b>        PASS</b></span> [   0.015s] <span style='color:var(--magenta,#a0a)'><b>xor::test_tb_rtl</b></span> <span style='color:var(--blue,#00a)'><b>test_testbench</b></span>\n────────────\n<span style='color:var(--green,#0a0)'><b>     Summary</b></span> [   0.021s] <b>10</b> tests run: <b>10</b> <span style='color:var(--green,#0a0)'><b>passed</b></span>, <b>0</b> <span style='color:var(--yellow,#a60)'><b>skipped</b></span>\n</code></pre>"},{"End":"HtmlBlock"}]