## Sychroniser

Implementing dynamic timing checks for a standard clock domain crossing solution. The dynamic check is to verify that the data in the source clock domain remains stable for at least 2 samplings by the destination clock.

Please read the blog post [Comparison of ModelSim 'Signal Spies' and VHDL 'External Signals'](https://blog.abbey1.org.uk/index.php/technology/comparison-of-modelsim-signal-spies-and-vhdl-external) for an explanation of how the code works in detail.
