set NETLIST_CACHE(write_enable,cells) {{icon inverter has_schematic} {icon nand2 has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(write_enable,version) MMI_SUE4.4.0
set NETLIST_CACHE(write_enable) {{module write_enable (decoder_output, w, write_enable);} {	input		write_enable;} {	input	[31:1]	decoder_output;} {	output	[31:1]	w;} { } {	wire		net_28;} {	wire		net_11;} {	wire		net_30;} {	wire		net_29;} {	wire		net_12;} {	wire		net_31;} {	wire		net_13;} {	wire		net_14;} {	wire		net_15;} {	wire		net_16;} {	wire		net_17;} {	wire		net_18;} {	wire		net_1;} {	wire		net_20;} {	wire		net_19;} {	wire		net_2;} {	wire		net_21;} {	wire		net_3;} {	wire		net_22;} {	wire		net_4;} {	wire		net_23;} {	wire		net_5;} {	wire		net_24;} {	wire		net_6;} {	wire		net_25;} {	wire		net_7;} {	wire		net_26;} {	wire		net_8;} {	wire		net_27;} {	wire		net_10;} {	wire		net_9;} { } {	assign #0 net_25 = !(decoder_output[1] && write_enable);} {	not #0 inv(w[1], net_25);} {	assign #0 net_18 = !(decoder_output[2] && write_enable);} {	not #0 inv_1(w[2], net_18);} {	assign #0 net_22 = !(decoder_output[3] && write_enable);} {	not #0 inv_2(w[3], net_22);} {	assign #0 net_27 = !(decoder_output[4] && write_enable);} {	not #0 inv_3(w[4], net_27);} {	assign #0 net_29 = !(decoder_output[5] && write_enable);} {	not #0 inv_4(w[5], net_29);} {	assign #0 net_31 = !(decoder_output[6] && write_enable);} {	not #0 inv_5(w[6], net_31);} {	assign #0 net_5 = !(decoder_output[7] && write_enable);} {	not #0 inv_6(w[7], net_5);} {	assign #0 net_1 = !(decoder_output[8] && write_enable);} {	not #0 inv_7(w[8], net_1);} {	assign #0 net_2 = !(decoder_output[9] && write_enable);} {	not #0 inv_8(w[9], net_2);} {	assign #0 net_6 = !(decoder_output[10] && write_enable);} {	not #0 inv_9(w[10], net_6);} {	assign #0 net_11 = !(decoder_output[11] && write_enable);} {	not #0 inv_10(w[11], net_11);} {	assign #0 net_13 = !(decoder_output[12] && write_enable);} {	not #0 inv_11(w[12], net_13);} {	assign #0 net_15 = !(decoder_output[13] && write_enable);} {	not #0 inv_12(w[13], net_15);} {	assign #0 net_16 = !(decoder_output[14] && write_enable);} {	not #0 inv_13(w[14], net_16);} {	assign #0 net_19 = !(decoder_output[15] && write_enable);} {	not #0 inv_14(w[15], net_19);} {	assign #0 net_23 = !(decoder_output[16] && write_enable);} {	not #0 inv_15(w[16], net_23);} {	assign #0 net_21 = !(decoder_output[17] && write_enable);} {	not #0 inv_16(w[17], net_21);} {	assign #0 net_24 = !(decoder_output[18] && write_enable);} {	not #0 inv_17(w[18], net_24);} {	assign #0 net_26 = !(decoder_output[19] && write_enable);} {	not #0 inv_18(w[19], net_26);} {	assign #0 net_28 = !(decoder_output[20] && write_enable);} {	not #0 inv_19(w[20], net_28);} {	assign #0 net_30 = !(decoder_output[21] && write_enable);} {	not #0 inv_20(w[21], net_30);} {	assign #0 net_4 = !(decoder_output[22] && write_enable);} {	not #0 inv_21(w[22], net_4);} {	assign #0 net_8 = !(decoder_output[23] && write_enable);} {	not #0 inv_22(w[23], net_8);} {	assign #0 net_10 = !(decoder_output[24] && write_enable);} {	not #0 inv_23(w[24], net_10);} {	assign #0 net_3 = !(decoder_output[25] && write_enable);} {	not #0 inv_24(w[25], net_3);} {	assign #0 net_7 = !(decoder_output[26] && write_enable);} {	not #0 inv_25(w[26], net_7);} {	assign #0 net_9 = !(decoder_output[27] && write_enable);} {	not #0 inv_26(w[27], net_9);} {	assign #0 net_12 = !(decoder_output[28] && write_enable);} {	not #0 inv_27(w[28], net_12);} {	assign #0 net_14 = !(decoder_output[29] && write_enable);} {	not #0 inv_28(w[29], net_14);} {	assign #0 net_17 = !(decoder_output[30] && write_enable);} {	not #0 inv_29(w[30], net_17);} {	assign #0 net_20 = !(decoder_output[31] && write_enable);} {	not #0 inv_30(w[31], net_20);} {} {endmodule		// write_enable} {}}
set NETLIST_CACHE(write_enable,names) {{430 630 {0 inv_7}} {480 850 {0 w[11]} {2 w[11]}} {390 1570 {0 net_30}} {290 610 {0 decoder_output[8]}} {420 1930 {0 inv_25}} {400 630 {0 net_1}} {290 290 {0 write_enable}} {280 2130 {0 decoder_output[29]}} {370 1860 {0 net_3}} {470 1720 {0 w[23]} {2 w[23]}} {390 2010 {0 net_9}} {210 390 {1 decoder_output[5]}} {380 850 {0 net_11}} {290 940 {0 write_enable}} {280 1410 {0 decoder_output[19]}} {200 1260 {1 decoder_output[17]}} {370 120 {0 net_25}} {430 340 {0 inv_3}} {480 560 {0 w[7]} {2 w[7]}} {290 1120 {0 decoder_output[15]}} {390 1280 {0 net_21}} {370 2300 {0 net_20}} {290 320 {0 decoder_output[4]}} {420 1640 {0 inv_21}} {400 340 {0 net_27}} {470 2150 {0 w[29]} {2 w[29]}} {210 100 {1 decoder_output[1]}} {200 1910 {1 decoder_output[26]}} {280 1740 {0 write_enable}} {370 1570 {0 net_30}} {390 1930 {0 net_7}} {470 1430 {0 w[19]} {2 w[19]}} {290 650 {0 write_enable}} {380 560 {0 net_5}} {430 990 {0 inv_12}} {480 1140 {0 w[15]} {2 w[15]}} {290 970 {0 decoder_output[13]}} {230 2390 {1 write_enable}} {280 2170 {0 write_enable}} {480 270 {0 w[3]} {2 w[3]}} {370 2010 {0 net_9}} {400 990 {0 net_15}} {420 1350 {0 inv_17}} {210 750 {1 decoder_output[10]}} {420 2080 {0 inv_27}} {200 1620 {1 decoder_output[22]}} {280 1450 {0 write_enable}} {370 1280 {0 net_21}} {430 1060 {0 inv_13}} {430 700 {0 inv_8}} {480 920 {0 w[12]} {2 w[12]}} {390 1640 {0 net_4}} {280 1770 {0 decoder_output[24]}} {400 700 {0 net_2}} {290 1160 {0 write_enable}} {290 360 {0 write_enable}} {380 270 {0 net_22}} {280 2200 {0 decoder_output[30]}} {370 1930 {0 net_7}} {290 680 {0 decoder_output[9]}} {210 460 {1 decoder_output[6]}} {380 920 {0 net_13}} {200 1330 {1 decoder_output[18]}} {200 2060 {1 decoder_output[28]}} {430 410 {0 inv_4}} {470 1790 {0 w[24]} {2 w[24]}} {480 630 {0 w[8]} {2 w[8]}} {390 1350 {0 net_24}} {390 2080 {0 net_12}} {280 1480 {0 decoder_output[20]}} {210 1040 {1 decoder_output[14]}} {400 410 {0 net_29}} {470 2220 {0 w[30]} {2 w[30]}} {280 1810 {0 write_enable}} {370 1640 {0 net_4}} {290 1190 {0 decoder_output[16]}} {290 390 {0 decoder_output[5]}} {420 1720 {0 inv_22}} {470 1500 {0 w[20]} {2 w[20]}} {210 170 {1 decoder_output[2]}} {290 720 {0 write_enable}} {380 630 {0 net_1}} {480 1210 {0 w[16]} {2 w[16]}} {280 2240 {0 write_enable}} {430 120 {0 inv}} {480 340 {0 w[4]} {2 w[4]}} {400 1060 {0 net_16}} {200 1990 {1 decoder_output[27]}} {420 2150 {0 inv_28}} {400 120 {0 net_25}} {280 1520 {0 write_enable}} {370 1350 {0 net_24}} {370 2080 {0 net_12}} {420 1430 {0 inv_18}} {210 830 {1 decoder_output[11]}} {280 1840 {0 decoder_output[25]}} {290 1230 {0 write_enable}} {290 430 {0 write_enable}} {380 340 {0 net_27}} {380 1060 {0 net_16}} {200 1700 {1 decoder_output[23]}} {430 1140 {0 inv_14}} {430 770 {0 inv_9}} {480 990 {0 w[13]} {2 w[13]}} {390 1720 {0 net_8}} {290 750 {0 decoder_output[10]}} {400 770 {0 net_6}} {200 2130 {1 decoder_output[29]}} {470 1860 {0 w[25]} {2 w[25]}} {480 700 {0 w[9]} {2 w[9]}} {390 2150 {0 net_14}} {210 540 {1 decoder_output[7]}} {380 990 {0 net_15}} {280 1550 {0 decoder_output[21]}} {280 2280 {0 decoder_output[31]}} {200 1410 {1 decoder_output[19]}} {430 480 {0 inv_5}} {390 1430 {0 net_26}} {290 460 {0 decoder_output[6]}} {210 1120 {1 decoder_output[15]}} {400 480 {0 net_31}} {470 2300 {0 w[31]} {2 w[31]}} {380 700 {0 net_2}} {280 1880 {0 write_enable}} {370 1720 {0 net_8}} {420 1790 {0 inv_23}} {470 1570 {0 w[21]} {2 w[21]}} {480 410 {0 w[5]} {2 w[5]}} {210 250 {1 decoder_output[3]}} {290 790 {0 write_enable}} {280 1260 {0 decoder_output[17]}} {420 2220 {0 inv_29}} {280 2320 {0 write_enable}} {430 190 {0 inv_1}} {400 1140 {0 net_19}} {370 2150 {0 net_14}} {290 170 {0 decoder_output[2]}} {420 1500 {0 inv_19}} {210 900 {1 decoder_output[12]}} {280 1910 {0 decoder_output[26]}} {400 190 {0 net_18}} {470 2010 {0 w[27]} {2 w[27]}} {290 500 {0 write_enable}} {380 410 {0 net_29}} {280 1590 {0 write_enable}} {370 1430 {0 net_26}} {430 1210 {0 inv_15}} {470 1280 {0 w[17]} {2 w[17]}} {480 120 {0 w[1]} {2 w[1]}} {380 1140 {0 net_19}} {200 1770 {1 decoder_output[24]}} {430 850 {0 inv_10}} {390 1790 {0 net_10}} {290 830 {0 decoder_output[11]}} {280 1300 {0 write_enable}} {200 2200 {1 decoder_output[30]}} {280 2030 {0 write_enable}} {470 1930 {0 w[26]} {2 w[26]}} {400 850 {0 net_11}} {390 2220 {0 net_17}} {210 610 {1 decoder_output[8]}} {280 100 {0 decoder_output[1]}} {280 1620 {0 decoder_output[22]}} {290 1010 {0 write_enable}} {290 210 {0 write_enable}} {480 770 {0 w[10]} {2 w[10]}} {390 1500 {0 net_28}} {200 1480 {1 decoder_output[20]}} {280 1950 {0 write_enable}} {430 560 {0 inv_6}} {290 540 {0 decoder_output[7]}} {420 1860 {0 inv_24}} {470 1640 {0 w[22]} {2 w[22]}} {210 1190 {1 decoder_output[16]}} {400 560 {0 net_5}} {210 320 {1 decoder_output[4]}} {380 770 {0 net_6}} {280 1330 {0 decoder_output[18]}} {280 2060 {0 decoder_output[28]}} {370 1790 {0 net_10}} {480 480 {0 w[6]} {2 w[6]}} {290 1040 {0 decoder_output[14]}} {400 1210 {0 net_23}} {370 2220 {0 net_17}} {290 870 {0 write_enable}} {420 2300 {0 inv_30}} {280 140 {0 write_enable}} {280 1660 {0 write_enable}} {370 1500 {0 net_28}} {430 270 {0 inv_2}} {290 250 {0 decoder_output[3]}} {420 1570 {0 inv_20}} {210 970 {1 decoder_output[13]}} {470 1350 {0 w[18]} {2 w[18]}} {400 270 {0 net_22}} {470 2080 {0 w[28]} {2 w[28]}} {380 480 {0 net_31}} {380 1210 {0 net_23}} {200 1840 {1 decoder_output[25]}} {430 920 {0 inv_11}} {480 1060 {0 w[14]} {2 w[14]}} {390 1860 {0 net_3}} {290 900 {0 decoder_output[12]}} {280 1990 {0 decoder_output[27]}} {280 2100 {0 write_enable}} {480 190 {0 w[2]} {2 w[2]}} {400 920 {0 net_13}} {290 580 {0 write_enable}} {420 2010 {0 inv_26}} {280 1370 {0 write_enable}} {420 1280 {0 inv_16}} {390 2300 {0 net_20}} {210 680 {1 decoder_output[9]}} {280 1700 {0 decoder_output[23]}} {290 1080 {0 write_enable}} {380 190 {0 net_18}} {200 1550 {1 decoder_output[21]}} {200 2280 {1 decoder_output[31]}}}
set NETLIST_CACHE(write_enable,wires) {{380 190 400 190 net_18} {210 170 290 170 decoder_output[2]} {380 270 400 270 net_22} {210 250 290 250 decoder_output[3]} {380 340 400 340 net_27} {210 320 290 320 decoder_output[4]} {380 410 400 410 net_29} {210 390 290 390 decoder_output[5]} {380 480 400 480 net_31} {210 460 290 460 decoder_output[6]} {380 560 400 560 net_5} {210 540 290 540 decoder_output[7]} {380 630 400 630 net_1} {210 610 290 610 decoder_output[8]} {380 700 400 700 net_2} {210 680 290 680 decoder_output[9]} {380 770 400 770 net_6} {210 750 290 750 decoder_output[10]} {380 850 400 850 net_11} {210 830 290 830 decoder_output[11]} {380 920 400 920 net_13} {210 900 290 900 decoder_output[12]} {380 990 400 990 net_15} {210 970 290 970 decoder_output[13]} {380 1060 400 1060 net_16} {210 1040 290 1040 decoder_output[14]} {380 1140 400 1140 net_19} {210 1120 290 1120 decoder_output[15]} {380 1210 400 1210 net_23} {210 1190 290 1190 decoder_output[16]} {370 1280 390 1280 net_21} {200 1260 280 1260 decoder_output[17]} {370 1350 390 1350 net_24} {200 1330 280 1330 decoder_output[18]} {370 1430 390 1430 net_26} {200 1410 280 1410 decoder_output[19]} {370 1500 390 1500 net_28} {200 1480 280 1480 decoder_output[20]} {370 1570 390 1570 net_30} {200 1550 280 1550 decoder_output[21]} {370 1640 390 1640 net_4} {200 1620 280 1620 decoder_output[22]} {370 1720 390 1720 net_8} {200 1700 280 1700 decoder_output[23]} {370 1790 390 1790 net_10} {200 1770 280 1770 decoder_output[24]} {370 1860 390 1860 net_3} {200 1840 280 1840 decoder_output[25]} {370 1930 390 1930 net_7} {200 1910 280 1910 decoder_output[26]} {370 2010 390 2010 net_9} {200 1990 280 1990 decoder_output[27]} {370 2080 390 2080 net_12} {200 2060 280 2060 decoder_output[28]} {370 2150 390 2150 net_14} {200 2130 280 2130 decoder_output[29]} {370 2220 390 2220 net_17} {200 2200 280 2200 decoder_output[30]} {370 2300 390 2300 net_20} {200 2280 280 2280 decoder_output[31]} {230 2320 280 2320 write_enable} {230 2320 230 2390 write_enable} {230 2240 280 2240 write_enable} {230 2170 280 2170 write_enable} {230 2240 230 2320 write_enable} {230 2100 280 2100 write_enable} {230 2170 230 2240 write_enable} {230 2030 280 2030 write_enable} {230 2100 230 2170 write_enable} {230 1950 280 1950 write_enable} {230 2030 230 2100 write_enable} {230 1880 280 1880 write_enable} {230 1950 230 2030 write_enable} {230 1810 280 1810 write_enable} {230 1880 230 1950 write_enable} {230 1740 280 1740 write_enable} {230 1740 230 1810 write_enable} {230 1810 230 1880 write_enable} {230 1660 280 1660 write_enable} {230 1590 280 1590 write_enable} {230 1660 230 1740 write_enable} {230 1520 280 1520 write_enable} {230 1590 230 1660 write_enable} {230 1450 280 1450 write_enable} {230 1520 230 1590 write_enable} {230 1370 280 1370 write_enable} {230 1450 230 1520 write_enable} {230 1300 280 1300 write_enable} {230 1370 230 1450 write_enable} {230 1230 290 1230 write_enable} {230 1300 230 1370 write_enable} {230 1160 290 1160 write_enable} {230 1230 230 1300 write_enable} {230 1080 290 1080 write_enable} {230 1160 230 1230 write_enable} {230 1010 290 1010 write_enable} {230 1010 230 1080 write_enable} {230 1080 230 1160 write_enable} {230 940 290 940 write_enable} {230 870 290 870 write_enable} {230 870 230 940 write_enable} {230 940 230 1010 write_enable} {230 790 290 790 write_enable} {230 790 230 870 write_enable} {230 720 290 720 write_enable} {230 720 230 790 write_enable} {230 650 290 650 write_enable} {230 580 290 580 write_enable} {230 650 230 720 write_enable} {230 500 290 500 write_enable} {230 580 230 650 write_enable} {230 430 290 430 write_enable} {230 500 230 580 write_enable} {230 360 290 360 write_enable} {230 430 230 500 write_enable} {230 290 290 290 write_enable} {230 360 230 430 write_enable} {230 210 290 210 write_enable} {230 290 230 360 write_enable} {210 100 280 100 decoder_output[1]} {370 120 400 120 net_25} {230 210 230 290 write_enable} {230 140 230 210 write_enable} {230 140 280 140 write_enable}}
