header:
  version: 17
  includes:
    - repo: meta-altera-fpga
      file: kas/base.yml
    - repo: meta-altera-fpga
      file: kas/poky.yml
    - repo: meta-altera-fpga
      file: kas/dev.yml
repos:
  meta-driveonchip:
    path: meta-driveonchip
  meta-altera-fpga:
    path: meta-altera-fpga
    layers:
      meta-altera-bsp:
      meta-altera-core:
      meta-altera-devkit:
local_conf_header:
  meta-driveonchip: |
    PREFERRED_PROVIDER_virtual/kernel = "linux-socfpga-rt"
    IMAGE_INSTALL:append = " \
        hpssafechannel \
        kernel-module-gpio-altera \
        htop \
        util-linux"
    IMAGE_BOOT_ARGS:append = " nohz_full=2,3 isolcpus=2,3 uio_pdrv_genirq.of_id=generic-uio"
    DT_SRC_URI:agilex5_mk_a5e065bb32aes1 ?= "file://agilex5_safety_dual_axis.dtsi"
    FPGA_BST_SRC_URI = "file://top.core.rbf"
    SOCFPGA_FEATURES:append = " bitstream uio rt"
  bbmask-disable-mbedtls: |
    BBMASK += "meta-altera-fpga/meta-altera-core/recipes-connectivity/mbedtls/mbedtls_3.6%.bbappend"