--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lockout.twx lockout.ncd -o lockout.twr lockout.pcf

Design file:              lockout.ncd
Physical constraint file: lockout.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
S_AXI_ARADDR<0>|    0.304(R)|      FAST  |    1.941(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<1>|    0.357(R)|      FAST  |    1.831(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<2>|    0.325(R)|      FAST  |    1.829(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<3>|    0.459(R)|      FAST  |    1.541(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<4>|    0.576(R)|      FAST  |    1.308(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<5>|    0.482(R)|      FAST  |    1.472(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<6>|    0.517(R)|      FAST  |    1.412(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<7>|    0.455(R)|      FAST  |    1.530(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<8>|    0.366(R)|      FAST  |    1.747(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARESETN  |   -0.019(R)|      FAST  |    3.179(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID  |    0.910(R)|      FAST  |    3.425(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<0>|    0.393(R)|      FAST  |    1.713(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<1>|    0.338(R)|      FAST  |    1.775(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<2>|   -0.192(R)|      FAST  |    2.769(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<3>|    0.322(R)|      FAST  |    1.801(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<4>|    0.538(R)|      FAST  |    1.408(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<5>|    0.488(R)|      FAST  |    1.451(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<6>|    0.362(R)|      FAST  |    1.721(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<7>|    0.442(R)|      FAST  |    1.552(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<8>|    0.427(R)|      FAST  |    1.578(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID  |    0.019(R)|      FAST  |    3.467(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY   |   -0.209(R)|      FAST  |    3.166(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY   |   -0.180(R)|      FAST  |    3.155(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<0> |    0.348(R)|      FAST  |    3.020(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<1> |    0.543(R)|      FAST  |    3.410(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<2> |    0.535(R)|      FAST  |    3.457(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<3> |    0.457(R)|      FAST  |    3.299(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID   |   -0.070(R)|      FAST  |    3.550(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
S_AXI_ARREADY |        10.196(R)|      SLOW  |         3.315(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY |        11.037(R)|      SLOW  |         3.554(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BRESP<1>|        10.193(R)|      SLOW  |         3.288(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID  |        10.107(R)|      SLOW  |         3.267(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RRESP<1>|         9.925(R)|      SLOW  |         3.184(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID  |        10.070(R)|      SLOW  |         3.270(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY  |        11.193(R)|      SLOW  |         3.623(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock security_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
security_out|         8.188(F)|      SLOW  |         2.804(F)|      FAST  |security_in_BUFGP |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    2.003|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S_AXI_WDATA<0> |S_AXI_AWREADY  |    8.291|
S_AXI_WDATA<0> |S_AXI_WREADY   |    8.447|
S_AXI_WDATA<1> |S_AXI_AWREADY  |    8.311|
S_AXI_WDATA<1> |S_AXI_WREADY   |    8.467|
S_AXI_WDATA<2> |S_AXI_AWREADY  |    8.461|
S_AXI_WDATA<2> |S_AXI_WREADY   |    8.617|
S_AXI_WDATA<3> |S_AXI_AWREADY  |    7.160|
S_AXI_WDATA<3> |S_AXI_WREADY   |    7.316|
---------------+---------------+---------+


Analysis completed Thu May 04 19:17:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



