{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764207408291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764207408292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 22:36:48 2025 " "Processing started: Wed Nov 26 22:36:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764207408292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207408292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207408292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764207408525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764207408525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_duzias.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_duzias " "Found entity 1: contador_duzias" {  } { { "contador_duzias.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/contador_duzias.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414836 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" contador_rolhas.v(101) " "Verilog HDL syntax error at contador_rolhas.v(101) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "contador_rolhas.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/contador_rolhas.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1764207414838 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "contador_rolhas contador_rolhas.v(8) " "Ignored design unit \"contador_rolhas\" at contador_rolhas.v(8) due to previous errors" {  } { { "contador_rolhas.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/contador_rolhas.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1764207414838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_rolhas.v 0 0 " "Found 0 design units, including 0 entities, in source file contador_rolhas.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_display.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_display " "Found entity 1: decodificador_display" {  } { { "decodificador_display.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/decodificador_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aprovado APROVADO fsm_cq_descarte.v(13) " "Verilog HDL Declaration information at fsm_cq_descarte.v(13): object \"aprovado\" differs only in case from object \"APROVADO\" in the same scope" {  } { { "fsm_cq_descarte.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_cq_descarte.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764207414842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_cq_descarte.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_cq_descarte.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_cq_descarte " "Found entity 1: fsm_cq_descarte" {  } { { "fsm_cq_descarte.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_cq_descarte.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "esteira ESTEIRA fsm_enchimento.v(17) " "Verilog HDL Declaration information at fsm_enchimento.v(17): object \"esteira\" differs only in case from object \"ESTEIRA\" in the same scope" {  } { { "fsm_enchimento.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_enchimento.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764207414843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_enchimento.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_enchimento.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_enchimento " "Found entity 1: fsm_enchimento" {  } { { "fsm_enchimento.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_enchimento.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_esteira.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_esteira.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_esteira " "Found entity 1: fsm_esteira" {  } { { "fsm_esteira.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_esteira.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_mestre.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_mestre.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mestre " "Found entity 1: fsm_mestre" {  } { { "fsm_mestre.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_mestre.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_vedacao.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vedacao " "Found entity 1: fsm_vedacao" {  } { { "fsm_vedacao.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_vedacao.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_vinho_top.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_vinho_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_vinho_top " "Found entity 1: projeto_vinho_top" {  } { { "projeto_vinho_top.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/projeto_vinho_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1s " "Found entity 1: timer_1s" {  } { { "timer_1s.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/timer_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "esteira ESTEIRA fsm_main.v(9) " "Verilog HDL Declaration information at fsm_main.v(9): object \"esteira\" differs only in case from object \"ESTEIRA\" in the same scope" {  } { { "fsm_main.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764207414851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "posicao_cq POSICAO_CQ fsm_main.v(16) " "Verilog HDL Declaration information at fsm_main.v(16): object \"posicao_cq\" differs only in case from object \"POSICAO_CQ\" in the same scope" {  } { { "fsm_main.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_main.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764207414851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aprovado APROVADO fsm_main.v(7) " "Verilog HDL Declaration information at fsm_main.v(7): object \"aprovado\" differs only in case from object \"APROVADO\" in the same scope" {  } { { "fsm_main.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_main.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764207414852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/fsm_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_duzias_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_duzias_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_duzias_v2 " "Found entity 1: contador_duzias_v2" {  } { { "contador_duzias_v2.v" "" { Text "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/contador_duzias_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764207414853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/output_files/PBL3.map.smsg " "Generated suppressed messages file C:/Users/Chopenaur/Documents/codigo/quartus/PBLula_3-main_v4/output_files/PBL3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414900 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764207414980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 26 22:36:54 2025 " "Processing ended: Wed Nov 26 22:36:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764207414980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764207414980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764207414980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207414980 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764207415697 ""}
