

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu May  2 16:52:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2029|  2029|         4|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.30>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 8 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_9, %Col_Loop ]" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_8, %Col_Loop ]" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_5, %Col_Loop ]" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 14 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten23, -10" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten23, 1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 16 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln29_8 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 20 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_9 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_6)   --->   "%select_ln29_10 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 22 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_7)   --->   "%select_ln29_11 = select i1 %icmp_ln13, i5 1, i5 %or_ln26" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 24 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 26 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_8" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 28 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 29 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 30 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_6 = select i1 %and_ln29, i5 %shl_ln26_mid1, i5 %select_ln29_10" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 31 'select' 'select_ln13_6' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %select_ln13_6 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 32 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 26, %zext_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 33 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_7)   --->   "%or_ln26_2 = or i5 %shl_ln26_mid1, 1" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 34 'or' 'or_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_7 = select i1 %and_ln29, i5 %or_ln26_2, i5 %select_ln29_11" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 35 'select' 'select_ln13_7' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 36 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29_9 to i11" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 37 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i3 %select_ln29_9 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 38 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln13_5 = select i1 %and_ln29, i4 %r, i4 %select_ln29_8" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 39 'select' 'select_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln13_5 to i8" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 40 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 13, %zext_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 41 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i5 %select_ln13_7 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 42 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.78ns)   --->   "%mul_ln1494_2 = mul i10 26, %zext_ln1494_8" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 43 'mul' 'mul_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 44 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i5 %shl_ln2 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 45 'zext' 'zext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln1494 = add i10 %zext_ln1494_9, %mul_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 46 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 47 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i11 %tmp to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 49 'zext' 'zext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl8_cast, %zext_ln1494_10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 50 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_8 = add i13 %zext_ln29_3, %sub_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 51 'add' 'add_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i13 %add_ln1494_8 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 52 'zext' 'zext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_11" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 53 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln1494_9 = add i10 %zext_ln1494_9, %mul_ln1494_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 54 'add' 'add_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_9, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 55 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_9, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i11 %tmp_1 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 57 'zext' 'zext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i13 %p_shl6_cast, %zext_ln1494_12" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 58 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_10 = add i13 %zext_ln29_3, %sub_ln1494_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 59 'add' 'add_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 60 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln2, 1" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 61 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i5 %or_ln27 to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 62 'zext' 'zext_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln1494_11 = add i10 %zext_ln1494_14, %mul_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 63 'add' 'add_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_11, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 64 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_11, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 65 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_15 = zext i11 %tmp_2 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 66 'zext' 'zext_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_2 = sub i13 %p_shl4_cast, %zext_ln1494_15" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 67 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_12 = add i13 %zext_ln29_3, %sub_ln1494_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 68 'add' 'add_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1494_16 = zext i13 %add_ln1494_12 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 69 'zext' 'zext_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_16" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 70 'getelementptr' 'conv_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln1494_13 = add i10 %zext_ln1494_14, %mul_ln1494_2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 71 'add' 'add_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494_13, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 72 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_13, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 73 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_17 = zext i11 %tmp_3 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 74 'zext' 'zext_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_3 = sub i13 %p_shl2_cast, %zext_ln1494_17" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 75 'sub' 'sub_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_14 = add i13 %zext_ln29_3, %sub_ln1494_3" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 76 'add' 'add_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 77 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %select_ln13 to i8" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 78 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln203_4, %mul_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 79 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 80 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 81 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %tmp_4 to i11" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 82 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %p_shl_cast, %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 83 'sub' 'sub_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i11 %zext_ln29, %sub_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 84 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 85 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.24ns)   --->   "%select_ln13_8 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 86 'select' 'select_ln13_8' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.07>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i13 %add_ln1494_10 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 87 'zext' 'zext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 88 'getelementptr' 'conv_out_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 89 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %conv_out_V_load to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 90 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 92 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29 to i14" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 93 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1494_18 = zext i13 %add_ln1494_14 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 94 'zext' 'zext_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_V_addr_6 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_18" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 96 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 97 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_V_load_4, %zext_ln29_4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 97 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.70ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i14 %conv_out_V_load_4, i14 %zext_ln29_4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 98 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 99 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 100 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 104 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 105 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind" [cnn_ap_type/max_pool_1.cpp:18]   --->   Operation 106 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 107 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 108 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_V_load_5, %select_ln29_4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_V_load_5, i14 %select_ln29_4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 109 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 110 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 111 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_V_load_6, %select_ln29_5" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 111 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_V_load_6, i14 %select_ln29_5" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 112 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i11 %add_ln203_3 to i64" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 113 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_6" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 114 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (3.25ns)   --->   "store i14 %select_ln29_6, i14* %max_pool_out_V_addr, align 2" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 115 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_6)" [cnn_ap_type/max_pool_1.cpp:37]   --->   Operation 116 'specregionend' 'empty_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 117 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/max_pool_1.cpp:40]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111110]
indvar_flatten23    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten      (phi              ) [ 0010000]
r_0                 (phi              ) [ 0010000]
c_0                 (phi              ) [ 0010000]
shl_ln              (bitconcatenate   ) [ 0000000]
or_ln26             (or               ) [ 0000000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0001000]
select_ln29_8       (select           ) [ 0001000]
select_ln29_9       (select           ) [ 0111110]
select_ln29_10      (select           ) [ 0000000]
select_ln29_11      (select           ) [ 0000000]
xor_ln29            (xor              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln29            (and              ) [ 0001000]
r                   (add              ) [ 0001000]
or_ln13             (or               ) [ 0000000]
select_ln13         (select           ) [ 0001000]
shl_ln26_mid1       (bitconcatenate   ) [ 0000000]
select_ln13_6       (select           ) [ 0000000]
zext_ln1494         (zext             ) [ 0000000]
mul_ln1494          (mul              ) [ 0001000]
or_ln26_2           (or               ) [ 0000000]
select_ln13_7       (select           ) [ 0001000]
add_ln13            (add              ) [ 0001000]
zext_ln29           (zext             ) [ 0000000]
zext_ln29_3         (zext             ) [ 0000000]
select_ln13_5       (select           ) [ 0111110]
zext_ln203          (zext             ) [ 0000000]
mul_ln203           (mul              ) [ 0000000]
zext_ln1494_8       (zext             ) [ 0000000]
mul_ln1494_2        (mul              ) [ 0000000]
shl_ln2             (bitconcatenate   ) [ 0000000]
zext_ln1494_9       (zext             ) [ 0000000]
add_ln1494          (add              ) [ 0000000]
p_shl8_cast         (bitconcatenate   ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln1494_10      (zext             ) [ 0000000]
sub_ln1494          (sub              ) [ 0000000]
add_ln1494_8        (add              ) [ 0000000]
zext_ln1494_11      (zext             ) [ 0000000]
conv_out_V_addr     (getelementptr    ) [ 0010100]
add_ln1494_9        (add              ) [ 0000000]
p_shl6_cast         (bitconcatenate   ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
zext_ln1494_12      (zext             ) [ 0000000]
sub_ln1494_1        (sub              ) [ 0000000]
add_ln1494_10       (add              ) [ 0010100]
or_ln27             (or               ) [ 0000000]
zext_ln1494_14      (zext             ) [ 0000000]
add_ln1494_11       (add              ) [ 0000000]
p_shl4_cast         (bitconcatenate   ) [ 0000000]
tmp_2               (bitconcatenate   ) [ 0000000]
zext_ln1494_15      (zext             ) [ 0000000]
sub_ln1494_2        (sub              ) [ 0000000]
add_ln1494_12       (add              ) [ 0000000]
zext_ln1494_16      (zext             ) [ 0000000]
conv_out_V_addr_4   (getelementptr    ) [ 0010100]
add_ln1494_13       (add              ) [ 0000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000]
tmp_3               (bitconcatenate   ) [ 0000000]
zext_ln1494_17      (zext             ) [ 0000000]
sub_ln1494_3        (sub              ) [ 0000000]
add_ln1494_14       (add              ) [ 0010100]
zext_ln203_4        (zext             ) [ 0000000]
add_ln203           (add              ) [ 0000000]
p_shl_cast          (bitconcatenate   ) [ 0000000]
tmp_4               (bitconcatenate   ) [ 0000000]
zext_ln203_5        (zext             ) [ 0000000]
sub_ln203           (sub              ) [ 0000000]
add_ln203_3         (add              ) [ 0011110]
c                   (add              ) [ 0111110]
select_ln13_8       (select           ) [ 0111110]
zext_ln1494_13      (zext             ) [ 0000000]
conv_out_V_addr_5   (getelementptr    ) [ 0001010]
conv_out_V_load     (load             ) [ 0000000]
trunc_ln1494        (trunc            ) [ 0000000]
icmp_ln1494         (icmp             ) [ 0000000]
select_ln29         (select           ) [ 0000000]
zext_ln29_4         (zext             ) [ 0000000]
zext_ln1494_18      (zext             ) [ 0000000]
conv_out_V_addr_6   (getelementptr    ) [ 0001010]
conv_out_V_load_4   (load             ) [ 0000000]
icmp_ln1494_4       (icmp             ) [ 0000000]
select_ln29_4       (select           ) [ 0001010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_6               (specregionbegin  ) [ 0000000]
specpipeline_ln18   (specpipeline     ) [ 0000000]
conv_out_V_load_5   (load             ) [ 0000000]
icmp_ln1494_5       (icmp             ) [ 0000000]
select_ln29_5       (select           ) [ 0000000]
conv_out_V_load_6   (load             ) [ 0000000]
icmp_ln1494_6       (icmp             ) [ 0000000]
select_ln29_6       (select           ) [ 0000000]
zext_ln203_6        (zext             ) [ 0000000]
max_pool_out_V_addr (getelementptr    ) [ 0000000]
store_ln36          (store            ) [ 0000000]
empty_36            (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0111110]
ret_ln40            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="conv_out_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="13" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
<pin id="103" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_V_load/3 conv_out_V_load_4/3 conv_out_V_load_5/4 conv_out_V_load_6/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv_out_V_addr_4_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_4/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_out_V_addr_5_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="13" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_5/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_out_V_addr_6_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="13" slack="0"/>
<pin id="116" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr_6/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_pool_out_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln36_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="14" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten23_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten23_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="f_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="f_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="indvar_flatten_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="r_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="r_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="4" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="4" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln26_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln10_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln10_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="f_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln29_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_8/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln29_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_9/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln29_10_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_10/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln29_11_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_11/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln29_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln16_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln29_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln13_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln13_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="shl_ln26_mid1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln13_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_6/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1494_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln1494_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln26_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln13_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_7/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln13_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln29_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln29_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln13_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="4" slack="1"/>
<pin id="352" dir="0" index="2" bw="4" slack="1"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln203_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln1494_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mul_ln1494_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln1494_9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_9/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln1494_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="10" slack="1"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl8_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln1494_10_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_10/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln1494_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln1494_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_8/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln1494_11_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_11/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln1494_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_9/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl6_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln1494_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_12/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln1494_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln1494_10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="13" slack="0"/>
<pin id="455" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_10/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln27_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln1494_14_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_14/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln1494_11_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="1"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_11/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl4_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="10" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln1494_15_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_15/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln1494_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_2/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln1494_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="13" slack="0"/>
<pin id="502" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_12/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln1494_16_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_16/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln1494_13_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_13/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_shl2_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="10" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln1494_17_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_17/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln1494_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="0" index="1" bw="11" slack="0"/>
<pin id="539" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_3/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1494_14_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="13" slack="0"/>
<pin id="545" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_14/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln203_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="1"/>
<pin id="550" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln203_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln203_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln203_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="c_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="4" slack="1"/>
<pin id="584" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln13_8_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="1"/>
<pin id="590" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_8/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln1494_13_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_13/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln1494_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln1494_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln29_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="13" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln29_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="0"/>
<pin id="616" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln1494_18_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_18/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln1494_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="0"/>
<pin id="624" dir="0" index="1" bw="13" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln29_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="0"/>
<pin id="631" dir="0" index="2" bw="13" slack="0"/>
<pin id="632" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln1494_5_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="0"/>
<pin id="638" dir="0" index="1" bw="14" slack="1"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln29_5_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="14" slack="0"/>
<pin id="644" dir="0" index="2" bw="14" slack="1"/>
<pin id="645" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln1494_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="14" slack="0"/>
<pin id="650" dir="0" index="1" bw="14" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln29_6_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="14" slack="0"/>
<pin id="657" dir="0" index="2" bw="14" slack="0"/>
<pin id="658" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln203_6_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="2"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/5 "/>
</bind>
</comp>

<comp id="667" class="1007" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/3 add_ln203/3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln10_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln10_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="686" class="1005" name="icmp_ln13_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="691" class="1005" name="select_ln29_8_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_8 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln29_9_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_9 "/>
</bind>
</comp>

<comp id="703" class="1005" name="and_ln29_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="708" class="1005" name="r_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="1"/>
<pin id="710" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="713" class="1005" name="select_ln13_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="1"/>
<pin id="715" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="720" class="1005" name="mul_ln1494_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="1"/>
<pin id="722" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln13_7_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_7 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln13_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln13_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_5 "/>
</bind>
</comp>

<comp id="741" class="1005" name="conv_out_V_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="1"/>
<pin id="743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln1494_10_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="13" slack="1"/>
<pin id="748" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_10 "/>
</bind>
</comp>

<comp id="751" class="1005" name="conv_out_V_addr_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln1494_14_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="13" slack="1"/>
<pin id="758" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_14 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln203_3_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="2"/>
<pin id="763" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="c_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="1"/>
<pin id="768" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="771" class="1005" name="select_ln13_8_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_8 "/>
</bind>
</comp>

<comp id="776" class="1005" name="conv_out_V_addr_5_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="1"/>
<pin id="778" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_5 "/>
</bind>
</comp>

<comp id="781" class="1005" name="conv_out_V_addr_6_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="1"/>
<pin id="783" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr_6 "/>
</bind>
</comp>

<comp id="786" class="1005" name="select_ln29_4_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="1"/>
<pin id="788" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="105" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="171" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="138" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="138" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="149" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="160" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="171" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="221" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="215" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="149" pin="4"/><net_sink comp="235" pin=2"/></net>

<net id="248"><net_src comp="221" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="189" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="221" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="197" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="221" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="182" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="227" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="221" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="182" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="277" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="271" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="297" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="243" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="297" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="271" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="251" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="160" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="357"><net_src comp="349" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="378" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="383" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="346" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="424"><net_src comp="374" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="361" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="420" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="426" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="346" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="367" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="16" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="6" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="14" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="473" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="346" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="514"><net_src comp="464" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="361" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="6" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="510" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="14" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="516" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="346" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="6" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="14" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="551" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="343" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="36" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="599"><net_src comp="87" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="87" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="50" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="596" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="626"><net_src comp="87" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="614" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="87" pin="7"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="614" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="87" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="87" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="87" pin="7"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="641" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="87" pin="7"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="641" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="662"><net_src comp="654" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="672"><net_src comp="38" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="354" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="548" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="675"><net_src comp="667" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="676"><net_src comp="667" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="680"><net_src comp="203" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="209" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="689"><net_src comp="221" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="694"><net_src comp="227" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="699"><net_src comp="235" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="706"><net_src comp="271" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="711"><net_src comp="277" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="716"><net_src comp="289" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="723"><net_src comp="317" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="729"><net_src comp="329" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="734"><net_src comp="337" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="739"><net_src comp="349" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="744"><net_src comp="80" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="749"><net_src comp="452" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="754"><net_src comp="93" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="759"><net_src comp="542" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="764"><net_src comp="575" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="769"><net_src comp="581" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="774"><net_src comp="586" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="779"><net_src comp="105" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="784"><net_src comp="112" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="789"><net_src comp="628" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="641" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out_V | {3 4 5 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_8 : 2
		select_ln29_9 : 2
		select_ln29_10 : 2
		select_ln29_11 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_6 : 5
		zext_ln1494 : 6
		mul_ln1494 : 7
		or_ln26_2 : 5
		select_ln13_7 : 5
		add_ln13 : 1
	State 3
		zext_ln203 : 1
		mul_ln203 : 2
		mul_ln1494_2 : 1
		zext_ln1494_9 : 1
		add_ln1494 : 2
		p_shl8_cast : 3
		tmp : 3
		zext_ln1494_10 : 4
		sub_ln1494 : 5
		add_ln1494_8 : 6
		zext_ln1494_11 : 7
		conv_out_V_addr : 8
		add_ln1494_9 : 2
		p_shl6_cast : 3
		tmp_1 : 3
		zext_ln1494_12 : 4
		sub_ln1494_1 : 5
		add_ln1494_10 : 6
		conv_out_V_load : 9
		or_ln27 : 1
		zext_ln1494_14 : 1
		add_ln1494_11 : 2
		p_shl4_cast : 3
		tmp_2 : 3
		zext_ln1494_15 : 4
		sub_ln1494_2 : 5
		add_ln1494_12 : 6
		zext_ln1494_16 : 7
		conv_out_V_addr_4 : 8
		add_ln1494_13 : 2
		p_shl2_cast : 3
		tmp_3 : 3
		zext_ln1494_17 : 4
		sub_ln1494_3 : 5
		add_ln1494_14 : 6
		conv_out_V_load_4 : 9
		add_ln203 : 3
		p_shl_cast : 4
		tmp_4 : 4
		zext_ln203_5 : 5
		sub_ln203 : 6
		add_ln203_3 : 7
	State 4
		conv_out_V_addr_5 : 1
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln29 : 2
		zext_ln29_4 : 3
		conv_out_V_addr_6 : 1
		icmp_ln1494_4 : 4
		select_ln29_4 : 5
		conv_out_V_load_5 : 2
		conv_out_V_load_6 : 2
	State 5
		icmp_ln1494_5 : 1
		select_ln29_5 : 2
		icmp_ln1494_6 : 3
		select_ln29_6 : 4
		max_pool_out_V_addr : 1
		store_ln36 : 5
		empty_36 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_209    |    0    |    0    |    14   |
|          |        f_fu_215       |    0    |    0    |    12   |
|          |        r_fu_277       |    0    |    0    |    13   |
|          |    add_ln13_fu_337    |    0    |    0    |    15   |
|          |   add_ln1494_fu_378   |    0    |    0    |    14   |
|          |  add_ln1494_8_fu_409  |    0    |    0    |    11   |
|    add   |  add_ln1494_9_fu_420  |    0    |    0    |    14   |
|          |  add_ln1494_10_fu_452 |    0    |    0    |    11   |
|          |  add_ln1494_11_fu_468 |    0    |    0    |    14   |
|          |  add_ln1494_12_fu_499 |    0    |    0    |    11   |
|          |  add_ln1494_13_fu_510 |    0    |    0    |    14   |
|          |  add_ln1494_14_fu_542 |    0    |    0    |    11   |
|          |   add_ln203_3_fu_575  |    0    |    0    |    11   |
|          |        c_fu_581       |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln29_8_fu_227 |    0    |    0    |    4    |
|          |  select_ln29_9_fu_235 |    0    |    0    |    3    |
|          | select_ln29_10_fu_243 |    0    |    0    |    5    |
|          | select_ln29_11_fu_251 |    0    |    0    |    5    |
|          |   select_ln13_fu_289  |    0    |    0    |    4    |
|          |  select_ln13_6_fu_305 |    0    |    0    |    5    |
|  select  |  select_ln13_7_fu_329 |    0    |    0    |    5    |
|          |  select_ln13_5_fu_349 |    0    |    0    |    4    |
|          |  select_ln13_8_fu_586 |    0    |    0    |    8    |
|          |   select_ln29_fu_606  |    0    |    0    |    13   |
|          |  select_ln29_4_fu_628 |    0    |    0    |    14   |
|          |  select_ln29_5_fu_641 |    0    |    0    |    14   |
|          |  select_ln29_6_fu_654 |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln10_fu_203   |    0    |    0    |    13   |
|          |    icmp_ln13_fu_221   |    0    |    0    |    11   |
|          |    icmp_ln16_fu_265   |    0    |    0    |    9    |
|   icmp   |   icmp_ln1494_fu_600  |    0    |    0    |    13   |
|          |  icmp_ln1494_4_fu_622 |    0    |    0    |    13   |
|          |  icmp_ln1494_5_fu_636 |    0    |    0    |    13   |
|          |  icmp_ln1494_6_fu_648 |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1494_fu_403   |    0    |    0    |    11   |
|          |  sub_ln1494_1_fu_446  |    0    |    0    |    11   |
|    sub   |  sub_ln1494_2_fu_493  |    0    |    0    |    11   |
|          |  sub_ln1494_3_fu_536  |    0    |    0    |    11   |
|          |    sub_ln203_fu_569   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_317   |    0    |    0    |    26   |
|          |  mul_ln1494_2_fu_361  |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln26_fu_197    |    0    |    0    |    0    |
|    or    |     or_ln13_fu_283    |    0    |    0    |    2    |
|          |    or_ln26_2_fu_323   |    0    |    0    |    0    |
|          |     or_ln27_fu_458    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_259    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln29_fu_271    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_667      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_189     |    0    |    0    |    0    |
|          |  shl_ln26_mid1_fu_297 |    0    |    0    |    0    |
|          |     shl_ln2_fu_367    |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_383  |    0    |    0    |    0    |
|          |       tmp_fu_391      |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_426  |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_434     |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_473  |    0    |    0    |    0    |
|          |      tmp_2_fu_481     |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_516  |    0    |    0    |    0    |
|          |      tmp_3_fu_524     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_551   |    0    |    0    |    0    |
|          |      tmp_4_fu_558     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1494_fu_313  |    0    |    0    |    0    |
|          |    zext_ln29_fu_343   |    0    |    0    |    0    |
|          |   zext_ln29_3_fu_346  |    0    |    0    |    0    |
|          |   zext_ln203_fu_354   |    0    |    0    |    0    |
|          |  zext_ln1494_8_fu_358 |    0    |    0    |    0    |
|          |  zext_ln1494_9_fu_374 |    0    |    0    |    0    |
|          | zext_ln1494_10_fu_399 |    0    |    0    |    0    |
|          | zext_ln1494_11_fu_415 |    0    |    0    |    0    |
|          | zext_ln1494_12_fu_442 |    0    |    0    |    0    |
|   zext   | zext_ln1494_14_fu_464 |    0    |    0    |    0    |
|          | zext_ln1494_15_fu_489 |    0    |    0    |    0    |
|          | zext_ln1494_16_fu_505 |    0    |    0    |    0    |
|          | zext_ln1494_17_fu_532 |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_548  |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_565  |    0    |    0    |    0    |
|          | zext_ln1494_13_fu_592 |    0    |    0    |    0    |
|          |   zext_ln29_4_fu_614  |    0    |    0    |    0    |
|          | zext_ln1494_18_fu_618 |    0    |    0    |    0    |
|          |  zext_ln203_6_fu_663  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1494_fu_596  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   474   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_681    |   10   |
|     add_ln13_reg_731    |    8   |
|  add_ln1494_10_reg_746  |   13   |
|  add_ln1494_14_reg_756  |   13   |
|   add_ln203_3_reg_761   |   11   |
|     and_ln29_reg_703    |    1   |
|       c_0_reg_178       |    4   |
|        c_reg_766        |    4   |
|conv_out_V_addr_4_reg_751|   12   |
|conv_out_V_addr_5_reg_776|   12   |
|conv_out_V_addr_6_reg_781|   12   |
| conv_out_V_addr_reg_741 |   12   |
|       f_0_reg_145       |    3   |
|    icmp_ln10_reg_677    |    1   |
|    icmp_ln13_reg_686    |    1   |
| indvar_flatten23_reg_134|   10   |
|  indvar_flatten_reg_156 |    8   |
|    mul_ln1494_reg_720   |   10   |
|       r_0_reg_167       |    4   |
|        r_reg_708        |    4   |
|  select_ln13_5_reg_736  |    4   |
|  select_ln13_7_reg_726  |    5   |
|  select_ln13_8_reg_771  |    8   |
|   select_ln13_reg_713   |    4   |
|  select_ln29_4_reg_786  |   14   |
|  select_ln29_8_reg_691  |    4   |
|  select_ln29_9_reg_696  |    3   |
+-------------------------+--------+
|          Total          |   195  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_87 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   195  |   516  |
+-----------+--------+--------+--------+--------+
