# REQUIRES: intel_feature_isa_avx_bf16
# RUN: llvm-mc --disassemble %s -triple=x86_64 -x86-asm-syntax=intel --output-asm-variant=1 | FileCheck %s

# CHECK: {vex}  vcvtne2ps2bf16 ymm12, ymm13, ymm14
0xc4,0x42,0x17,0x72,0xe6

# CHECK: {vex}  vcvtne2ps2bf16 xmm12, xmm13, xmm14
0xc4,0x42,0x13,0x72,0xe6

# CHECK: {vex}  vcvtne2ps2bf16 ymm12, ymm13, ymmword ptr [rbp + 8*r14 + 268435456]
0xc4,0x22,0x17,0x72,0xa4,0xf5,0x00,0x00,0x00,0x10

# CHECK: {vex}  vcvtne2ps2bf16 ymm12, ymm13, ymmword ptr [r8 + 4*rax + 291]
0xc4,0x42,0x17,0x72,0xa4,0x80,0x23,0x01,0x00,0x00

# CHECK: {vex}  vcvtne2ps2bf16 ymm12, ymm13, ymmword ptr [rip]
0xc4,0x62,0x17,0x72,0x25,0x00,0x00,0x00,0x00

# CHECK: {vex}  vcvtne2ps2bf16 ymm12, ymm13, ymmword ptr [2*rbp - 1024]
0xc4,0x62,0x17,0x72,0x24,0x6d,0x00,0xfc,0xff,0xff

# CHECK: {vex}  vcvtne2ps2bf16 xmm12, xmm13, xmmword ptr [rbp + 8*r14 + 268435456]
0xc4,0x22,0x13,0x72,0xa4,0xf5,0x00,0x00,0x00,0x10

# CHECK: {vex}  vcvtne2ps2bf16 xmm12, xmm13, xmmword ptr [r8 + 4*rax + 291]
0xc4,0x42,0x13,0x72,0xa4,0x80,0x23,0x01,0x00,0x00

# CHECK: {vex}  vcvtne2ps2bf16 xmm12, xmm13, xmmword ptr [rip]
0xc4,0x62,0x13,0x72,0x25,0x00,0x00,0x00,0x00

# CHECK: {vex}  vcvtne2ps2bf16 xmm12, xmm13, xmmword ptr [2*rbp - 512]
0xc4,0x62,0x13,0x72,0x24,0x6d,0x00,0xfe,0xff,0xff

# CHECK: {vex}  vcvtneps2bf16 xmm12, xmm13
0xc4,0x42,0x7a,0x72,0xe5

# CHECK: {vex}  vcvtneps2bf16 xmm12, ymm13
0xc4,0x42,0x7e,0x72,0xe5

# CHECK: {vex}  vcvtneps2bf16 xmm12, xmmword ptr [rbp + 8*r14 + 268435456]
0xc4,0x22,0x7a,0x72,0xa4,0xf5,0x00,0x00,0x00,0x10

# CHECK: {vex}  vcvtneps2bf16 xmm12, xmmword ptr [r8 + 4*rax + 291]
0xc4,0x42,0x7a,0x72,0xa4,0x80,0x23,0x01,0x00,0x00

# CHECK: {vex}  vcvtneps2bf16 xmm12, xmmword ptr [rip]
0xc4,0x62,0x7a,0x72,0x25,0x00,0x00,0x00,0x00

# CHECK: {vex}  vcvtneps2bf16 xmm12, xmmword ptr [2*rbp - 512]
0xc4,0x62,0x7a,0x72,0x24,0x6d,0x00,0xfe,0xff,0xff

# CHECK: {vex}  vcvtneps2bf16 xmm12, ymmword ptr [2*rbp - 1024]
0xc4,0x62,0x7e,0x72,0x24,0x6d,0x00,0xfc,0xff,0xff

# CHECK: {vex}  vdpbf16ps ymm12, ymm13, ymm14
0xc4,0x42,0x16,0x52,0xe6

# CHECK: {vex}  vdpbf16ps xmm12, xmm13, xmm14
0xc4,0x42,0x12,0x52,0xe6

# CHECK: {vex}  vdpbf16ps ymm12, ymm13, ymmword ptr [rbp + 8*r14 + 268435456]
0xc4,0x22,0x16,0x52,0xa4,0xf5,0x00,0x00,0x00,0x10

# CHECK: {vex}  vdpbf16ps ymm12, ymm13, ymmword ptr [r8 + 4*rax + 291]
0xc4,0x42,0x16,0x52,0xa4,0x80,0x23,0x01,0x00,0x00

# CHECK: {vex}  vdpbf16ps ymm12, ymm13, ymmword ptr [rip]
0xc4,0x62,0x16,0x52,0x25,0x00,0x00,0x00,0x00

# CHECK: {vex}  vdpbf16ps ymm12, ymm13, ymmword ptr [2*rbp - 1024]
0xc4,0x62,0x16,0x52,0x24,0x6d,0x00,0xfc,0xff,0xff

# CHECK: {vex}  vdpbf16ps xmm12, xmm13, xmmword ptr [rbp + 8*r14 + 268435456]
0xc4,0x22,0x12,0x52,0xa4,0xf5,0x00,0x00,0x00,0x10

# CHECK: {vex}  vdpbf16ps xmm12, xmm13, xmmword ptr [r8 + 4*rax + 291]
0xc4,0x42,0x12,0x52,0xa4,0x80,0x23,0x01,0x00,0x00

# CHECK: {vex}  vdpbf16ps xmm12, xmm13, xmmword ptr [rip]
0xc4,0x62,0x12,0x52,0x25,0x00,0x00,0x00,0x00

# CHECK: {vex}  vdpbf16ps xmm12, xmm13, xmmword ptr [2*rbp - 512]
0xc4,0x62,0x12,0x52,0x24,0x6d,0x00,0xfe,0xff,0xff

