INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/CommandFifo/sim/CommandFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/ConfigParameterFIFO/sim/ConfigParameterFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigParameterFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AsicRamReadout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsicRamReadout
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/AutoDaq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoDaq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/BitShiftOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShiftOut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandInterpreter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ConfigurationParameterDistribution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurationParameterDistribution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqControl
INFO: [VRFC 10-2458] undeclared symbol AutoDaq_CHIPSATB, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqControl.v:120]
INFO: [VRFC 10-2458] undeclared symbol SlaveDaq_CHIPSATB, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqControl.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DaqSwitcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqSwitcher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExternalRazGenerate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/HoldGenerate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MicrorocControl
INFO: [VRFC 10-2458] undeclared symbol TransmitOn, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:210]
INFO: [VRFC 10-2458] undeclared symbol MicorocData, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:232]
INFO: [VRFC 10-2458] undeclared symbol ExternalRaz_en, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:241]
INFO: [VRFC 10-2458] undeclared symbol ResetMicroroc_n, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:268]
INFO: [VRFC 10-2458] undeclared symbol DaqSelect, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:269]
INFO: [VRFC 10-2458] undeclared symbol Acq_start, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:270]
INFO: [VRFC 10-2458] undeclared symbol ForceExternalRaz, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:282]
INFO: [VRFC 10-2458] undeclared symbol EndHoldTime, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:284]
INFO: [VRFC 10-2458] undeclared symbol OnceEnd, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:285]
INFO: [VRFC 10-2458] undeclared symbol AllDone, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:286]
INFO: [VRFC 10-2458] undeclared symbol UsbFifoEmpty, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:288]
INFO: [VRFC 10-2458] undeclared symbol parallel_data, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:291]
INFO: [VRFC 10-2458] undeclared symbol parallel_data_en, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:292]
INFO: [VRFC 10-2458] undeclared symbol ExternalTrigger, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/MicrorocControl.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ParameterGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParameterGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/PowerOnControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PowerOnControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/PulseSynchronous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseSynchronous
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/Redundancy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redundancy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlaveDaq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlaveDaq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlowControlAndReadScopeSet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScopeSet
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/TimeStampSyncAndDataTrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeStampSyncAndDataTrigger
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/TimeStampSyncAndDataTrigger.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/usb_synchronous_slavefifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb_synchronous_slavefifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_Top
INFO: [VRFC 10-2458] undeclared symbol IFCLK, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:52]
INFO: [VRFC 10-2458] undeclared symbol FLAGA, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol FLAGB, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol FLAGC, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol nSLCS, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol nSLOE, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol nSLRD, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol nSLWR, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol nPKTEND, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol FIFOADR, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol FD_BUS, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol in_from_usb_Ctr_rd_en, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol in_from_usb_ControlWord, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol in_from_ext_fifo_empty, assumed default net type wire [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Single_Input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/SCurveDataFifo/sim/SCurveDataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurveDataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/AsicRamReadout_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsicRamReadout_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/CommandDecoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandDecoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/CommandInterpreter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/ConfigurationParameterDistribution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurationParameterDistribution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/DaqControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DaqControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/ExternalRazGenetate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExternalRazGenetate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/HoldGenerate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HoldGenerate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowControlAndReadScope_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SlowControlAndReadScope_tb.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/TimeStampAndDataTrigger_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeStampAndDataTrigger_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/SCurve_Test_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCurve_Test_Top_tb
