// Seed: 1776006368
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1;
  wire id_2;
  assign id_1[1'b0] = 1'b0;
  wor  id_3 = 1;
  wire id_4 = id_4;
  assign id_1[1'h0] = "";
  id_5(
      .id_0(id_4), .id_1(1)
  );
  tri id_6, id_7 = 1;
  logic [7:0] id_8 = id_1;
  wire id_9;
  timeunit 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_2 or negedge id_3 * id_1) begin
    if (1'b0) id_4 = 1;
    else begin
      id_1 <= 1'b0;
    end
  end
  module_0();
endmodule
