;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-490
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN -31, @-120
	SUB @127, 100
	SUB @127, 100
	SUB <0, 2
	SUB <0, 2
	CMP @0, <-2
	CMP @0, <-2
	MOV -17, <-0
	SUB #12, <10
	JMZ 0, #-30
	SUB <110, 6
	SUB -7, <-420
	MOV 0, @-30
	SUB <110, 6
	SUB -7, <-420
	ADD 200, 30
	JMZ 0, #-30
	ADD 200, 30
	JMZ 0, #-30
	MOV 0, @-30
	SUB -7, <-420
	SUB @127, 100
	MOV 0, @-30
	SUB @120, 6
	SPL 127, #106
	SUB @1, @500
	SUB @1, @500
	JMP 127, #106
	SUB #282, @290
	SUB #282, @290
	SPL 0, <-2
	SPL 0, <-2
	SUB 127, @106
	SUB #282, @290
	SUB @127, 100
	SPL 0, <-2
	SUB @127, 100
	CMP 300, 90
	SPL 0, <-1
	CMP -7, <-490
	SPL 0, <-2
	CMP -7, <-490
	CMP -7, <-490
	MOV 0, <-20
	SPL 0, <-2
