// Seed: 443933944
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri0 id_4
);
  wire [-1 : 1] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_14 = 32'd23,
    parameter id_4  = 32'd82
) (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wand id_3
    , id_12,
    input tri0 _id_4,
    output logic id_5,
    input wand id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    output supply0 id_10
    , id_13
);
  module_0 modCall_1 (
      id_3,
      id_10,
      id_9,
      id_8,
      id_1
  );
  parameter id_14 = (1);
  assign id_1 = -1 ^ 1;
  always @(-1 or 1) begin : LABEL_0
    id_12 <= id_13;
  end
  wire [(  1  )  <<  1 : id_14] id_15, id_16;
  assign id_12 = -1;
  wire [id_4 : -1] id_17;
  wire id_18;
  always @(1 && -1 or posedge 1) begin : LABEL_1
    id_5 <= ~-1;
  end
endmodule
