Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2570
design__instance__area,22848.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,17
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0030730278231203556
power__switching__total,0.0037996002938598394
power__leakage__total,2.5328915853606304E-8
power__total,0.006872653029859066
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.031677439346016446
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.031677439346016446
timing__hold__ws__corner:nom_tt_025C_1v80,0.3680544861948759
timing__setup__ws__corner:nom_tt_025C_1v80,4.102664102347466
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,22
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,17
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.045257243678084605
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.045257243678084605
timing__hold__ws__corner:nom_ss_100C_1v60,0.9851156835771031
timing__setup__ws__corner:nom_ss_100C_1v60,-2.99688460308249
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-30.80129660730267
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.99688460308249
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,14
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,17
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.023478664121887392
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.023478664121887392
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15521717683821573
timing__setup__ws__corner:nom_ff_n40C_1v95,6.879595754462625
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,41
design__max_fanout_violation__count,17
design__max_cap_violation__count,0
clock__skew__worst_hold,0.031677439346016446
clock__skew__worst_setup,-0.050590977283837074
timing__hold__ws,0.14702550704164524
timing__setup__ws,-3.2977710384771113
timing__hold__tns,0.0
timing__setup__tns,-34.680369779772825
timing__hold__wns,0
timing__setup__wns,-3.2977710384771113
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,43
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2570
design__instance__area__stdcell,22848.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.666995
design__instance__utilization__stdcell,0.666995
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,54785.2
design__violations,0
design__instance__count__setup_buffer,9
design__instance__count__hold_buffer,38
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,2117
route__net__special,2
route__drc_errors__iter:1,1113
route__wirelength__iter:1,59693
route__drc_errors__iter:2,553
route__wirelength__iter:2,58878
route__drc_errors__iter:3,528
route__wirelength__iter:3,58805
route__drc_errors__iter:4,70
route__wirelength__iter:4,58756
route__drc_errors__iter:5,0
route__wirelength__iter:5,58766
route__drc_errors,0
route__wirelength,58766
route__vias,14300
route__vias__singlecut,14300
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,380.5
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,17
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.028196223931546312
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.028196223931546312
timing__hold__ws__corner:min_tt_025C_1v80,0.3551091743393257
timing__setup__ws__corner:min_tt_025C_1v80,4.2594666777096855
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,19
design__max_fanout_violation__count__corner:min_ss_100C_1v60,17
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.03967737362081153
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.03967737362081153
timing__hold__ws__corner:min_ss_100C_1v60,0.960366591212207
timing__setup__ws__corner:min_ss_100C_1v60,-2.6810874279562382
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-27.002600031374904
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.6810874279562382
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,14
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,17
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.02118749680116982
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.02118749680116982
timing__hold__ws__corner:min_ff_n40C_1v95,0.14702550704164524
timing__setup__ws__corner:min_ff_n40C_1v95,6.984425679947784
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,17
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.03359285167342256
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.03359285167342256
timing__hold__ws__corner:max_tt_025C_1v80,0.37863790952103976
timing__setup__ws__corner:max_tt_025C_1v80,3.938186777043563
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,41
design__max_fanout_violation__count__corner:max_ss_100C_1v60,17
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.050590977283837074
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.050590977283837074
timing__hold__ws__corner:max_ss_100C_1v60,1.0064838136694882
timing__setup__ws__corner:max_ss_100C_1v60,-3.2977710384771113
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-34.680369779772825
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.2977710384771113
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,15
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,17
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.025861313822421378
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.025861313822421378
timing__hold__ws__corner:max_ff_n40C_1v95,0.16217477819686232
timing__setup__ws__corner:max_ff_n40C_1v95,6.771071006647016
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79844
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00156102
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00128496
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000528787
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00128496
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00005459999999999999901155456338841531760408543050289154052734375
ir__drop__worst,0.00155999999999999997175870181109758050297386944293975830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
