

================================================================
== Vivado HLS Report for 'deta_LUT'
================================================================
* Date:           Thu Aug 23 18:04:04 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      77|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      72|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|      72|      78|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+-----------+
    |          Instance          |        Module        | Expression|
    +----------------------------+----------------------+-----------+
    |prop_hw_mul_mul_1g8j_x_U19  |prop_hw_mul_mul_1g8j  |  i0 * i1  |
    +----------------------------+----------------------+-----------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |deta_table8_U  |deta_LUT_deta_tablbW  |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_102_p2       |     -    |      0|  0|  23|           1|          23|
    |neg_ti_fu_134_p2        |     -    |      0|  0|   9|           1|           9|
    |r_V_fu_151_p2           |     -    |      0|  0|   9|           7|           9|
    |sel_tmp2_fu_201_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_186_p2          |   icmp   |      0|  0|   2|           3|           1|
    |tmp_197_fu_214_p2       |    or    |      0|  0|   1|           1|           1|
    |ap_return               |  select  |      0|  0|   5|           1|           5|
    |p_v_fu_123_p3           |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_cast_fu_206_p3  |  select  |      0|  0|   4|           1|           1|
    |tmp_195_fu_144_p3       |  select  |      0|  0|   9|           1|           9|
    |sel_tmp1_fu_196_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  77|          19|          73|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_238_reg_251  |   9|   0|    9|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_241_reg_266  |   1|   0|    1|          0|
    |icmp_reg_277                               |   1|   0|    1|          0|
    |r_V_reg_261                                |   9|   0|    9|          0|
    |tmp_235_reg_246                            |  23|   0|   23|          0|
    |tmp_236_reg_240                            |   1|   0|    1|          0|
    |tmp_237_reg_256                            |   8|   0|    8|          0|
    |tmp_238_reg_251                            |   9|   0|    9|          0|
    |tmp_241_reg_266                            |   1|   0|    1|          0|
    |tmp_242_reg_272                            |   3|   0|    3|          0|
    |tmp_236_reg_240                            |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  72|   1|   73|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_done      | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_return    | out |    5| ap_ctrl_hs |   deta_LUT   | return value |
|data_V_read  |  in |   11|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

