ISim log file
Running: V:\Verilog\MIPSPipelined\tb_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb V:/Verilog/MIPSPipelined/tb_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "V:/Verilog/MIPSPipelined/instruction_fetch.v" Line 32
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "V:/Verilog/MIPSPipelined/instruction_fetch.v" Line 32
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/if_id/, width 8 of formal port data is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 270 ns : File "V:/Verilog/MIPSPipelined/tb_mips.v" Line 54
