Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Thu May 26 17:15:50 2016 (mem=46.1M) ---
--- Running on ws45 (x86_64 w/Linux 2.6.18-308.el5) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadConfig ../scripts/gcd.conf 0
Reading config file - ../scripts/gcd.conf
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> create_rc_corner -name RC_corner_max -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_rc_corner -name RC_corner_min -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_library_set -name lib_max -timing {/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/slow.cdB}
<CMD> create_library_set -name lib_min -timing {/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/fast.cdB}
<CMD> create_constraint_mode -name func_mode -sdc_files {../design_data/square_root_finder_syn.sdc}
<CMD> create_delay_corner -name Delay_corner_max -library_set {lib_max} -rc_corner {RC_corner_max}
<CMD> create_delay_corner -name Delay_corner_min -library_set {lib_min} -rc_corner {RC_corner_min}
<CMD> create_analysis_view -name func_mode_max -constraint_mode {func_mode} -delay_corner {Delay_corner_max}
<CMD> create_analysis_view -name func_mode_min -constraint_mode {func_mode} -delay_corner {Delay_corner_min}
<CMD> commitConfig

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef...
Set DBUPerIGU to M2 pitch 1320.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef...
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-58):	Cell 'FILL8' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL64' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL32' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL16' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF2R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF1R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRXL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (EMS-62):	Message <ENCLF-58> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpz973gv_6lm_cic.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpb973gv_6lm.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/antenna.lef...
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu May 26 17:16:37 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
viaInitial ends at Thu May 26 17:16:37 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_data/square_root_finder_uniquify.v'

*** Memory Usage v#1 (Current mem = 237.328M, initial mem = 46.074M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=237.3M) ***
Set top cell to square_root_finder.
Reading max timing library '/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'slow' 
Reading min timing library '/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'fast' 
*** End library_loading (cpu=0.04min, mem=18.8M, fe_cpu=0.10min, fe_mem=256.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell square_root_finder ...
*** Netlist is unique.
** info: there are 1095 modules.
** info: there are 3545 stdCell insts.

*** Memory Usage v#1 (Current mem = 259.293M, initial mem = 46.074M) ***
CTE reading timing constraint file '../design_data/square_root_finder_syn.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../design_data/square_root_finder_syn.sdc, Line 10).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../design_data/square_root_finder_syn.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=260.5M) ***
Total number of combinational cells: 265
Total number of sequential cells: 186
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "../design_data/gcd.io" ...
**Warn: ignored IO file "../design_data/gcd.io" line 50: Pin: clk[0]  N
  Reason: unable to determine object from name.
**Warn: ignored IO file "../design_data/gcd.io" line 51: Pin: clk[0]  S
  Reason: unable to determine object from name.
**Warn: ignored IO file "../design_data/gcd.io" line 52: Pin: rst[0]  S
  Reason: unable to determine object from name.
Adjusting Core to Left to: 5.2800. Core to Bottom to: 5.0400.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCEXT-3496):	Options '-best/-worst/-typical' specified in 'rda_Input(ui_captbl_file)' of configuration file for 'readCapTable' are obsolete. For single mode two corner analysis and optimization, use MMMC setup instead of reading multiple captables through command 'readCapTable'. The obsolete options still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use MMMC.
Reading Three Cap Table files:  -typical /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -best /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -worst /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl  ...
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Reading EXTENDED_CAP_TABLE section completed.
Three process corner capacitance table is used.
Set qxlayermap_file as /home/m103/m103061630/lab/T18/SOCE/streamOut.map
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.8 10 10 10 10
Adjusting Core to Left to: 10.5600. Core to Bottom to: 10.0800.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst * -module {}
Warning: term A of inst U306 is not connect to global special net.
<CMD> saveDesign square_root_finder2.enc
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=262.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=262.9M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:19:14 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:19:14 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 2 -width_bottom 2 -tr 1 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -stacked_via_top_layer METAL5 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

The power planner created 16 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=263.9M) ***
<CMD> saveDesign square_root_finder2.enc
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=264.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=264.1M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:20:29 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:20:29 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL5 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL5 -crossoverViaTopLayer METAL5 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Thu May 26 17:21:38 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/m103/m103061608/SquareVig/EDA_LAB/run
SPECIAL ROUTE ran on machine: ws45 (Linux 2.6.18-308.el5 Xeon 1.20Ghz)

Begin option processing ...
(from .sroute_7411.conf) srouteConnectPowerBump set to false
(from .sroute_7411.conf) routeSelectNet set to "VDD VSS"
(from .sroute_7411.conf) routeSpecial set to true
(from .sroute_7411.conf) srouteConnectBlockPin set to false
(from .sroute_7411.conf) srouteConnectPadPin set to false
(from .sroute_7411.conf) srouteConnectStripe set to false
(from .sroute_7411.conf) srouteCrossoverViaTopLayer set to 5
(from .sroute_7411.conf) srouteFollowCorePinEnd set to 3
(from .sroute_7411.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_7411.conf) sroutePadPinAllPorts set to true
(from .sroute_7411.conf) sroutePreserveExistingRoutes set to true
(from .sroute_7411.conf) srouteTopLayerLimit set to 5
(from .sroute_7411.conf) srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 510.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 618 macros, 39 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 80 physical pins
  80 physical pins: 0 unplaced, 0 placed, 80 fixed
Read in 2 logical pins
Read in 50 nets
Read in 2 special nets, 2 routed
Read in 144 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 162
  Number of Followpin connections: 81
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 533.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 80 io pins ...
 Updating DB with 16 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu May 26 17:21:39 2016
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu May 26 17:21:39 2016

sroute post-processing starts at Thu May 26 17:21:39 2016
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu May 26 17:21:39 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 6.51 megs
sroute: Total Peak Memory used = 271.38 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 283.0M, InitMEM = 283.0M)
Start delay calculation (mem=283.035M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.3 real=0:00:01.0 mem=287.492M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 287.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 31 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=288.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.2 mem=300.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.5 mem=307.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3514 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4920 #term=13690 #term/net=2.78, #fixedIo=48, #floatIo=0, #fixedPin=48, #floatPin=2
stdCell: 3514 single + 0 double + 0 multi
Total standard cell length = 26.4033 (mm), area = 0.1331 (mm^2)
Average module density = 0.799.
Density for the design = 0.799.
       = stdcell_area 40005 (133073 um^2) / alloc_area 50080 (166586 um^2).
Pin Density = 0.342.
            = total # of pins 13690 / total Instance area 40005.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.809e+04 (2.19e+04 1.61e+04)
              Est.  stn bbox = 3.809e+04 (2.19e+04 1.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 311.0M
Iteration  2: Total net bbox = 3.809e+04 (2.19e+04 1.61e+04)
              Est.  stn bbox = 3.809e+04 (2.19e+04 1.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 311.0M
Iteration  3: Total net bbox = 3.106e+04 (1.72e+04 1.39e+04)
              Est.  stn bbox = 3.106e+04 (1.72e+04 1.39e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 311.2M
Iteration  4: Total net bbox = 7.878e+04 (3.42e+04 4.46e+04)
              Est.  stn bbox = 7.878e+04 (3.42e+04 4.46e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 311.2M
Iteration  5: Total net bbox = 1.024e+05 (5.33e+04 4.90e+04)
              Est.  stn bbox = 1.024e+05 (5.33e+04 4.90e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 311.2M
Iteration  6: Total net bbox = 1.056e+05 (5.58e+04 4.98e+04)
              Est.  stn bbox = 1.056e+05 (5.58e+04 4.98e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 311.3M
Iteration  7: Total net bbox = 1.124e+05 (6.25e+04 4.99e+04)
              Est.  stn bbox = 1.492e+05 (8.03e+04 6.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.9M
Iteration  8: Total net bbox = 1.124e+05 (6.25e+04 4.99e+04)
              Est.  stn bbox = 1.492e+05 (8.03e+04 6.89e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 309.5M
Iteration  9: Total net bbox = 1.153e+05 (5.90e+04 5.63e+04)
              Est.  stn bbox = 1.153e+05 (5.90e+04 5.63e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 311.5M
Iteration 10: Total net bbox = 1.182e+05 (6.03e+04 5.79e+04)
              Est.  stn bbox = 1.182e+05 (6.03e+04 5.79e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 311.5M
Iteration 11: Total net bbox = 1.271e+05 (6.83e+04 5.89e+04)
              Est.  stn bbox = 1.641e+05 (8.62e+04 7.79e+04)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 310.1M
Iteration 12: Total net bbox = 1.271e+05 (6.83e+04 5.89e+04)
              Est.  stn bbox = 1.641e+05 (8.62e+04 7.79e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.1M
Iteration 13: Total net bbox = 1.433e+05 (8.41e+04 5.92e+04)
              Est.  stn bbox = 1.806e+05 (1.02e+05 7.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.1M
*** cost = 1.433e+05 (8.41e+04 5.92e+04) (cpu for global=0:00:09.1) real=0:00:09.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:07.8 real: 0:00:08.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 2454 insts, mean move: 2.08 um, max move: 12.30 um
	max move on inst (mult_33/S2_14_16): (121.44, 10.08) --> (114.18, 15.12)
Placement tweakage begins.
wire length = 1.440e+05 = 8.443e+04 H + 5.954e+04 V
wire length = 1.169e+05 = 5.876e+04 H + 5.818e+04 V
Placement tweakage ends.
move report: tweak moves 1955 insts, mean move: 11.28 um, max move: 44.64 um
	max move on inst (mult_31/U2): (55.44, 388.08) --> (15.84, 393.12)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3005 insts, mean move: 8.08 um, max move: 44.64 um
	max move on inst (mult_31/U2): (55.44, 388.08) --> (15.84, 393.12)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        44.64 um
  inst (mult_31/U2) with max move: (55.44, 388.08) -> (15.84, 393.12)
  mean    (X+Y) =         8.08 um
Total instances flipped for WireLenOpt: 27
Total instances flipped, including legalization: 372
Total instances moved : 3005
*** cpu=0:00:00.9   mem=312.2M  mem(used)=2.1M***
Total net length = 1.164e+05 (5.876e+04 5.767e+04) (ext = 2.275e+04)
*** End of Placement (cpu=0:00:16.1, real=0:00:16.0, mem=312.2M) ***
default core: bins with density >  0.75 = 70.8 % ( 51 / 72 )
*** Free Virtual Timing Model ...(mem=303.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=303.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
Number of multi-gpin terms=105, multi-gpins=230, moved blk term=0/0

Phase 1a route (0:00:00.0 303.4M):
Est net length = 1.460e+05um = 7.558e+04H + 7.046e+04V
Usage: (14.9%H 24.6%V) = (9.316e+04um 1.311e+05um) = (28161 26020)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 303.4M):
Usage: (14.9%H 24.6%V) = (9.292e+04um 1.311e+05um) = (28088 26020)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 303.4M):
Usage: (14.9%H 24.6%V) = (9.280e+04um 1.311e+05um) = (28052 26015)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 303.4M):
Usage: (14.9%H 24.6%V) = (9.282e+04um 1.311e+05um) = (28055 26016)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 303.4M):
Usage: (14.9%H 24.6%V) = (9.282e+04um 1.311e+05um) = (28055 26016)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (14.9%H 24.6%V) = (9.282e+04um 1.311e+05um) = (28055 26016)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	89	 0.84%
  3:	0	 0.00%	59	 0.56%
  4:	0	 0.00%	387	 3.64%
  5:	1	 0.01%	868	 8.17%
  6:	27	 0.25%	1455	13.70%
  7:	32	 0.30%	2092	19.70%
  8:	210	 1.95%	2407	22.66%
  9:	74	 0.69%	1966	18.51%
 10:	293	 2.73%	1276	12.02%
 11:	191	 1.78%	10	 0.09%
 12:	471	 4.38%	7	 0.07%
 13:	896	 8.33%	0	 0.00%
 14:	1430	13.30%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2543	23.65%	0	 0.00%
 17:	1748	16.26%	0	 0.00%
 18:	773	 7.19%	0	 0.00%

Global route (cpu=0.1s real=0.0s 303.4M)
Phase 1l route (0:00:00.1 303.4M):


*** After '-updateRemainTrks' operation: 

Usage: (15.0%H 24.8%V) = (9.369e+04um 1.320e+05um) = (28327 26183)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	100	 0.94%
  3:	0	 0.00%	93	 0.88%
  4:	0	 0.00%	365	 3.44%
  5:	3	 0.03%	870	 8.19%
  6:	26	 0.24%	1451	13.66%
  7:	33	 0.31%	2093	19.71%
  8:	214	 1.99%	2395	22.55%
  9:	76	 0.71%	1966	18.51%
 10:	293	 2.73%	1266	11.92%
 11:	202	 1.88%	10	 0.09%
 12:	479	 4.45%	7	 0.07%
 13:	905	 8.42%	0	 0.00%
 14:	1450	13.49%	1	 0.01%
 15:	2054	19.10%	1	 0.01%
 16:	2536	23.59%	0	 0.00%
 17:	1728	16.07%	0	 0.00%
 18:	753	 7.00%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 303.4M) ***


Total length: 1.498e+05um, number of vias: 26469
M1(H) length: 0.000e+00um, number of vias: 13640
M2(V) length: 6.067e+04um, number of vias: 12030
M3(H) length: 7.277e+04um, number of vias: 762
M4(V) length: 1.485e+04um, number of vias: 37
M5(H) length: 1.536e+03um
*** Completed Phase 2 route (0:00:00.2 303.4M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=303.4M) ***
Peak Memory Usage was 303.4M 
*** Finished trialRoute (cpu=0:00:00.4 mem=303.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:17, real = 0: 0:17, mem = 303.4M **
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws45 48088 0
*** Finished dispatch of slaves (cpu=0:00:00.3) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 303.7M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=303.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=303.7M) ***

Extraction called for design 'square_root_finder' of instances=3514 and nets=5039 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 303.680M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.492  |
|           TNS (ns):| -6.915  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.882%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=303.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=303.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.492  |
|           TNS (ns):| -6.915  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.882%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 309.0M **
*** Starting optimizing excluded clock nets MEM= 309.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 309.0M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=310.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.492  |
|           TNS (ns):| -6.915  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.878%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 310.1M **
*info: Start fixing DRV (Mem = 310.11M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (310.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 pwr/gnd net excluded
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=310.1M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.798782
Start fixing design rules ... (0:00:00.3 310.1M)
Done fixing design rule (0:00:02.2 310.9M)

Summary:
7 buffers added on 7 nets (with 48 drivers resized)

Density after buffering = 0.800359
default core: bins with density >  0.75 = 70.8 % ( 51 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 1101 insts, mean move: 0.72 um, max move: 3.30 um
	max move on inst (U333): (106.26, 292.32) --> (102.96, 292.32)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1101 insts, mean move: 0.72 um, max move: 3.30 um
	max move on inst (U333): (106.26, 292.32) --> (102.96, 292.32)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (U333) with max move: (106.26, 292.32) -> (102.96, 292.32)
  mean    (X+Y) =         0.72 um
Total instances moved : 1101
*** cpu=0:00:00.5   mem=311.1M  mem(used)=0.2M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:02.7 311.1M)

Re-routed 62 nets
Extraction called for design 'square_root_finder' of instances=3520 and nets=5046 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 311.051M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.5M, InitMEM = 309.5M)
Start delay calculation (mem=309.543M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=309.543M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 309.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 309.80M).

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=309.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.289  |
|           TNS (ns):| -4.494  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.036%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 309.8M **
*** Starting optFanout (309.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 pwr/gnd net excluded
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=309.8M) ***
Start fixing timing ... (0:00:00.1 310.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.9 311.1M)

Summary:
45 buffers added on 21 nets (with 34 drivers resized)

4 nets rebuffered with 4 inst removed and 7 inst added
Density after buffering = 0.809365
default core: bins with density >  0.75 = 70.8 % ( 51 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:00.0
move report: preRPlace moves 1070 insts, mean move: 1.22 um, max move: 9.00 um
	max move on inst (U333): (102.96, 292.32) --> (99.00, 297.36)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1070 insts, mean move: 1.22 um, max move: 9.00 um
	max move on inst (U333): (102.96, 292.32) --> (99.00, 297.36)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.00 um
  inst (U333) with max move: (102.96, 292.32) -> (99, 297.36)
  mean    (X+Y) =         1.22 um
Total instances moved : 1070
*** cpu=0:00:00.5   mem=311.1M  mem(used)=0.0M***
Ripped up 1 affected routes.
*** Completed optFanout (0:00:02.5 311.1M)

Re-routed 1 nets
Extraction called for design 'square_root_finder' of instances=3561 and nets=5087 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 311.070M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 310.8M, InitMEM = 310.8M)
Start delay calculation (mem=310.785M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=310.785M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 310.8M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.525  |
|           TNS (ns):| -0.965  |
|    Violating Paths:|    2    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.937%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 310.8M **
*** Timing NOT met, worst failing slack is -0.525
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
Info: 1 pwr/gnd net  excluded from IPO operation.
** Density before transform = 80.937% **

*** starting 1-st resizing pass: 4851 instances 
*** starting 2-nd resizing pass: 4595 instances 
*** starting 3-rd resizing pass: 1701 instances 
*** starting 4-th resizing pass: 582 instances 
*** starting 5-th resizing pass: 95 instances 


** Summary: Buffer Deletion = 11 Declone = 24 Downsize = 62 Upsize = 106 **
** Density Change = 0.308% **
** Density after transform = 80.629% **
*** Finish transform (0:00:03.7) ***
*** Starting sequential cell resizing ***
density before resizing = 80.629%
*summary:      5 instances changed cell type
density after resizing = 80.703%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=311.6M) ***
density before resizing = 80.703%
* summary of transition time violation fixes:
*summary:     18 instances changed cell type
density after resizing = 80.745%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 72.2 % ( 52 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 612 insts, mean move: 0.98 um, max move: 9.66 um
	max move on inst (U395): (33.66, 327.60) --> (38.28, 322.56)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 612 insts, mean move: 0.98 um, max move: 9.66 um
	max move on inst (U395): (33.66, 327.60) --> (38.28, 322.56)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.66 um
  inst (U395) with max move: (33.66, 327.6) -> (38.28, 322.56)
  mean    (X+Y) =         0.98 um
Total instances moved : 612
*** cpu=0:00:00.4   mem=311.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=311.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
Number of multi-gpin terms=144, multi-gpins=315, moved blk term=0/0

Phase 1a route (0:00:00.0 311.6M):
Est net length = 1.471e+05um = 7.657e+04H + 7.055e+04V
Usage: (15.2%H 24.8%V) = (9.448e+04um 1.318e+05um) = (28562 26145)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 312.1M):
Usage: (15.1%H 24.8%V) = (9.424e+04um 1.318e+05um) = (28490 26145)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 312.1M):
Usage: (15.1%H 24.8%V) = (9.413e+04um 1.318e+05um) = (28455 26144)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 312.1M):
Usage: (15.1%H 24.8%V) = (9.414e+04um 1.318e+05um) = (28458 26144)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 312.7M):
Usage: (15.1%H 24.8%V) = (9.414e+04um 1.318e+05um) = (28458 26144)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.1%H 24.8%V) = (9.414e+04um 1.318e+05um) = (28458 26144)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	87	 0.82%
  3:	0	 0.00%	53	 0.50%
  4:	0	 0.00%	369	 3.47%
  5:	0	 0.00%	823	 7.75%
  6:	26	 0.24%	1479	13.93%
  7:	33	 0.31%	2195	20.67%
  8:	205	 1.91%	2503	23.57%
  9:	71	 0.66%	1890	17.80%
 10:	282	 2.62%	1198	11.28%
 11:	235	 2.19%	12	 0.11%
 12:	489	 4.55%	7	 0.07%
 13:	914	 8.50%	0	 0.00%
 14:	1491	13.87%	1	 0.01%
 15:	2080	19.35%	1	 0.01%
 16:	2441	22.70%	0	 0.00%
 17:	1733	16.12%	0	 0.00%
 18:	752	 6.99%	0	 0.00%

Global route (cpu=0.1s real=0.0s 312.2M)
Phase 1l route (0:00:00.2 312.2M):


*** After '-updateRemainTrks' operation: 

Usage: (15.3%H 24.9%V) = (9.502e+04um 1.327e+05um) = (28732 26320)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	93	 0.88%
  3:	0	 0.00%	77	 0.73%
  4:	0	 0.00%	370	 3.48%
  5:	0	 0.00%	818	 7.70%
  6:	29	 0.27%	1484	13.97%
  7:	31	 0.29%	2182	20.55%
  8:	208	 1.93%	2492	23.47%
  9:	78	 0.73%	1892	17.82%
 10:	276	 2.57%	1187	11.18%
 11:	248	 2.31%	12	 0.11%
 12:	499	 4.64%	7	 0.07%
 13:	936	 8.71%	0	 0.00%
 14:	1481	13.77%	1	 0.01%
 15:	2093	19.47%	1	 0.01%
 16:	2436	22.66%	0	 0.00%
 17:	1698	15.79%	0	 0.00%
 18:	739	 6.87%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 311.6M) ***


Total length: 1.509e+05um, number of vias: 26706
M1(H) length: 0.000e+00um, number of vias: 13665
M2(V) length: 6.031e+04um, number of vias: 12241
M3(H) length: 7.443e+04um, number of vias: 773
M4(V) length: 1.528e+04um, number of vias: 27
M5(H) length: 9.082e+02um
*** Completed Phase 2 route (0:00:00.2 311.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=311.6M) ***
Peak Memory Usage was 316.2M 
*** Finished trialRoute (cpu=0:00:00.5 mem=311.6M) ***

Extraction called for design 'square_root_finder' of instances=3526 and nets=5052 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 311.648M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 311.6M, InitMEM = 311.6M)
Start delay calculation (mem=311.648M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=311.648M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 311.6M) ***

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=311.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.251  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.745%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 311.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.3)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 311.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.251  |  0.251  | 12.007  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.745%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 311.6M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*** Finished optDesign ***
**optDesign ... cpu = 0:00:53, real = 0:08:17, mem = 311.6M **
*** Starting optimizing excluded clock nets MEM= 311.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 311.6M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=322.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.251  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.745%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:08:17, mem = 322.4M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 80.745% **

*** starting 1-st resizing pass: 4816 instances 
*** starting 2-nd resizing pass: 4810 instances 
*** starting 3-rd resizing pass: 1192 instances 
*** starting 4-th resizing pass: 59 instances 


** Summary: Buffer Deletion = 1 Declone = 5 Downsize = 57 Upsize = 0 **
** Density Change = 0.325% **
** Density after transform = 80.419% **
*** Finish transform (0:00:02.3) ***
*** Starting sequential cell resizing ***
density before resizing = 80.419%
*summary:      0 instances changed cell type
density after resizing = 80.419%
*** Finish sequential cell resizing (cpu=0:00:00.3 mem=322.6M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=322.6M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:00.0 322.6M)
Done re-routing un-routed nets (0:00:00.1 322.6M)

Extraction called for design 'square_root_finder' of instances=3520 and nets=5046 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.641M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.6M, InitMEM = 322.6M)
Start delay calculation (mem=322.641M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=322.641M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 322.6M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=322.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:08:21, mem = 322.6M **
*info: Start fixing DRV (Mem = 322.64M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.64M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=322.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:08:22, mem = 322.6M **
*** Starting optFanout (322.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=322.6M) ***
Start fixing timing ... (0:00:00.1 322.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 322.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.804193
*** Completed optFanout (0:00:00.4 322.6M)


------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=322.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:08:22, mem = 322.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 80.419% **

*** starting 1-st resizing pass: 4810 instances 
*** starting 2-nd resizing pass: 4810 instances 
*** starting 3-rd resizing pass: 5 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 1 Upsize = 0 **
** Density Change = 0.014% **
** Density after transform = 80.405% **
*** Finish transform (0:00:00.9) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=322.6M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 11 un-routed nets (0:00:00.0 322.6M)
Done re-routing un-routed nets (0:00:00.1 322.7M)

Extraction called for design 'square_root_finder' of instances=3520 and nets=5046 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 322.684M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 322.7M, InitMEM = 322.7M)
Start delay calculation (mem=322.684M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=322.684M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 322.7M) ***

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=322.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:08:24, mem = 322.7M **
*info: Start fixing DRV (Mem = 322.68M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -secondPreCtsDrv -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 322.68M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=322.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:08:24, mem = 322.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:08:25, mem = 322.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  | 11.995  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:08:25, mem = 322.7M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**DIAG[doFGMasterLoop.cpp:431:createMaster]: Assert "!theMaster_"
**ERROR: (ENCOPT-660):	Could not run optDesign because of previous error.
Connected to ws45 58484 0
*** Finished dispatch of slaves (cpu=0:00:00.3) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 324.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=321.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=321.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 323.1M **
*** Starting optimizing excluded clock nets MEM= 323.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 323.1M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=333.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 333.1M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 80.405% **

*** starting 1-st resizing pass: 4810 instances 
*** starting 2-nd resizing pass: 4810 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 0 **
** Density Change = 0.000% **
** Density after transform = 80.405% **
*** Finish transform (0:00:00.5) ***
*** Starting sequential cell resizing ***
density before resizing = 80.405%
*summary:      0 instances changed cell type
density after resizing = 80.405%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=333.1M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 70.8 % ( 51 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=333.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3520 and nets=5046 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.094M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.1M, InitMEM = 333.1M)
Start delay calculation (mem=333.094M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=333.094M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 333.1M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=333.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 333.1M **
*info: Start fixing DRV (Mem = 333.09M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 333.09M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=333.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.405%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 333.1M **
*** Starting optFanout (333.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 120 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=333.1M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.804054
Start fixing timing ... (0:00:00.1 333.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.3 333.1M)

Summary:
1 buffer added on 1 net (with 9 drivers resized)

Density after buffering = 0.804932
default core: bins with density >  0.75 = 70.8 % ( 51 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 304 insts, mean move: 0.70 um, max move: 2.64 um
	max move on inst (FE_OFC52_sqrt_5_): (109.56, 347.76) --> (106.92, 347.76)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 304 insts, mean move: 0.70 um, max move: 2.64 um
	max move on inst (FE_OFC52_sqrt_5_): (109.56, 347.76) --> (106.92, 347.76)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.64 um
  inst (FE_OFC52_sqrt_5_) with max move: (109.56, 347.76) -> (106.92, 347.76)
  mean    (X+Y) =         0.70 um
Total instances moved : 304
*** cpu=0:00:00.8   mem=333.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:02.3 333.1M)

Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3521 and nets=5047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 333.094M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.1M, InitMEM = 333.1M)
Start delay calculation (mem=333.094M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=333.094M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 333.1M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=333.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.060  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.493%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 333.1M **
*** Timing NOT met, worst failing slack is 0.060
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 80.493% **

*** starting 1-st resizing pass: 4811 instances 
*** starting 2-nd resizing pass: 4811 instances 
*** starting 3-rd resizing pass: 474 instances 
*** starting 4-th resizing pass: 155 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 16 Upsize = 13 **
** Density Change = 0.048% **
** Density after transform = 80.445% **
*** Finish transform (0:00:01.0) ***
*** Starting sequential cell resizing ***
density before resizing = 80.445%
*summary:      0 instances changed cell type
density after resizing = 80.445%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=333.2M) ***
density before resizing = 80.445%
* summary of transition time violation fixes:
*summary:     19 instances changed cell type
density after resizing = 80.489%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 72.2 % ( 52 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 156 insts, mean move: 0.66 um, max move: 0.66 um
	max move on inst (FE_OFC52_sqrt_5_): (106.92, 347.76) --> (107.58, 347.76)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 156 insts, mean move: 0.66 um, max move: 0.66 um
	max move on inst (FE_OFC52_sqrt_5_): (106.92, 347.76) --> (107.58, 347.76)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.66 um
  inst (FE_OFC52_sqrt_5_) with max move: (106.92, 347.76) -> (107.58, 347.76)
  mean    (X+Y) =         0.66 um
Total instances moved : 156
*** cpu=0:00:00.4   mem=333.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=333.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
Number of multi-gpin terms=137, multi-gpins=296, moved blk term=0/0

Phase 1a route (0:00:00.0 334.1M):
Est net length = 1.468e+05um = 7.665e+04H + 7.011e+04V
Usage: (15.2%H 24.7%V) = (9.451e+04um 1.313e+05um) = (28569 26048)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 335.1M):
Usage: (15.1%H 24.7%V) = (9.427e+04um 1.313e+05um) = (28497 26048)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 335.1M):
Usage: (15.1%H 24.7%V) = (9.414e+04um 1.312e+05um) = (28459 26036)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 335.1M):
Usage: (15.1%H 24.7%V) = (9.416e+04um 1.312e+05um) = (28462 26037)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 335.6M):
Usage: (15.1%H 24.7%V) = (9.416e+04um 1.312e+05um) = (28462 26037)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.1%H 24.7%V) = (9.416e+04um 1.312e+05um) = (28462 26037)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	2	 0.02%
  2:	0	 0.00%	90	 0.85%
  3:	0	 0.00%	52	 0.49%
  4:	0	 0.00%	382	 3.60%
  5:	0	 0.00%	855	 8.05%
  6:	26	 0.24%	1409	13.27%
  7:	33	 0.31%	2129	20.05%
  8:	207	 1.93%	2539	23.91%
  9:	74	 0.69%	1934	18.21%
 10:	299	 2.78%	1207	11.37%
 11:	234	 2.18%	12	 0.11%
 12:	463	 4.31%	7	 0.07%
 13:	862	 8.02%	0	 0.00%
 14:	1525	14.18%	1	 0.01%
 15:	2161	20.10%	1	 0.01%
 16:	2372	22.06%	0	 0.00%
 17:	1736	16.15%	0	 0.00%
 18:	760	 7.07%	0	 0.00%

Global route (cpu=0.1s real=0.0s 334.6M)
Phase 1l route (0:00:00.2 334.6M):


*** After '-updateRemainTrks' operation: 

Usage: (15.3%H 24.8%V) = (9.506e+04um 1.321e+05um) = (28742 26219)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	93	 0.88%
  4:	0	 0.00%	374	 3.52%
  5:	0	 0.00%	831	 7.82%
  6:	29	 0.27%	1416	13.33%
  7:	31	 0.29%	2135	20.10%
  8:	211	 1.96%	2516	23.69%
  9:	76	 0.71%	1939	18.26%
 10:	301	 2.80%	1196	11.26%
 11:	245	 2.28%	12	 0.11%
 12:	472	 4.39%	7	 0.07%
 13:	871	 8.10%	0	 0.00%
 14:	1540	14.32%	1	 0.01%
 15:	2166	20.15%	1	 0.01%
 16:	2361	21.96%	0	 0.00%
 17:	1699	15.80%	0	 0.00%
 18:	750	 6.98%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 333.2M) ***


Total length: 1.506e+05um, number of vias: 26678
M1(H) length: 0.000e+00um, number of vias: 13655
M2(V) length: 6.032e+04um, number of vias: 12202
M3(H) length: 7.413e+04um, number of vias: 785
M4(V) length: 1.478e+04um, number of vias: 36
M5(H) length: 1.331e+03um
*** Completed Phase 2 route (0:00:00.2 333.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=333.2M) ***
Peak Memory Usage was 338.6M 
*** Finished trialRoute (cpu=0:00:00.5 mem=333.2M) ***

Extraction called for design 'square_root_finder' of instances=3521 and nets=5047 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.184M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 333.2M, InitMEM = 333.2M)
Start delay calculation (mem=333.184M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=333.160M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 333.2M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=333.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.208  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.489%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 333.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 333.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.208  |  0.208  | 11.991  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.489%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 333.2M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD> saveDesign square_root_finder2.enc
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=331.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=331.4M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:28:36 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:28:36 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign square_root_finder2_afterSTCplace_wiopt.enc
Writing Netlist "square_root_finder2_afterSTCplace_wiopt.enc.dat/square_root_finder.v.gz" ...
Saving configuration ...
Saving preference file square_root_finder2_afterSTCplace_wiopt.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=331.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=331.7M) ***
Writing DEF file 'square_root_finder2_afterSTCplace_wiopt.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:30:20 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2_afterSTCplace_wiopt.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:30:20 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIEHI) placed: 0
INFO: Total Number of Tie Cells (TIELO) placed: 1
<CMD> createClockTreeSpec -bufferList {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=336.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=336.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 336.8M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=336.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (96) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=336.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 336.754M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=336.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 336.688M)

Start to trace clock trees ...
*** Begin Tracer (mem=336.7M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=336.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 336.688M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          15.12(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          55.5(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          132(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          132(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          55.5(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          10.582000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 800(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVXL) (CLKINVX1) (CLKBUFX1) (CLKBUFXL) (CLKINVX2) (CLKBUFX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX8) (CLKINVX8) (CLKINVX12) (CLKBUFX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 96
Nr.          Rising  Sync Pins  : 96
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (96-leaf) (mem=336.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=10[429,440*] N96 B9 G1 A50(49.7) L[4,4] C1/2 score=51640 cpu=0:00:02.0 mem=337M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:03.0, real=0:00:03.0, mem=336.7M)



**** CK_START: Update Database (mem=336.7M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=336.7M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 10.582000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:00.0
move report: preRPlace moves 214 insts, mean move: 2.22 um, max move: 26.58 um
	max move on inst (clk__L3_I1): (128.04, 297.36) --> (111.54, 287.28)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 214 insts, mean move: 2.22 um, max move: 26.58 um
	max move on inst (clk__L3_I1): (128.04, 297.36) --> (111.54, 287.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        26.58 um
  inst (clk__L3_I1) with max move: (128.04, 297.36) -> (111.54, 287.28)
  mean    (X+Y) =         2.22 um
Total instances moved : 214
*** cpu=0:00:00.5   mem=334.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 334.746M)
**WARN: (ENCCK-6323):	The placement of clk__L3_I1 was moved by 26.58 microns during refinePlace. Original location : (128.04, 297.36), Refined location : (111.54, 287.28)
**WARN: (ENCCK-6323):	The placement of U499 was moved by 17.16 microns during refinePlace. Original location : (110.88, 302.4), Refined location : (93.72, 302.4)
**WARN: (ENCCK-6323):	The placement of U599 was moved by 16.92 microns during refinePlace. Original location : (114.18, 302.4), Refined location : (102.3, 297.36)
**WARN: (ENCCK-6323):	The placement of U561 was moved by 16.92 microns during refinePlace. Original location : (109.56, 297.36), Refined location : (97.68, 292.32)
**WARN: (ENCCK-6323):	The placement of U635 was moved by 15.6 microns during refinePlace. Original location : (145.86, 297.36), Refined location : (156.42, 302.4)
**WARN: (ENCCK-6323):	The placement of U601 was moved by 15.6 microns during refinePlace. Original location : (148.5, 297.36), Refined location : (159.06, 302.4)
**WARN: (ENCCK-6323):	The placement of clk__L2_I2 was moved by 13.62 microns during refinePlace. Original location : (116.16, 302.4), Refined location : (107.58, 297.36)
**WARN: (ENCCK-6323):	The placement of add_73/U1_8 was moved by 12.96 microns during refinePlace. Original location : (111.54, 287.28), Refined location : (103.62, 282.24)
**WARN: (ENCCK-6323):	The placement of clk__L3_I0 was moved by 11.4 microns during refinePlace. Original location : (104.28, 312.48), Refined location : (105.6, 322.56)
**WARN: (ENCCK-6323):	The placement of U333 was moved by 10.98 microns during refinePlace. Original location : (99.66, 297.36), Refined location : (93.72, 292.32)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 10.582 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 11...


Refine place movement check finished, CPU=0:00:00.6 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_0_/CK 437.8(ps)
Min trig. edge delay at sink(R): low_reg_10_/CK 429.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 429.9~437.8(ps)        0~10(ps)            
Fall Phase Delay               : 436.9~444.8(ps)        0~10(ps)            
Trig. Edge Skew                : 7.9(ps)                800(ps)             
Rise Skew                      : 7.9(ps)                
Fall Skew                      : 7.9(ps)                
Max. Rise Buffer Tran.         : 82.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 80(ps)                 200(ps)             
Max. Fall Sink Tran.           : 73.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 74.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 68.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 76.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L2_I0' from (229680 604800) to (179520 635040)
moving 'clk__L3_I1' from (223080 574560) to (267960 594720)
moving 'clk__L1_I0' from (33000 594720) to (112200 584640)
MaxTriggerDelay: 434.9 (ps)
MinTriggerDelay: 428.1 (ps)
Skew: 6.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=334.7M) ***
Reducing the skew of clock tree 'clk' ...

moving 'clk__L3_I3' from (264000 594720) to (264000 624960)
MaxTriggerDelay: 434.9 (ps)
MinTriggerDelay: 428.3 (ps)
Skew: 6.6 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:01.0 mem=334.7M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 4 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:01.0 mem=334.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 103 insts, mean move: 1.74 um, max move: 12.96 um
	max move on inst (U541): (60.72, 292.32) --> (52.80, 287.28)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 103 insts, mean move: 1.74 um, max move: 12.96 um
	max move on inst (U541): (60.72, 292.32) --> (52.80, 287.28)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.96 um
  inst (U541) with max move: (60.72, 292.32) -> (52.8, 287.28)
  mean    (X+Y) =         1.74 um
Total instances moved : 103
*** cpu=0:00:00.4   mem=334.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 334.746M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_0_/CK 435.2(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 428.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 428.7~435.2(ps)        0~10(ps)            
Fall Phase Delay               : 435.8~442.3(ps)        0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                800(ps)             
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.5(ps)                
Max. Rise Buffer Tran.         : 82.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 72.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 70.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 76.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.7(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.6 real=0:00:01.0 mem=334.7M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=334.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 334.746M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_0_/CK 435.2(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 428.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 428.7~435.2(ps)        0~10(ps)            
Fall Phase Delay               : 435.8~442.3(ps)        0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                800(ps)             
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.5(ps)                
Max. Rise Buffer Tran.         : 82.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 79.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 72.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 70.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 76.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu May 26 17:32:33 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 334.00 (Mb)
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS1ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD1ANA does not have antenna diff area.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 17:32:35 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 17:32:36 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         756           0        1892    73.20%
#  Metal 2        V         657           0        1892     0.26%
#  Metal 3        H         756           0        1892     0.00%
#  Metal 4        V         657           0        1892     2.27%
#  Metal 5        H         744          12        1892     4.65%
#  --------------------------------------------------------------
#  Total                   3570       0.32%  9460    16.08%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1663 um.
#Total half perimeter of net bounding box = 934 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 0 um.
#Total wire length on LAYER METAL3 = 1129 um.
#Total wire length on LAYER METAL4 = 535 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 269
#Up-Via Summary (total 269):
#           
#-----------------------
#  Metal 1          102
#  Metal 2          102
#  Metal 3           65
#-----------------------
#                   269 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 354.00 (Mb)
#Peak memory = 387.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 18.4% required routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 359.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1694 um.
#Total half perimeter of net bounding box = 934 um.
#Total wire length on LAYER METAL1 = 3 um.
#Total wire length on LAYER METAL2 = 69 um.
#Total wire length on LAYER METAL3 = 1036 um.
#Total wire length on LAYER METAL4 = 586 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 321
#Up-Via Summary (total 321):
#           
#-----------------------
#  Metal 1          114
#  Metal 2          109
#  Metal 3           98
#-----------------------
#                   321 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 387.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 23.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 387.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 17:32:37 2016
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 132 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_13_/CK 442.7(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 432.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 432.2~442.7(ps)        0~10(ps)            
Fall Phase Delay               : 439.2~449.7(ps)        0~10(ps)            
Trig. Edge Skew                : 10.5(ps)               800(ps)             
Rise Skew                      : 10.5(ps)               
Fall Skew                      : 10.5(ps)               
Max. Rise Buffer Tran.         : 82.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 81.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 74.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 75.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 69.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 78.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=357.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=357.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_13_/CK 442.7(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 432.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 432.2~442.7(ps)        0~10(ps)            
Fall Phase Delay               : 439.2~449.7(ps)        0~10(ps)            
Trig. Edge Skew                : 10.5(ps)               800(ps)             
Rise Skew                      : 10.5(ps)               
Fall Skew                      : 10.5(ps)               
Max. Rise Buffer Tran.         : 82.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 81.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 74.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 75.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 69.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 78.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.2(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide square_root_finder.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          11
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:08.9, real=0:00:08.0, mem=357.1M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=357.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=139, multi-gpins=300, moved blk term=0/0

Phase 1a route (0:00:00.0 357.1M):
Est net length = 1.460e+05um = 7.641e+04H + 6.959e+04V
Usage: (15.7%H 25.1%V) = (9.802e+04um 1.336e+05um) = (29627 26511)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.778e+04um 1.336e+05um) = (29554 26511)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.765e+04um 1.336e+05um) = (29517 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	71	 0.67%
  4:	0	 0.00%	402	 3.79%
  5:	3	 0.03%	894	 8.42%
  6:	30	 0.28%	1417	13.34%
  7:	43	 0.40%	2150	20.24%
  8:	234	 2.18%	2467	23.23%
  9:	96	 0.89%	1897	17.86%
 10:	340	 3.16%	1197	11.27%
 11:	288	 2.68%	11	 0.10%
 12:	449	 4.18%	8	 0.08%
 13:	886	 8.24%	0	 0.00%
 14:	1510	14.04%	1	 0.01%
 15:	2071	19.26%	1	 0.01%
 16:	2386	22.19%	0	 0.00%
 17:	1688	15.70%	0	 0.00%
 18:	728	 6.77%	0	 0.00%

Global route (cpu=0.1s real=1.0s 357.1M)
Phase 1l route (0:00:00.2 357.1M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.852e+04um 1.344e+05um) = (29787 26667)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	97	 0.91%
  3:	0	 0.00%	119	 1.12%
  4:	0	 0.00%	388	 3.65%
  5:	3	 0.03%	879	 8.28%
  6:	32	 0.30%	1406	13.24%
  7:	44	 0.41%	2164	20.38%
  8:	235	 2.19%	2452	23.09%
  9:	101	 0.94%	1897	17.86%
 10:	349	 3.25%	1188	11.19%
 11:	283	 2.63%	11	 0.10%
 12:	460	 4.28%	8	 0.08%
 13:	900	 8.37%	0	 0.00%
 14:	1529	14.22%	1	 0.01%
 15:	2060	19.16%	1	 0.01%
 16:	2384	22.17%	0	 0.00%
 17:	1654	15.38%	0	 0.00%
 18:	718	 6.68%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 357.1M) ***


Total length: 1.516e+05um, number of vias: 26807
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.037e+04um, number of vias: 12248
M3(H) length: 7.455e+04um, number of vias: 844
M4(V) length: 1.501e+04um, number of vias: 42
M5(H) length: 1.702e+03um
*** Completed Phase 2 route (0:00:00.2 357.1M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=357.1M) ***
Peak Memory Usage was 361.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=357.1M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 357.117M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_13_/CK 438.2(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 427.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 427.8~438.2(ps)        0~10(ps)            
Fall Phase Delay               : 434.9~445.1(ps)        0~10(ps)            
Trig. Edge Skew                : 10.4(ps)               800(ps)             
Rise Skew                      : 10.4(ps)               
Fall Skew                      : 10.2(ps)               
Max. Rise Buffer Tran.         : 82.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 83.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 77.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 70.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 78.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=357.1M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'clk' ...

Calculating post-route downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=357.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=357.1M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=96	Sink=96)
Level 3 (Total=4	Sink=0	CLKBUFX20=4)
Level 2 (Total=4	Sink=0	CLKINVX8=4)
Level 1 (Total=1	Sink=0	CLKINVX20=1)
Total Sinks		: 96

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 96
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): low_reg_13_/CK 438.2(ps)
Min trig. edge delay at sink(R): g_reg_22_/CK 427.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 427.8~438.2(ps)        0~10(ps)            
Fall Phase Delay               : 434.9~445.1(ps)        0~10(ps)            
Trig. Edge Skew                : 10.4(ps)               800(ps)             
Rise Skew                      : 10.4(ps)               
Fall Skew                      : 10.2(ps)               
Max. Rise Buffer Tran.         : 82.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 76.6(ps)               200(ps)             
Max. Rise Sink Tran.           : 83.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 77.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 70.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 78.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.6(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:01.0, real=0:00:01.0, mem=357.1M) ***
**clockDesign ... cpu = 0:00:10, real = 0:00:09, mem = 357.1M **
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=357.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=139, multi-gpins=300, moved blk term=0/0

Phase 1a route (0:00:00.0 357.1M):
Est net length = 1.460e+05um = 7.641e+04H + 6.959e+04V
Usage: (15.7%H 25.1%V) = (9.802e+04um 1.336e+05um) = (29627 26511)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.778e+04um 1.336e+05um) = (29554 26511)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.765e+04um 1.336e+05um) = (29517 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 357.1M):
Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.767e+04um 1.336e+05um) = (29519 26504)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	71	 0.67%
  4:	0	 0.00%	402	 3.79%
  5:	3	 0.03%	894	 8.42%
  6:	30	 0.28%	1417	13.34%
  7:	43	 0.40%	2150	20.24%
  8:	234	 2.18%	2467	23.23%
  9:	96	 0.89%	1897	17.86%
 10:	340	 3.16%	1197	11.27%
 11:	288	 2.68%	11	 0.10%
 12:	449	 4.18%	8	 0.08%
 13:	886	 8.24%	0	 0.00%
 14:	1510	14.04%	1	 0.01%
 15:	2071	19.26%	1	 0.01%
 16:	2386	22.19%	0	 0.00%
 17:	1688	15.70%	0	 0.00%
 18:	728	 6.77%	0	 0.00%

Global route (cpu=0.1s real=0.0s 357.1M)
Phase 1l route (0:00:00.2 357.1M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.852e+04um 1.344e+05um) = (29787 26667)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	97	 0.91%
  3:	0	 0.00%	119	 1.12%
  4:	0	 0.00%	388	 3.65%
  5:	3	 0.03%	879	 8.28%
  6:	32	 0.30%	1406	13.24%
  7:	44	 0.41%	2164	20.38%
  8:	235	 2.19%	2452	23.09%
  9:	101	 0.94%	1897	17.86%
 10:	349	 3.25%	1188	11.19%
 11:	283	 2.63%	11	 0.10%
 12:	460	 4.28%	8	 0.08%
 13:	900	 8.37%	0	 0.00%
 14:	1529	14.22%	1	 0.01%
 15:	2060	19.16%	1	 0.01%
 16:	2384	22.17%	0	 0.00%
 17:	1654	15.38%	0	 0.00%
 18:	718	 6.68%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 357.1M) ***


Total length: 1.516e+05um, number of vias: 26807
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.037e+04um, number of vias: 12248
M3(H) length: 7.455e+04um, number of vias: 844
M4(V) length: 1.501e+04um, number of vias: 42
M5(H) length: 1.702e+03um
*** Completed Phase 2 route (0:00:00.2 357.1M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=357.1M) ***
Peak Memory Usage was 361.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=357.1M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 357.117M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.197  |  0.197  | 12.417  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.791%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 362.128906 Mbytes
<CMD> saveDesign square_root_finder2_afterclktree.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "square_root_finder2_afterclktree.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2_afterclktree.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2_afterclktree.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=362.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=362.3M) ***
Writing DEF file 'square_root_finder2_afterclktree.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:37:34 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2_afterclktree.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:37:34 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign square_root_finder2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=362.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=362.5M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:37:51 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:37:51 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to ws45 45089 0
*** Finished dispatch of slaves (cpu=0:00:00.3) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 379.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=379.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=379.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.197  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.791%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 379.6M **
*** Starting optimizing excluded clock nets MEM= 379.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 379.7M) ***
*** Starting optimizing excluded clock nets MEM= 379.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 379.7M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 80.791% **

*** starting 1-st resizing pass: 4811 instances 
*** starting 2-nd resizing pass: 4784 instances 
*** starting 3-rd resizing pass: 757 instances 
*** starting 4-th resizing pass: 17 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 20 Upsize = 4 **
** Density Change = 0.036% **
** Density after transform = 80.755% **
*** Finish transform (0:00:01.2) ***
density before resizing = 80.755%
* summary of transition time violation fixes:
*summary:     18 instances changed cell type
density after resizing = 80.797%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 73.6 % ( 53 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=380.9M  mem(used)=0.0M***
*** Starting trialRoute (mem=380.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=141, multi-gpins=305, moved blk term=0/0

Phase 1a route (0:00:00.0 380.9M):
Est net length = 1.460e+05um = 7.642e+04H + 6.959e+04V
Usage: (15.7%H 25.1%V) = (9.803e+04um 1.336e+05um) = (29631 26510)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 381.4M):
Usage: (15.7%H 25.1%V) = (9.779e+04um 1.336e+05um) = (29557 26510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 381.4M):
Usage: (15.7%H 25.1%V) = (9.766e+04um 1.336e+05um) = (29520 26502)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 381.4M):
Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 381.9M):
Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	70	 0.66%
  4:	0	 0.00%	402	 3.79%
  5:	3	 0.03%	893	 8.41%
  6:	30	 0.28%	1419	13.36%
  7:	43	 0.40%	2154	20.28%
  8:	234	 2.18%	2462	23.18%
  9:	96	 0.89%	1898	17.87%
 10:	340	 3.16%	1197	11.27%
 11:	288	 2.68%	11	 0.10%
 12:	450	 4.19%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1509	14.03%	1	 0.01%
 15:	2074	19.29%	1	 0.01%
 16:	2392	22.25%	0	 0.00%
 17:	1683	15.65%	0	 0.00%
 18:	727	 6.76%	0	 0.00%

Global route (cpu=0.1s real=0.0s 381.4M)
Phase 1l route (0:00:00.3 381.4M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.853e+04um 1.344e+05um) = (29790 26666)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	97	 0.91%
  3:	0	 0.00%	118	 1.11%
  4:	0	 0.00%	388	 3.65%
  5:	3	 0.03%	878	 8.27%
  6:	32	 0.30%	1408	13.26%
  7:	44	 0.41%	2168	20.41%
  8:	235	 2.19%	2447	23.04%
  9:	101	 0.94%	1898	17.87%
 10:	349	 3.25%	1188	11.19%
 11:	283	 2.63%	11	 0.10%
 12:	461	 4.29%	8	 0.08%
 13:	897	 8.34%	0	 0.00%
 14:	1528	14.21%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2390	22.23%	0	 0.00%
 17:	1649	15.34%	0	 0.00%
 18:	717	 6.67%	0	 0.00%



*** Completed Phase 1 route (0:00:00.5 380.9M) ***


Total length: 1.516e+05um, number of vias: 26806
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.036e+04um, number of vias: 12247
M3(H) length: 7.456e+04um, number of vias: 844
M4(V) length: 1.501e+04um, number of vias: 42
M5(H) length: 1.703e+03um
*** Completed Phase 2 route (0:00:00.3 380.9M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=380.9M) ***
Peak Memory Usage was 385.4M 
*** Finished trialRoute (cpu=0:00:00.8 mem=380.9M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 380.871M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 380.4M, InitMEM = 380.4M)
Start delay calculation (mem=380.363M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=379.336M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 379.3M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=379.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.204  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 379.8M **
Started binary server on port 40471

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=379.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.204  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 379.8M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.3)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 379.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.204  |  0.204  | 12.419  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 379.3M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=367.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=141, multi-gpins=305, moved blk term=0/0

Phase 1a route (0:00:00.0 367.8M):
Est net length = 1.460e+05um = 7.642e+04H + 6.959e+04V
Usage: (15.7%H 25.1%V) = (9.803e+04um 1.336e+05um) = (29631 26510)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 367.8M):
Usage: (15.7%H 25.1%V) = (9.779e+04um 1.336e+05um) = (29557 26510)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 367.8M):
Usage: (15.7%H 25.1%V) = (9.766e+04um 1.336e+05um) = (29520 26502)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 367.8M):
Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 367.8M):
Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.768e+04um 1.336e+05um) = (29522 26503)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	70	 0.66%
  4:	0	 0.00%	402	 3.79%
  5:	3	 0.03%	893	 8.41%
  6:	30	 0.28%	1419	13.36%
  7:	43	 0.40%	2154	20.28%
  8:	234	 2.18%	2462	23.18%
  9:	96	 0.89%	1898	17.87%
 10:	340	 3.16%	1197	11.27%
 11:	288	 2.68%	11	 0.10%
 12:	450	 4.19%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1509	14.03%	1	 0.01%
 15:	2074	19.29%	1	 0.01%
 16:	2392	22.25%	0	 0.00%
 17:	1683	15.65%	0	 0.00%
 18:	727	 6.76%	0	 0.00%

Global route (cpu=0.1s real=0.0s 367.8M)
Phase 1l route (0:00:00.2 367.8M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.853e+04um 1.344e+05um) = (29790 26666)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.05%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	97	 0.91%
  3:	0	 0.00%	118	 1.11%
  4:	0	 0.00%	388	 3.65%
  5:	3	 0.03%	878	 8.27%
  6:	32	 0.30%	1408	13.26%
  7:	44	 0.41%	2168	20.41%
  8:	235	 2.19%	2447	23.04%
  9:	101	 0.94%	1898	17.87%
 10:	349	 3.25%	1188	11.19%
 11:	283	 2.63%	11	 0.10%
 12:	461	 4.29%	8	 0.08%
 13:	897	 8.34%	0	 0.00%
 14:	1528	14.21%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2390	22.23%	0	 0.00%
 17:	1649	15.34%	0	 0.00%
 18:	717	 6.67%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 367.8M) ***


Total length: 1.516e+05um, number of vias: 26806
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.036e+04um, number of vias: 12247
M3(H) length: 7.456e+04um, number of vias: 844
M4(V) length: 1.501e+04um, number of vias: 42
M5(H) length: 1.703e+03um
*** Completed Phase 2 route (0:00:00.2 367.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=367.8M) ***
Peak Memory Usage was 371.8M 
*** Finished trialRoute (cpu=0:00:00.5 mem=367.8M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 367.809M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.199  |  0.205  | -0.199  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -11.310 |  0.000  | -11.310 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   87    |    0    |   87    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.64 sec
Total Real time: 2.0 sec
Total Memory Usage: 367.808594 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to ws45 57756 0
*** Finished dispatch of slaves (cpu=0:00:00.3) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 379.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=379.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=379.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.204  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.797%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 380.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2; extra slack 0.1
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=380.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=380.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.204  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.797%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 380.6M **
*** Starting optimizing excluded clock nets MEM= 380.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 380.6M) ***
*** Starting optimizing excluded clock nets MEM= 380.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 380.6M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 80.797% **

*** starting 1-st resizing pass: 4811 instances 
*** starting 2-nd resizing pass: 4663 instances 
*** starting 3-rd resizing pass: 1148 instances 
*** starting 4-th resizing pass: 114 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 26 Upsize = 29 **
** Density Change = -0.018% **
** Density after transform = 80.815% **
*** Finish transform (0:00:02.4) ***
density before resizing = 80.815%
* summary of transition time violation fixes:
*summary:     30 instances changed cell type
density after resizing = 80.883%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 73.6 % ( 53 / 72 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 110 insts, mean move: 0.67 um, max move: 1.32 um
	max move on inst (mult_33/U615): (88.44, 241.92) --> (87.12, 241.92)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 110 insts, mean move: 0.67 um, max move: 1.32 um
	max move on inst (mult_33/U615): (88.44, 241.92) --> (87.12, 241.92)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.32 um
  inst (mult_33/U615) with max move: (88.44, 241.92) -> (87.12, 241.92)
  mean    (X+Y) =         0.67 um
Total instances moved : 110
*** cpu=0:00:00.4   mem=381.8M  mem(used)=0.0M***
*** Starting trialRoute (mem=381.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=144, multi-gpins=313, moved blk term=0/0

Phase 1a route (0:00:00.0 381.8M):
Est net length = 1.460e+05um = 7.638e+04H + 6.959e+04V
Usage: (15.7%H 25.1%V) = (9.800e+04um 1.336e+05um) = (29621 26506)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 383.0M):
Usage: (15.7%H 25.1%V) = (9.776e+04um 1.336e+05um) = (29549 26506)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 383.0M):
Usage: (15.7%H 25.1%V) = (9.763e+04um 1.335e+05um) = (29511 26494)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 383.0M):
Usage: (15.7%H 25.1%V) = (9.765e+04um 1.335e+05um) = (29513 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 383.5M):
Usage: (15.7%H 25.1%V) = (9.765e+04um 1.335e+05um) = (29513 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.765e+04um 1.335e+05um) = (29513 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	4	 0.04%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	417	 3.93%
  5:	1	 0.01%	865	 8.15%
  6:	38	 0.35%	1421	13.38%
  7:	40	 0.37%	2179	20.52%
  8:	229	 2.13%	2461	23.17%
  9:	104	 0.97%	1887	17.77%
 10:	314	 2.92%	1199	11.29%
 11:	253	 2.35%	11	 0.10%
 12:	490	 4.56%	8	 0.08%
 13:	889	 8.27%	0	 0.00%
 14:	1550	14.42%	1	 0.01%
 15:	2073	19.28%	1	 0.01%
 16:	2377	22.11%	0	 0.00%
 17:	1667	15.50%	0	 0.00%
 18:	727	 6.76%	0	 0.00%

Global route (cpu=0.1s real=0.0s 382.3M)
Phase 1l route (0:00:00.2 382.3M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.2%V) = (9.848e+04um 1.343e+05um) = (29775 26649)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	97	 0.91%
  3:	0	 0.00%	111	 1.05%
  4:	0	 0.00%	398	 3.75%
  5:	2	 0.02%	859	 8.09%
  6:	39	 0.36%	1418	13.35%
  7:	39	 0.36%	2171	20.44%
  8:	232	 2.16%	2458	23.15%
  9:	109	 1.01%	1886	17.76%
 10:	319	 2.97%	1191	11.21%
 11:	258	 2.40%	11	 0.10%
 12:	490	 4.56%	8	 0.08%
 13:	905	 8.42%	0	 0.00%
 14:	1567	14.57%	1	 0.01%
 15:	2071	19.26%	1	 0.01%
 16:	2375	22.09%	0	 0.00%
 17:	1627	15.13%	0	 0.00%
 18:	719	 6.69%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 381.8M) ***


Total length: 1.516e+05um, number of vias: 26786
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.055e+04um, number of vias: 12250
M3(H) length: 7.497e+04um, number of vias: 830
M4(V) length: 1.485e+04um, number of vias: 33
M5(H) length: 1.197e+03um
*** Completed Phase 2 route (0:00:00.2 381.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=381.8M) ***
Peak Memory Usage was 386.3M 
*** Finished trialRoute (cpu=0:00:00.5 mem=381.8M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 381.797M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.0M, InitMEM = 381.0M)
Start delay calculation (mem=381.031M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=381.031M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 381.0M) ***

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=381.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.299  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.883%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 381.0M **
Started binary server on port 36768

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=381.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.299  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.883%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 381.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 381.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.299  |  0.299  | 12.487  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.883%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 381.0M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 381.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2;
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=381.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=381.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:56, mem=376.0M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.0M, InitMEM = 381.0M)
Start delay calculation (mem=381.012M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=381.012M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 381.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.200 ns 
 TNS         : -11.241 ns 
 Viol paths  : 87 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.9, REAL=0:00:01.0, totSessionCpu=0:01:57, mem=381.5M)
Setting analysis mode to setup ...
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.200 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.099 ns      0.099 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	0.099 ns
 reg2reg WS  : 	0.099 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 	0.099 ns 
 Viol paths  : 	0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.1, REAL=0:00:02.0, totSessionCpu=0:01:59, mem=381.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.299  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.199  |
|           TNS (ns):| -11.241 |
|    Violating Paths:|   87    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.883%
------------------------------------------------------------
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:02.2, REAL=0:00:02.0, totSessionCpu=0:01:59, mem=381.9M)
Density before buffering = 0.809 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
Worst hold path end point: g_reg_1_/RN net rst
Iter 0: Hold WNS: -0.200 Hold TNS: -11.241 #Viol Endpoints: 87 CPU: 0:00:08.3
Worst hold path end point: U608/B net FE_PHN60_in_7_
Iter 1: Hold WNS: -0.025 Hold TNS: -0.047 #Viol Endpoints: 2 CPU: 0:00:08.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.810 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 19 nets for commit
*info: Added a total of 19 cells to fix/reduce hold violation
*info:
*info:            3 cells of type 'BUFXL' used
*info:            2 cells of type 'CLKBUFX2' used
*info:            5 cells of type 'CLKBUFX3' used
*info:            8 cells of type 'CLKBUFXL' used
*info:            1 cell  of type 'DLY1X1' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:02.8, REAL=0:00:03.0, totSessionCpu=0:01:59, mem=383.2M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=383.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 383.156M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.6M, InitMEM = 381.6M)
Start delay calculation (mem=381.648M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=381.648M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 381.6M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 381.6M **
*** Starting trialRoute (mem=381.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=144, multi-gpins=313, moved blk term=0/0

Phase 1a route (0:00:00.0 382.6M):
Est net length = 1.462e+05um = 7.646e+04H + 6.970e+04V
Usage: (15.7%H 25.2%V) = (9.813e+04um 1.339e+05um) = (29661 26560)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 383.9M):
Usage: (15.7%H 25.2%V) = (9.787e+04um 1.339e+05um) = (29583 26560)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 383.9M):
Usage: (15.7%H 25.1%V) = (9.776e+04um 1.338e+05um) = (29548 26550)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 383.9M):
Usage: (15.7%H 25.2%V) = (9.777e+04um 1.338e+05um) = (29550 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 384.4M):
Usage: (15.7%H 25.2%V) = (9.777e+04um 1.338e+05um) = (29550 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.777e+04um 1.338e+05um) = (29550 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	71	 0.67%
  4:	0	 0.00%	409	 3.85%
  5:	0	 0.00%	878	 8.27%
  6:	33	 0.31%	1440	13.56%
  7:	39	 0.36%	2163	20.37%
  8:	228	 2.12%	2448	23.05%
  9:	112	 1.04%	1888	17.78%
 10:	305	 2.84%	1198	11.28%
 11:	280	 2.60%	11	 0.10%
 12:	467	 4.34%	8	 0.08%
 13:	878	 8.17%	0	 0.00%
 14:	1594	14.83%	1	 0.01%
 15:	2069	19.24%	1	 0.01%
 16:	2364	21.99%	0	 0.00%
 17:	1664	15.48%	0	 0.00%
 18:	719	 6.69%	0	 0.00%

Global route (cpu=0.1s real=0.0s 383.1M)
Phase 1l route (0:00:00.2 383.1M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.865e+04um 1.346e+05um) = (29825 26711)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	116	 1.09%
  4:	0	 0.00%	393	 3.70%
  5:	2	 0.02%	869	 8.18%
  6:	32	 0.30%	1442	13.58%
  7:	39	 0.36%	2148	20.23%
  8:	232	 2.16%	2446	23.03%
  9:	115	 1.07%	1889	17.79%
 10:	311	 2.89%	1189	11.20%
 11:	287	 2.67%	11	 0.10%
 12:	468	 4.35%	8	 0.08%
 13:	901	 8.38%	0	 0.00%
 14:	1599	14.87%	1	 0.01%
 15:	2073	19.28%	1	 0.01%
 16:	2355	21.90%	0	 0.00%
 17:	1626	15.12%	0	 0.00%
 18:	712	 6.62%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 381.6M) ***


Total length: 1.518e+05um, number of vias: 26866
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.067e+04um, number of vias: 12282
M3(H) length: 7.497e+04um, number of vias: 835
M4(V) length: 1.487e+04um, number of vias: 38
M5(H) length: 1.299e+03um
*** Completed Phase 2 route (0:00:00.2 381.6M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=381.6M) ***
Peak Memory Usage was 387.1M 
*** Finished trialRoute (cpu=0:00:00.6 mem=381.6M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 381.648M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.6M, InitMEM = 381.6M)
Start delay calculation (mem=381.648M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=381.648M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 381.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 381.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.295  |  0.295  | 12.306  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.205  |  0.002  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.038%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:01.0, TOTCPU=0:00:06.5, TOTREAL=0:00:06.0, MEM=378.0M
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 377.9M **
*** Finished optDesign ***
**optDesign ... cpu = 0:02:08, real = 0:27:37, mem = 377.9M **
*** Starting optimizing excluded clock nets MEM= 377.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 377.9M) ***
*** Starting optimizing excluded clock nets MEM= 377.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 377.9M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.6M, InitMEM = 381.6M)
Start delay calculation (mem=381.648M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=381.648M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 381.6M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 81.038% **

*** starting 1-st resizing pass: 4830 instances 
*** starting 2-nd resizing pass: 4811 instances 
*** starting 3-rd resizing pass: 1162 instances 
*** starting 4-th resizing pass: 6 instances 


** Summary: Buffer Deletion = 19 Declone = 0 Downsize = 45 Upsize = 0 **
** Density Change = 0.304% **
** Density after transform = 80.735% **
*** Finish transform (0:00:01.3) ***
density before resizing = 80.735%
* summary of transition time violation fixes:
*summary:     18 instances changed cell type
density after resizing = 80.777%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=382.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=382.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=142, multi-gpins=307, moved blk term=0/0

Phase 1a route (0:00:00.0 383.2M):
Est net length = 1.460e+05um = 7.644e+04H + 6.953e+04V
Usage: (15.7%H 25.1%V) = (9.805e+04um 1.335e+05um) = (29638 26498)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.781e+04um 1.335e+05um) = (29565 26498)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.769e+04um 1.335e+05um) = (29528 26488)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.770e+04um 1.335e+05um) = (29530 26489)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 384.9M):
Usage: (15.7%H 25.1%V) = (9.770e+04um 1.335e+05um) = (29530 26489)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.770e+04um 1.335e+05um) = (29530 26489)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	417	 3.93%
  5:	1	 0.01%	864	 8.14%
  6:	38	 0.35%	1421	13.38%
  7:	40	 0.37%	2178	20.51%
  8:	228	 2.12%	2459	23.15%
  9:	106	 0.99%	1892	17.82%
 10:	321	 2.99%	1198	11.28%
 11:	254	 2.36%	11	 0.10%
 12:	488	 4.54%	8	 0.08%
 13:	880	 8.18%	0	 0.00%
 14:	1545	14.37%	1	 0.01%
 15:	2076	19.31%	1	 0.01%
 16:	2389	22.22%	0	 0.00%
 17:	1657	15.41%	0	 0.00%
 18:	729	 6.78%	0	 0.00%

Global route (cpu=0.1s real=0.0s 383.7M)
Phase 1l route (0:00:00.2 383.7M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.2%V) = (9.853e+04um 1.343e+05um) = (29791 26643)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	110	 1.04%
  4:	0	 0.00%	400	 3.77%
  5:	2	 0.02%	852	 8.02%
  6:	39	 0.36%	1432	13.48%
  7:	39	 0.36%	2157	20.31%
  8:	231	 2.15%	2460	23.16%
  9:	110	 1.02%	1891	17.81%
 10:	327	 3.04%	1190	11.21%
 11:	258	 2.40%	11	 0.10%
 12:	492	 4.58%	8	 0.08%
 13:	891	 8.29%	0	 0.00%
 14:	1568	14.58%	1	 0.01%
 15:	2066	19.22%	1	 0.01%
 16:	2392	22.25%	0	 0.00%
 17:	1615	15.02%	0	 0.00%
 18:	722	 6.72%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 382.2M) ***


Total length: 1.516e+05um, number of vias: 26789
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.044e+04um, number of vias: 12254
M3(H) length: 7.513e+04um, number of vias: 833
M4(V) length: 1.490e+04um, number of vias: 29
M5(H) length: 1.128e+03um
*** Completed Phase 2 route (0:00:00.2 382.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=382.2M) ***
Peak Memory Usage was 387.7M 
*** Finished trialRoute (cpu=0:00:00.5 mem=382.2M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.211M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.2M, InitMEM = 382.2M)
Start delay calculation (mem=382.156M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=382.156M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 382.2M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=382.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.200  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.777%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:27:42, mem = 382.2M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2; extra slack 0.1
*info: Setting setup target slack to 0.300
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=382.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=382.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.200  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.777%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.2M **
*** Starting optimizing excluded clock nets MEM= 382.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.2M) ***
*** Starting optimizing excluded clock nets MEM= 382.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 382.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
** Density before transform = 80.777% **

*** starting 1-st resizing pass: 4811 instances 
*** starting 2-nd resizing pass: 4661 instances 
*** starting 3-rd resizing pass: 1061 instances 
*** starting 4-th resizing pass: 116 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 24 Upsize = 27 **
** Density Change = -0.030% **
** Density after transform = 80.807% **
*** Finish transform (0:00:04.1) ***
density before resizing = 80.807%
* summary of transition time violation fixes:
*summary:     28 instances changed cell type
density after resizing = 80.871%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 115 insts, mean move: 0.69 um, max move: 1.32 um
	max move on inst (sub_33/U35): (16.50, 252.00) --> (17.82, 252.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 115 insts, mean move: 0.69 um, max move: 1.32 um
	max move on inst (sub_33/U35): (16.50, 252.00) --> (17.82, 252.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.32 um
  inst (sub_33/U35) with max move: (16.5, 252) -> (17.82, 252)
  mean    (X+Y) =         0.69 um
Total instances moved : 115
*** cpu=0:00:00.4   mem=382.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=382.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 383.4M):
Est net length = 1.460e+05um = 7.646e+04H + 6.951e+04V
Usage: (15.7%H 25.1%V) = (9.808e+04um 1.336e+05um) = (29647 26500)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.785e+04um 1.336e+05um) = (29576 26500)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.773e+04um 1.335e+05um) = (29539 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 384.4M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 384.9M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	93	 0.88%
  3:	0	 0.00%	64	 0.60%
  4:	0	 0.00%	419	 3.95%
  5:	0	 0.00%	860	 8.10%
  6:	34	 0.32%	1433	13.49%
  7:	47	 0.44%	2176	20.49%
  8:	227	 2.11%	2466	23.22%
  9:	101	 0.94%	1872	17.63%
 10:	324	 3.01%	1206	11.36%
 11:	261	 2.43%	11	 0.10%
 12:	485	 4.51%	8	 0.08%
 13:	877	 8.16%	0	 0.00%
 14:	1558	14.49%	1	 0.01%
 15:	2061	19.17%	1	 0.01%
 16:	2394	22.27%	0	 0.00%
 17:	1650	15.35%	0	 0.00%
 18:	733	 6.82%	0	 0.00%

Global route (cpu=0.1s real=0.0s 383.9M)
Phase 1l route (0:00:00.2 383.9M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.2%V) = (9.856e+04um 1.343e+05um) = (29799 26644)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	104	 0.98%
  4:	0	 0.00%	401	 3.78%
  5:	0	 0.00%	857	 8.07%
  6:	38	 0.35%	1430	13.47%
  7:	43	 0.40%	2170	20.43%
  8:	231	 2.15%	2460	23.16%
  9:	106	 0.99%	1872	17.63%
 10:	326	 3.03%	1198	11.28%
 11:	269	 2.50%	11	 0.10%
 12:	486	 4.52%	8	 0.08%
 13:	889	 8.27%	0	 0.00%
 14:	1576	14.66%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2389	22.22%	0	 0.00%
 17:	1613	15.00%	0	 0.00%
 18:	723	 6.72%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 382.2M) ***


Total length: 1.516e+05um, number of vias: 26794
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.060e+04um, number of vias: 12270
M3(H) length: 7.539e+04um, number of vias: 827
M4(V) length: 1.478e+04um, number of vias: 24
M5(H) length: 8.686e+02um
*** Completed Phase 2 route (0:00:00.2 382.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=382.2M) ***
Peak Memory Usage was 387.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=382.2M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 382.156M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 382.2M, InitMEM = 382.2M)
Start delay calculation (mem=382.156M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=382.156M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 382.2M) ***

------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=382.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.299  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.871%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 382.2M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=374.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 374.2M):
Est net length = 1.460e+05um = 7.646e+04H + 6.951e+04V
Usage: (15.7%H 25.1%V) = (9.808e+04um 1.336e+05um) = (29647 26500)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.785e+04um 1.336e+05um) = (29576 26500)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.773e+04um 1.335e+05um) = (29539 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	93	 0.88%
  3:	0	 0.00%	64	 0.60%
  4:	0	 0.00%	419	 3.95%
  5:	0	 0.00%	860	 8.10%
  6:	34	 0.32%	1433	13.49%
  7:	47	 0.44%	2176	20.49%
  8:	227	 2.11%	2466	23.22%
  9:	101	 0.94%	1872	17.63%
 10:	324	 3.01%	1206	11.36%
 11:	261	 2.43%	11	 0.10%
 12:	485	 4.51%	8	 0.08%
 13:	877	 8.16%	0	 0.00%
 14:	1558	14.49%	1	 0.01%
 15:	2061	19.17%	1	 0.01%
 16:	2394	22.27%	0	 0.00%
 17:	1650	15.35%	0	 0.00%
 18:	733	 6.82%	0	 0.00%

Global route (cpu=0.1s real=0.0s 374.2M)
Phase 1l route (0:00:00.2 374.2M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.2%V) = (9.856e+04um 1.343e+05um) = (29799 26644)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	104	 0.98%
  4:	0	 0.00%	401	 3.78%
  5:	0	 0.00%	857	 8.07%
  6:	38	 0.35%	1430	13.47%
  7:	43	 0.40%	2170	20.43%
  8:	231	 2.15%	2460	23.16%
  9:	106	 0.99%	1872	17.63%
 10:	326	 3.03%	1198	11.28%
 11:	269	 2.50%	11	 0.10%
 12:	486	 4.52%	8	 0.08%
 13:	889	 8.27%	0	 0.00%
 14:	1576	14.66%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2389	22.22%	0	 0.00%
 17:	1613	15.00%	0	 0.00%
 18:	723	 6.72%	0	 0.00%



*** Completed Phase 1 route (0:00:00.4 374.2M) ***


Total length: 1.516e+05um, number of vias: 26794
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.060e+04um, number of vias: 12270
M3(H) length: 7.539e+04um, number of vias: 827
M4(V) length: 1.478e+04um, number of vias: 24
M5(H) length: 8.686e+02um
*** Completed Phase 2 route (0:00:00.2 374.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=374.2M) ***
Peak Memory Usage was 378.2M 
*** Finished trialRoute (cpu=0:00:00.6 mem=374.2M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.195M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.307  |  0.307  | 12.042  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.871%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.7 sec
Total Real time: 2.0 sec
Total Memory Usage: 375.949219 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=374.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 374.2M):
Est net length = 1.460e+05um = 7.646e+04H + 6.951e+04V
Usage: (15.7%H 25.1%V) = (9.808e+04um 1.336e+05um) = (29647 26500)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.785e+04um 1.336e+05um) = (29576 26500)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.773e+04um 1.335e+05um) = (29539 26495)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.2M):
Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.1%V) = (9.774e+04um 1.335e+05um) = (29541 26496)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	6	 0.06%
  2:	0	 0.00%	93	 0.88%
  3:	0	 0.00%	64	 0.60%
  4:	0	 0.00%	419	 3.95%
  5:	0	 0.00%	860	 8.10%
  6:	34	 0.32%	1433	13.49%
  7:	47	 0.44%	2176	20.49%
  8:	227	 2.11%	2466	23.22%
  9:	101	 0.94%	1872	17.63%
 10:	324	 3.01%	1206	11.36%
 11:	261	 2.43%	11	 0.10%
 12:	485	 4.51%	8	 0.08%
 13:	877	 8.16%	0	 0.00%
 14:	1558	14.49%	1	 0.01%
 15:	2061	19.17%	1	 0.01%
 16:	2394	22.27%	0	 0.00%
 17:	1650	15.35%	0	 0.00%
 18:	733	 6.82%	0	 0.00%

Global route (cpu=0.1s real=0.0s 374.2M)
Phase 1l route (0:00:00.2 374.2M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.2%V) = (9.856e+04um 1.343e+05um) = (29799 26644)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	104	 0.98%
  4:	0	 0.00%	401	 3.78%
  5:	0	 0.00%	857	 8.07%
  6:	38	 0.35%	1430	13.47%
  7:	43	 0.40%	2170	20.43%
  8:	231	 2.15%	2460	23.16%
  9:	106	 0.99%	1872	17.63%
 10:	326	 3.03%	1198	11.28%
 11:	269	 2.50%	11	 0.10%
 12:	486	 4.52%	8	 0.08%
 13:	889	 8.27%	0	 0.00%
 14:	1576	14.66%	1	 0.01%
 15:	2063	19.19%	1	 0.01%
 16:	2389	22.22%	0	 0.00%
 17:	1613	15.00%	0	 0.00%
 18:	723	 6.72%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 374.2M) ***


Total length: 1.516e+05um, number of vias: 26794
M1(H) length: 3.300e+00um, number of vias: 13673
M2(V) length: 6.060e+04um, number of vias: 12270
M3(H) length: 7.539e+04um, number of vias: 827
M4(V) length: 1.478e+04um, number of vias: 24
M5(H) length: 8.686e+02um
*** Completed Phase 2 route (0:00:00.2 374.2M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=374.2M) ***
Peak Memory Usage was 378.2M 
*** Finished trialRoute (cpu=0:00:00.6 mem=374.2M) ***

Extraction called for design 'square_root_finder' of instances=3531 and nets=5056 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 374.195M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.200  |  0.206  | -0.200  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -11.251 |  0.000  | -11.251 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   87    |    0    |   87    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.871%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.62 sec
Total Real time: 2.0 sec
Total Memory Usage: 374.195312 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 375.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.4; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.2;
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=375.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=375.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:02:23, mem=374.2M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 375.9M, InitMEM = 375.9M)
Start delay calculation (mem=375.949M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=375.949M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 375.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.200 ns 
 TNS         : -11.251 ns 
 Viol paths  : 87 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.0, REAL=0:00:01.0, totSessionCpu=0:02:24, mem=375.9M)
Setting analysis mode to setup ...
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.200 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.099 ns      0.099 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	0.099 ns
 reg2reg WS  : 	0.099 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 	0.099 ns 
 Viol paths  : 	0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:02.2, REAL=0:00:02.0, totSessionCpu=0:02:25, mem=375.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.299  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   208   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.200  |
|           TNS (ns):| -11.251 |
|    Violating Paths:|   87    |
|          All Paths:|   208   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.871%
------------------------------------------------------------
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:02.3, REAL=0:00:02.0, totSessionCpu=0:02:25, mem=375.9M)
Density before buffering = 0.809 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
Worst hold path end point: g_reg_0_/RN net rst
Iter 0: Hold WNS: -0.200 Hold TNS: -11.251 #Viol Endpoints: 87 CPU: 0:00:18.3
Worst hold path end point: U608/B net FE_PHN78_in_7_
Iter 1: Hold WNS: -0.025 Hold TNS: -0.048 #Viol Endpoints: 2 CPU: 0:00:18.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: up_reg_6_/SN 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 0.099 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:cat_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.810 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 19 nets for commit
*info: Added a total of 19 cells to fix/reduce hold violation
*info:
*info:            3 cells of type 'BUFXL' used
*info:            2 cells of type 'CLKBUFX2' used
*info:            6 cells of type 'CLKBUFX3' used
*info:            7 cells of type 'CLKBUFXL' used
*info:            1 cell  of type 'DLY1X1' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:02.9, REAL=0:00:03.0, totSessionCpu=0:02:26, mem=376.7M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=376.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=376.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 377.3M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 378.6M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 378.6M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 378.6M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 379.1M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 377.8M)
Phase 1l route (0:00:00.4 377.8M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.5 376.7M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.3 376.7M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=376.7M) ***
Peak Memory Usage was 381.8M 
*** Finished trialRoute (cpu=0:00:00.9 mem=376.7M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 374.910M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 376.7M, InitMEM = 376.7M)
Start delay calculation (mem=376.664M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=376.664M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 376.7M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 376.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 376.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.299  |  0.299  | 12.302  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.206  |  0.002  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:02.0, TOTCPU=0:00:06.9, TOTREAL=0:00:07.0, MEM=375.0M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 374.9M **
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=374.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 374.9M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 374.9M)
Phase 1l route (0:00:00.2 374.9M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 374.9M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.2 374.9M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=374.9M) ***
Peak Memory Usage was 378.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=374.9M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.206  |  0.002  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.62 sec
Total Real time: 2.0 sec
Total Memory Usage: 374.910156 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=374.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 374.9M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 374.9M)
Phase 1l route (0:00:00.2 374.9M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 374.9M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.2 374.9M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=374.9M) ***
Peak Memory Usage was 378.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=374.9M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.299  |  0.299  | 12.302  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.67 sec
Total Real time: 1.0 sec
Total Memory Usage: 376.664062 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=376.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 376.7M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 378.2M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 377.2M)
Phase 1l route (0:00:00.2 377.2M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 376.7M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.2 376.7M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=376.7M) ***
Peak Memory Usage was 381.2M 
*** Finished trialRoute (cpu=0:00:00.6 mem=376.7M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.299  |  0.299  | 12.302  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.7 sec
Total Real time: 2.0 sec
Total Memory Usage: 376.664062 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=376.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 376.7M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 377.7M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 378.2M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 377.2M)
Phase 1l route (0:00:00.2 377.2M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 376.7M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.2 376.7M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=376.7M) ***
Peak Memory Usage was 381.2M 
*** Finished trialRoute (cpu=0:00:00.6 mem=376.7M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.299  |  0.299  | 12.302  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.71 sec
Total Real time: 2.0 sec
Total Memory Usage: 376.664062 Mbytes
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=374.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (867550 846560)
coreBox:    (21120 20160) (847550 826560)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=153, multi-gpins=329, moved blk term=0/0

Phase 1a route (0:00:00.0 374.9M):
Est net length = 1.461e+05um = 7.651e+04H + 6.963e+04V
Usage: (15.8%H 25.2%V) = (9.820e+04um 1.338e+05um) = (29683 26556)
Obstruct: 132 = 0 (0.0%H) + 132 (1.2%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.795e+04um 1.338e+05um) = (29607 26556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.784e+04um 1.338e+05um) = (29572 26551)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.9M):
Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.7%H 25.2%V) = (9.785e+04um 1.338e+05um) = (29574 26552)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	5	 0.05%
  2:	0	 0.00%	95	 0.89%
  3:	0	 0.00%	66	 0.62%
  4:	0	 0.00%	423	 3.98%
  5:	0	 0.00%	852	 8.02%
  6:	27	 0.25%	1454	13.69%
  7:	44	 0.41%	2175	20.48%
  8:	229	 2.13%	2450	23.07%
  9:	117	 1.09%	1874	17.65%
 10:	317	 2.95%	1201	11.31%
 11:	272	 2.53%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	864	 8.04%	0	 0.00%
 14:	1600	14.88%	1	 0.01%
 15:	2096	19.49%	1	 0.01%
 16:	2374	22.08%	0	 0.00%
 17:	1639	15.24%	0	 0.00%
 18:	720	 6.70%	0	 0.00%

Global route (cpu=0.1s real=0.0s 374.9M)
Phase 1l route (0:00:00.2 374.9M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 25.3%V) = (9.871e+04um 1.346e+05um) = (29844 26709)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	4	 0.04%
  1:	0	 0.00%	7	 0.07%
  2:	0	 0.00%	96	 0.90%
  3:	0	 0.00%	113	 1.06%
  4:	0	 0.00%	398	 3.75%
  5:	1	 0.01%	854	 8.04%
  6:	29	 0.27%	1445	13.61%
  7:	41	 0.38%	2172	20.45%
  8:	234	 2.18%	2443	23.00%
  9:	122	 1.13%	1875	17.66%
 10:	319	 2.97%	1192	11.22%
 11:	281	 2.61%	11	 0.10%
 12:	453	 4.21%	8	 0.08%
 13:	883	 8.21%	0	 0.00%
 14:	1613	15.00%	1	 0.01%
 15:	2089	19.43%	1	 0.01%
 16:	2376	22.10%	0	 0.00%
 17:	1601	14.89%	0	 0.00%
 18:	710	 6.60%	0	 0.00%



*** Completed Phase 1 route (0:00:00.3 374.9M) ***


Total length: 1.518e+05um, number of vias: 26884
M1(H) length: 3.300e+00um, number of vias: 13711
M2(V) length: 6.077e+04um, number of vias: 12308
M3(H) length: 7.517e+04um, number of vias: 832
M4(V) length: 1.477e+04um, number of vias: 33
M5(H) length: 1.103e+03um
*** Completed Phase 2 route (0:00:00.2 374.9M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=374.9M) ***
Peak Memory Usage was 378.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=374.9M) ***

Extraction called for design 'square_root_finder' of instances=3550 and nets=5075 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design square_root_finder.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 374.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.206  |  0.002  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   208   |   96    |   130   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.63 sec
Total Real time: 2.0 sec
Total Memory Usage: 374.910156 Mbytes
<CMD> saveDesign square_root_finder2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=375.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=375.1M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:52:41 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:52:41 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=375.2M, init mem=375.2M)
*info: Placed = 3550
*info: Unplaced = 0
Placement Density:81.03%(134979/166586)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=375.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (10) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=375.2M) ***
Start route 4 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=375.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu May 26 17:54:39 2016
#
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (166.650 301.560 M1) that is not on pin geometry(167.252 301.460). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (161.370 335.160 M1) that is not on pin geometry(160.562 335.265). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (140.910 303.240 M1) that is not on pin geometry(141.627 303.340). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (136.950 284.760 M1) that is not on pin geometry(137.757 284.865). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (128.370 289.800 M1) that is not on pin geometry(127.562 289.695). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N3 has logical connectivity at (107.250 289.800 M1) that is not on pin geometry(108.718 289.695). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk__L3_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (86.790 309.960 M1) that is not on pin geometry(85.983 309.855). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (86.790 299.880 M1) that is not on pin geometry(85.983 299.775). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (102.630 293.160 M1) that is not on pin geometry(104.008 293.260). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (86.130 284.760 M1) that is not on pin geometry(87.302 284.865). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (88.770 269.640 M1) that is not on pin geometry(89.282 269.535). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (52.470 274.680 M1) that is not on pin geometry(53.642 274.785). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (37.950 269.640 M1) that is not on pin geometry(38.462 269.535). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (26.730 279.720 M1) that is not on pin geometry(27.538 279.615). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N2 has logical connectivity at (29.370 279.720 M1) that is not on pin geometry(29.883 279.615). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk__L3_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk__L3_N1 has logical connectivity at (181.170 315.000 M1) that is not on pin geometry(182.343 315.105). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N1 has logical connectivity at (181.170 311.640 M1) that is not on pin geometry(181.773 311.540). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk__L3_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk__L3_N0 has logical connectivity at (32.670 339.640 M1) that is not on pin geometry(33.822 339.625). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk__L3_N0 has logical connectivity at (41.910 355.320 M1) that is not on pin geometry(43.377 355.425). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET clk__L3_N0 has logical connectivity at (15.510 355.320 M1) that is not on pin geometry(16.683 355.425). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (43.375 355.425) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (16.680 355.425) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (33.820 339.625) on METAL1 for NET clk__L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (181.770 311.540) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (182.340 315.105) on METAL1 for NET clk__L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (104.005 293.260) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (85.980 309.855) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (27.535 279.615) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (85.980 299.775) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (89.280 269.535) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (38.460 269.535) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (29.880 279.615) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (53.640 274.785) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (87.300 284.865) on METAL1 for NET clk__L3_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (141.625 303.340) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (167.250 301.460) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (137.755 284.865) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (160.560 335.265) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (127.560 289.695) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CK at (108.715 289.695) on METAL1 for NET clk__L3_N3. The NET is considered partially routed.
#4 routed nets are extracted.
#    4 (0.08%) extracted nets are partially routed.
#6 routed nets are imported.
#5065 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 5075.
#Number of eco nets is 4
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 17:54:39 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 17:54:39 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         756           0        1892    73.36%
#  Metal 2        V         657           0        1892     0.26%
#  Metal 3        H         756           0        1892     0.00%
#  Metal 4        V         657           0        1892     2.27%
#  Metal 5        H         744          12        1892     4.65%
#  --------------------------------------------------------------
#  Total                   3570       0.32%  9460    16.11%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1698 um.
#Total half perimeter of net bounding box = 936 um.
#Total wire length on LAYER METAL1 = 3 um.
#Total wire length on LAYER METAL2 = 65 um.
#Total wire length on LAYER METAL3 = 1043 um.
#Total wire length on LAYER METAL4 = 586 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 320
#Up-Via Summary (total 320):
#           
#-----------------------
#  Metal 1          113
#  Metal 2          109
#  Metal 3           98
#-----------------------
#                   320 
#
#Max overcon = 0 track.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 6.1% of the total area was rechecked for DRC, and 12.2% required routing.
#    number of violations = 0
#40.5% of the total area is being checked for drcs
#40.5% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 378.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 1658 um.
#Total half perimeter of net bounding box = 936 um.
#Total wire length on LAYER METAL1 = 4 um.
#Total wire length on LAYER METAL2 = 63 um.
#Total wire length on LAYER METAL3 = 1017 um.
#Total wire length on LAYER METAL4 = 575 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 323
#Up-Via Summary (total 323):
#           
#-----------------------
#  Metal 1          114
#  Metal 2          111
#  Metal 3           98
#-----------------------
#                   323 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 407.00 (Mb)
#Number of warnings = 45
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 17:54:40 2016
#

globalDetailRoute

#Start globalDetailRoute on Thu May 26 17:54:40 2016
#
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 26 17:54:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 26 17:54:41 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         756           0        1892    73.36%
#  Metal 2        V         657           0        1892     0.26%
#  Metal 3        H         756           0        1892     0.00%
#  Metal 4        V         657           0        1892     2.27%
#  Metal 5        H         744          12        1892     4.65%
#  --------------------------------------------------------------
#  Total                   3570       0.32%  9460    16.11%
#
#  10 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 377.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.21%)      2(0.11%)      2(0.11%)      1(0.05%)   (0.48%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      4(0.05%)      2(0.02%)      2(0.02%)      1(0.01%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 144025 um.
#Total half perimeter of net bounding box = 130963 um.
#Total wire length on LAYER METAL1 = 181 um.
#Total wire length on LAYER METAL2 = 50640 um.
#Total wire length on LAYER METAL3 = 68911 um.
#Total wire length on LAYER METAL4 = 20332 um.
#Total wire length on LAYER METAL5 = 3960 um.
#Total number of vias = 19304
#Up-Via Summary (total 19304):
#           
#-----------------------
#  Metal 1        10555
#  Metal 2         7738
#  Metal 3          932
#  Metal 4           79
#-----------------------
#                 19304 
#
#Max overcon = 4 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 379.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 60
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 152458 um.
#Total half perimeter of net bounding box = 130963 um.
#Total wire length on LAYER METAL1 = 5956 um.
#Total wire length on LAYER METAL2 = 54503 um.
#Total wire length on LAYER METAL3 = 69457 um.
#Total wire length on LAYER METAL4 = 18763 um.
#Total wire length on LAYER METAL5 = 3779 um.
#Total number of vias = 26421
#Up-Via Summary (total 26421):
#           
#-----------------------
#  Metal 1        13699
#  Metal 2        11502
#  Metal 3         1120
#  Metal 4          100
#-----------------------
#                 26421 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 152478 um.
#Total half perimeter of net bounding box = 130963 um.
#Total wire length on LAYER METAL1 = 5956 um.
#Total wire length on LAYER METAL2 = 54503 um.
#Total wire length on LAYER METAL3 = 69456 um.
#Total wire length on LAYER METAL4 = 18764 um.
#Total wire length on LAYER METAL5 = 3799 um.
#Total number of vias = 26485
#Up-Via Summary (total 26485):
#           
#-----------------------
#  Metal 1        13699
#  Metal 2        11502
#  Metal 3         1124
#  Metal 4          160
#-----------------------
#                 26485 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 2.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 2.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 407.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 26 17:54:55 2016
#
<CMD> saveDesign square_root_finder2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=377.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=377.7M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:55:34 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:55:34 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign square_root_finder2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=377.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=377.9M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:58:34 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:58:34 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign square_root_finder2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory square_root_finder2.enc.dat exists, rename it to square_root_finder2.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "square_root_finder2.enc.dat/square_root_finder.v.gz" ...
Saving clock tree spec file 'square_root_finder2.enc.dat/square_root_finder.ctstch' ...
Saving configuration ...
Saving preference file square_root_finder2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=378.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=378.2M) ***
Writing DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz', current time is Thu May 26 17:58:34 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'square_root_finder2.enc.dat/square_root_finder.def.gz' is written, current time is Thu May 26 17:58:34 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 378.258M, initial mem = 46.074M) ***
--- Ending "Encounter" (totcpu=0:03:01, real=0:43:15, mem=378.3M) ---
