/* Copyright (c) 2015 Cirrus Logic, Inc.
 * Copyright (C) 2021 XiaoMi, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef MSM_CIRRUS_PLAYBACK_H
#define MSM_CIRRUS_PLAYBACK_H
#define DEBUG
#include <linux/slab.h>
#include <sound/soc.h>
#include <dsp/apr_audio-v2.h>
#include <dsp/q6afe-v2.h>
#include <dsp/q6audio-v2.h>
#include <uapi/sound/msm-cirrus-playback.h>


#define MIN_CHAN_SWAP_SAMPLES	48
#define MAX_CHAN_SWAP_SAMPLES	9600
#define VOL_ATTN_MAX		0x7FFFFFFF
#define VOL_ATTN_18DB		257698038
#define VOL_ATTN_24DB		128849019

struct afe_cspl_state {
	void **apr;
	atomic_t *status;
	atomic_t *state;
	wait_queue_head_t *wait;
	int timeout_ms;
};

extern struct afe_cspl_state cspl_afe;

struct afe_custom_crus_set_config_v2_t {
	struct apr_hdr hdr;
	struct afe_port_cmd_set_param_v2 param;
	struct param_hdr_v2 data;
} __packed;

struct afe_custom_crus_get_config_v2_t {
	struct apr_hdr hdr;
	struct afe_port_cmd_get_param_v2 param;
	struct param_hdr_v2 data;
} __packed;

struct afe_custom_crus_set_config_t {
	struct apr_hdr hdr;
	struct afe_port_cmd_set_param_v3 param;
	struct param_hdr_v3 data;
} __packed;

struct afe_custom_crus_get_config_t {
	struct apr_hdr hdr;
	struct afe_port_cmd_get_param_v3 param;
	struct param_hdr_v3 data;
} __packed;

/* Payload struct for getting or setting one integer value from/to the DSP module */
struct crus_single_data_t {
	int32_t	value;
};

/* Payload struct for getting or setting two integer values from/to the DSP module */
struct crus_dual_data_t {
	int32_t data1;
	int32_t data2;
};

/* Payload struct for getting or setting three integer values from/to the DSP module */
struct crus_triple_data_t {
	int32_t data1;
	int32_t data2;
	int32_t data3;
};

/* Payload struct for setting the RX and TX use cases */
struct crus_rx_run_case_ctrl_t {
	int32_t value;
	int32_t status_l;
	int32_t checksum_l;
	int32_t z_l;
	int32_t status_r;
	int32_t checksum_r;
	int32_t z_r;
	int32_t atemp;
};

/* Payload struct for getting calibration result from DSP module */
struct cirrus_cal_result_t {
	int32_t status_l;
	int32_t checksum_l;
	int32_t z_l;
	int32_t status_r;
	int32_t checksum_r;
	int32_t z_r;
};

#define APR_CHUNK_SIZE		256

/* Payload struct for sending an external configuration string to the DSP
 * module
 */
struct crus_external_config_t {
	uint32_t total_size;
	uint32_t chunk_size;
	int32_t done;
	int32_t reserved;
	int32_t config;
	char data[APR_CHUNK_SIZE];
};
/* Payload struct for sending an external tuning transition string to the DSP
 * module
 */
struct crus_delta_config_t {
	uint32_t total_size;
	uint32_t chunk_size;
	int32_t done;
	int32_t index;
	int32_t reserved;
	int32_t config;
	char data[APR_CHUNK_SIZE];
};

struct crus_rx_temperature_t {
	uint32_t cal_status_l;
	uint32_t temp_r;
	uint32_t z_r;
	uint32_t temp_l;
	uint32_t z_l;
	uint32_t cal_status_r;
	uint32_t amb_temp_l;
	uint32_t excur_model_r;
	uint32_t excur_model_l;
	uint32_t cksum_r;
	uint32_t amb_temp_r;
	uint32_t cksum_l;
	uint32_t hp_status_l;
	uint32_t full_status_l;
	uint32_t hp_status_r;
	uint32_t full_status_r;
};

#define CONFIG_FILE_SIZE	128
#define PAYLOAD_FOLLOWS_CONFIG	4
#define MAX_TUNING_CONFIGS	4
#define MIN_CHAN_SWAP_SAMPLES	48
#define MAX_CHAN_SWAP_SAMPLES	9600
#define CRUS_MAX_BUFFER_SIZE	384

struct crus_control_t {
	struct device *device;
	int32_t q6afe_rev;
	int32_t copp_rev;
	bool afe_ena;
	bool copp_ena;
	bool afe_start;
	bool enable;
	bool prot_en;
	int32_t fb_port_index;
	int32_t fb_port;
	int32_t ff_port;
	int ch_sw_duration;
	int32_t ch_sw;
	int32_t vol_atten;
	atomic_t callback_wait;
	atomic_t count_wait;
	struct mutex param_lock;
	struct mutex sp_lock;
	int32_t* user_buffer;
	int32_t usecase;
	int32_t config;
	int32_t conf_sel;
	int32_t delta_sel;
	int32_t usecase_dt_count;
};

//extern int afe_apr_send_pkt_crus(void *data, int index, int set);

int crus_afe_callback(void* payload, int size);
void msm_crus_pb_add_controls(struct snd_soc_component *component);

#endif /* _MSM_CIRRUS_PLAYBACK_H */

