\hypertarget{cache__unit_8hh}{
\section{cpu/inorder/resources/cache\_\-unit.hh}
\label{cache__unit_8hh}\index{cpu/inorder/resources/cache\_\-unit.hh@{cpu/inorder/resources/cache\_\-unit.hh}}
}
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include \char`\"{}arch/tlb.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/hashmap.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}config/the\_\-isa.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/inorder/inorder\_\-dyn\_\-inst.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/inorder/pipeline\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/inorder/resource.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet\_\-access.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/port.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/InOrderCPU.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classCacheUnit}{CacheUnit}
\item 
class \hyperlink{classCacheUnitEvent}{CacheUnitEvent}
\item 
class \hyperlink{classCacheRequest}{CacheRequest}
\item 
class \hyperlink{classCacheReqPacket}{CacheReqPacket}
\end{DoxyCompactItemize}
\subsection*{型定義}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classCacheReqPacket}{CacheReqPacket} $\ast$ \hyperlink{cache__unit_8hh_aa87027cd980bef753db5680223be4acd}{CacheReqPktPtr}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{cache__unit_8hh_aa87027cd980bef753db5680223be4acd}{
\index{cache\_\-unit.hh@{cache\_\-unit.hh}!CacheReqPktPtr@{CacheReqPktPtr}}
\index{CacheReqPktPtr@{CacheReqPktPtr}!cache_unit.hh@{cache\_\-unit.hh}}
\subsubsection[{CacheReqPktPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf CacheReqPacket}$\ast$ {\bf CacheReqPktPtr}}}
\label{cache__unit_8hh_aa87027cd980bef753db5680223be4acd}
