// Seed: 3155510126
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  wire id_7;
  assign id_2 = 1 - 1;
  wand id_8;
  wire id_9;
  wire id_10;
  assign id_8 = 1;
  id_11(
      .id_0(1), .id_1(id_10), .id_2(id_8), .id_3(id_2)
  );
  wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply1 id_5,
    input wire id_6,
    output wand id_7,
    output tri0 id_8,
    output supply0 id_9
);
  assign id_3 = 1;
  module_0(
      id_2, id_6, id_1, id_5, id_5, id_6
  );
endmodule
