Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/FPGALab/product/Lab4/project/clk_gen_500hz_tb_isim_beh.exe -prj D:/FPGALab/product/Lab4/project/clk_gen_500hz_tb_beh.prj work.clk_gen_500hz_tb 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FPGALab/product/Lab4/project/../code/clk_gen_500hz.vhd" into library work
Parsing VHDL file "D:/FPGALab/product/Lab4/project/../code/clk_gen_500hz_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity clk_gen_500hz [\clk_gen_500hz(100000,50000)\]
Compiling architecture behavior of entity clk_gen_500hz_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/FPGALab/product/Lab4/project/clk_gen_500hz_tb_isim_beh.exe
Fuse Memory Usage: 34104 KB
Fuse CPU Usage: 311 ms
