// Seed: 4277207227
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output uwire id_2,
    output wire id_3
);
  assign id_1 = -1;
  logic id_5;
  ;
  assign id_0 = 1;
endmodule
module module_1 (
    output uwire id_0
    , id_22,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15
    , id_23,
    input tri1 id_16,
    input tri id_17,
    output wand id_18,
    output wire id_19,
    output wor id_20
);
  logic id_24;
  ;
  logic id_25, id_26;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_7
  );
  logic id_27, id_28;
  logic id_29;
  ;
  always
    if (1) begin : LABEL_0
      id_24 <= id_8;
    end
endmodule
