NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[14,0,3,"Module","Module"],[15,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[16,0,3,"Signals","Signals"],[17,0,5,"aresetn","aresetn"],[18,0,5,"rready","rready"],[19,0,5,"wready","wready"],[20,0,5,"wmem_wready","wmem_wready"],[21,0,5,"in_v","in_v"],[22,0,5,"in_wgt_v","in_wgt_v"],[23,0,5,"weights","weights"],[24,0,5,"in_wgt_packed","in_wgt_packed"],[25,0,5,"in_wgt_um","in_wgt_um"],[26,0,5,"in_mat","in_mat"],[27,0,5,"in_act","in_act"],[28,0,5,"mvau_beh","mvau_beh"],[29,0,5,"out_v","out_v"],[30,0,5,"out","out"],[31,0,5,"out_packed","out_packed"],[32,0,5,"test_count","test_count"],[33,0,5,"latency","latency"],[34,0,5,"sim_start","sim_start"],[35,0,5,"do_comp","do_comp"],[36,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[37,0,0,"CLK_GEN","CLK_GEN"],[38,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[39,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[40,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[41,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[42,0,2,"CALC_LATENCY","CALC_LATENCY"],[43,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[44,0,1,"Input Ready","Input_Ready"],[45,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[46,0,0,"Counters","Counters"],[47,0,0,"INP_GEN","INP_GEN"],[48,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[49,0,2,"INP_V_GEN","INP_V_GEN"],[50,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(4)"],[51,0,0,"Counters","Counters(2)"],[52,0,0,"WGT_GEN","WGT_GEN"],[53,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[54,0,2,"WGT_V_GEN","WGT_V_GEN"]]);