Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 20 14:59:22 2020
| Host         : DESKTOP-J7AHS51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file codebreaker_serial_top_timing_summary_routed.rpt -pb codebreaker_serial_top_timing_summary_routed.pb -rpx codebreaker_serial_top_timing_summary_routed.rpx -warn_on_violation
| Design       : codebreaker_serial_top
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.071        0.000                      0                  188        0.260        0.000                      0                  188        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.071        0.000                      0                  188        0.260        0.000                      0                  188        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.980ns (23.285%)  route 3.229ns (76.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.154     8.770    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I1_O)        0.148     8.918 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=5, routed)           0.543     9.461    stopwatch_inst/mod0/E[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.148     9.609 r  stopwatch_inst/mod0/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.468    10.077    stopwatch_inst/mod0/cnt[3]_i_1__1_n_0
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.707    15.337    stopwatch_inst/mod0/CLK
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[0]/C
                         clock pessimism              0.463    15.800    
                         clock uncertainty           -0.035    15.765    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.617    15.148    stopwatch_inst/mod0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.980ns (23.285%)  route 3.229ns (76.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.154     8.770    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I1_O)        0.148     8.918 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=5, routed)           0.543     9.461    stopwatch_inst/mod0/E[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.148     9.609 r  stopwatch_inst/mod0/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.468    10.077    stopwatch_inst/mod0/cnt[3]_i_1__1_n_0
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.707    15.337    stopwatch_inst/mod0/CLK
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[1]/C
                         clock pessimism              0.463    15.800    
                         clock uncertainty           -0.035    15.765    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.617    15.148    stopwatch_inst/mod0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.980ns (23.285%)  route 3.229ns (76.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.154     8.770    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I1_O)        0.148     8.918 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=5, routed)           0.543     9.461    stopwatch_inst/mod0/E[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.148     9.609 r  stopwatch_inst/mod0/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.468    10.077    stopwatch_inst/mod0/cnt[3]_i_1__1_n_0
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.707    15.337    stopwatch_inst/mod0/CLK
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[2]/C
                         clock pessimism              0.463    15.800    
                         clock uncertainty           -0.035    15.765    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.617    15.148    stopwatch_inst/mod0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.980ns (23.285%)  route 3.229ns (76.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.154     8.770    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I1_O)        0.148     8.918 r  stopwatch_inst/tenc/cnt[3]_i_2__2/O
                         net (fo=5, routed)           0.543     9.461    stopwatch_inst/mod0/E[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.148     9.609 r  stopwatch_inst/mod0/cnt[3]_i_1__1/O
                         net (fo=4, routed)           0.468    10.077    stopwatch_inst/mod0/cnt[3]_i_1__1_n_0
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.707    15.337    stopwatch_inst/mod0/CLK
    SLICE_X60Y32         FDRE                                         r  stopwatch_inst/mod0/cnt_reg[3]/C
                         clock pessimism              0.463    15.800    
                         clock uncertainty           -0.035    15.765    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.617    15.148    stopwatch_inst/mod0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.980ns (23.759%)  route 3.145ns (76.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.427     9.343    stopwatch_inst/mod3/cnt_reg[3]_1
    SLICE_X64Y32         LUT5 (Prop_lut5_I3_O)        0.148     9.491 r  stopwatch_inst/mod3/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.502     9.993    stopwatch_inst/mod3/cnt[3]_i_1__3_n_0
    SLICE_X64Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod3/CLK
    SLICE_X64Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
                         clock pessimism              0.491    15.829    
                         clock uncertainty           -0.035    15.794    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.617    15.177    stopwatch_inst/mod3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.980ns (23.759%)  route 3.145ns (76.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.427     9.343    stopwatch_inst/mod3/cnt_reg[3]_1
    SLICE_X64Y32         LUT5 (Prop_lut5_I3_O)        0.148     9.491 r  stopwatch_inst/mod3/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.502     9.993    stopwatch_inst/mod3/cnt[3]_i_1__3_n_0
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod3/CLK
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/C
                         clock pessimism              0.491    15.829    
                         clock uncertainty           -0.035    15.794    
    SLICE_X65Y32         FDRE (Setup_fdre_C_R)       -0.518    15.276    stopwatch_inst/mod3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.980ns (23.759%)  route 3.145ns (76.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.427     9.343    stopwatch_inst/mod3/cnt_reg[3]_1
    SLICE_X64Y32         LUT5 (Prop_lut5_I3_O)        0.148     9.491 r  stopwatch_inst/mod3/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.502     9.993    stopwatch_inst/mod3/cnt[3]_i_1__3_n_0
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod3/CLK
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/C
                         clock pessimism              0.491    15.829    
                         clock uncertainty           -0.035    15.794    
    SLICE_X65Y32         FDRE (Setup_fdre_C_R)       -0.518    15.276    stopwatch_inst/mod3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.980ns (23.759%)  route 3.145ns (76.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.427     9.343    stopwatch_inst/mod3/cnt_reg[3]_1
    SLICE_X64Y32         LUT5 (Prop_lut5_I3_O)        0.148     9.491 r  stopwatch_inst/mod3/cnt[3]_i_1__3/O
                         net (fo=4, routed)           0.502     9.993    stopwatch_inst/mod3/cnt[3]_i_1__3_n_0
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod3/CLK
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/C
                         clock pessimism              0.491    15.829    
                         clock uncertainty           -0.035    15.794    
    SLICE_X65Y32         FDRE (Setup_fdre_C_R)       -0.518    15.276    stopwatch_inst/mod3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod2/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.988ns (24.390%)  route 3.063ns (75.610%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.509     9.425    stopwatch_inst/mod1/cnt_reg[0]_1
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.156     9.581 r  stopwatch_inst/mod1/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.339     9.919    stopwatch_inst/mod2/E[0]
    SLICE_X61Y33         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod2/CLK
    SLICE_X61Y33         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[0]/C
                         clock pessimism              0.463    15.801    
                         clock uncertainty           -0.035    15.766    
    SLICE_X61Y33         FDRE (Setup_fdre_C_CE)      -0.558    15.208    stopwatch_inst/mod2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 stopwatch_inst/tenc/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod2/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.988ns (24.390%)  route 3.063ns (75.610%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 15.338 - 10.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.913     5.868    stopwatch_inst/tenc/CLK
    SLICE_X62Y37         FDRE                                         r  stopwatch_inst/tenc/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.536     6.404 r  stopwatch_inst/tenc/count_reg[18]/Q
                         net (fo=3, routed)           1.064     7.468    stopwatch_inst/tenc/count_reg[18]
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.148     7.616 f  stopwatch_inst/tenc/cnt[3]_i_5/O
                         net (fo=2, routed)           1.152     8.768    stopwatch_inst/tenc/cnt[3]_i_5_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.148     8.916 r  stopwatch_inst/tenc/cnt[3]_i_2__4/O
                         net (fo=9, routed)           0.509     9.425    stopwatch_inst/mod1/cnt_reg[0]_1
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.156     9.581 r  stopwatch_inst/mod1/cnt[3]_i_2__1/O
                         net (fo=4, routed)           0.339     9.919    stopwatch_inst/mod2/E[0]
    SLICE_X61Y33         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708    15.338    stopwatch_inst/mod2/CLK
    SLICE_X61Y33         FDRE                                         r  stopwatch_inst/mod2/cnt_reg[1]/C
                         clock pessimism              0.463    15.801    
                         clock uncertainty           -0.035    15.766    
    SLICE_X61Y33         FDRE (Setup_fdre_C_CE)      -0.558    15.208    stopwatch_inst/mod2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  5.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CharDrawer_inst/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.255ns (63.656%)  route 0.146ns (36.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    CharDrawer_inst/CLK
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.193     1.932 r  CharDrawer_inst/FSM_onehot_cs_reg[1]/Q
                         net (fo=5, routed)           0.146     2.078    CharDrawer_inst/TX/baudTimer/FSM_onehot_cs_reg[1][0]
    SLICE_X59Y39         LUT4 (Prop_lut4_I2_O)        0.062     2.140 r  CharDrawer_inst/TX/baudTimer/FSM_onehot_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.140    CharDrawer_inst/TX/baudTimer_n_2
    SLICE_X59Y39         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.128     2.360    CharDrawer_inst/TX/CLK
    SLICE_X59Y39         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.604     1.756    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.124     1.880    CharDrawer_inst/TX/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Codebreaker_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.305ns (76.656%)  route 0.093ns (23.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    Codebreaker_inst/CLK
    SLICE_X58Y38         FDRE                                         r  Codebreaker_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.177     1.916 r  Codebreaker_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=5, routed)           0.093     2.009    Codebreaker_inst/cs[0]
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.128     2.137 r  Codebreaker_inst/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.137    Codebreaker_inst/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X58Y38         FDRE                                         r  Codebreaker_inst/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.128     2.360    Codebreaker_inst/CLK
    SLICE_X58Y38         FDRE                                         r  Codebreaker_inst/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.621     1.739    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.126     1.865    Codebreaker_inst/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.304ns (75.941%)  route 0.096ns (24.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    CharDrawer_inst/TX/CLK
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.177     1.916 f  CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/Q
                         net (fo=7, routed)           0.096     2.013    CharDrawer_inst/TX/FSM_onehot_cs_reg_n_0_[5]
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.127     2.140 r  CharDrawer_inst/TX/FSM_onehot_cs[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.140    CharDrawer_inst/TX_n_2
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.128     2.360    CharDrawer_inst/CLK
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[3]/C
                         clock pessimism             -0.621     1.739    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.126     1.865    CharDrawer_inst/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.286ns (65.658%)  route 0.150ns (34.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    stopwatch_inst/mod3/CLK
    SLICE_X64Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.223     1.962 r  stopwatch_inst/mod3/cnt_reg[0]/Q
                         net (fo=6, routed)           0.150     2.112    stopwatch_inst/mod3/Q[0]
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.063     2.175 r  stopwatch_inst/mod3/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.175    stopwatch_inst/mod3/p_0_in__4[2]
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.125     2.357    stopwatch_inst/mod3/CLK
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/C
                         clock pessimism             -0.601     1.756    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.140     1.896    stopwatch_inst/mod3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.285ns (65.579%)  route 0.150ns (34.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    stopwatch_inst/mod3/CLK
    SLICE_X64Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.223     1.962 r  stopwatch_inst/mod3/cnt_reg[0]/Q
                         net (fo=6, routed)           0.150     2.112    stopwatch_inst/mod3/Q[0]
    SLICE_X65Y32         LUT2 (Prop_lut2_I0_O)        0.062     2.174 r  stopwatch_inst/mod3/cnt[1]_i_1__4/O
                         net (fo=1, routed)           0.000     2.174    stopwatch_inst/mod3/p_0_in__4[1]
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.125     2.357    stopwatch_inst/mod3/CLK
    SLICE_X65Y32         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[1]/C
                         clock pessimism             -0.601     1.756    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.124     1.880    stopwatch_inst/mod3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.255ns (59.954%)  route 0.170ns (40.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.808     1.740    CharDrawer_inst/TX/CLK
    SLICE_X58Y41         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.193     1.933 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/Q
                         net (fo=3, routed)           0.170     2.104    CharDrawer_inst/TX/bitCounter/Q[2]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.062     2.166 r  CharDrawer_inst/TX/bitCounter/FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.166    CharDrawer_inst/TX/bitCounter_n_0
    SLICE_X58Y41         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.129     2.361    CharDrawer_inst/TX/CLK
    SLICE_X58Y41         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
                         clock pessimism             -0.621     1.740    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.126     1.866    CharDrawer_inst/TX/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CharDrawer_inst/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.255ns (55.138%)  route 0.207ns (44.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    CharDrawer_inst/CLK
    SLICE_X58Y38         FDSE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDSE (Prop_fdse_C_Q)         0.193     1.932 r  CharDrawer_inst/FSM_onehot_cs_reg[0]/Q
                         net (fo=3, routed)           0.207     2.140    CharDrawer_inst/TX/FSM_onehot_cs_reg[3]_0[0]
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.062     2.202 r  CharDrawer_inst/TX/FSM_onehot_cs[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.202    CharDrawer_inst/TX_n_4
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.128     2.360    CharDrawer_inst/CLK
    SLICE_X58Y39         FDRE                                         r  CharDrawer_inst/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.601     1.759    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.124     1.883    CharDrawer_inst/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.255ns (54.145%)  route 0.216ns (45.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.807     1.739    CharDrawer_inst/TX/CLK
    SLICE_X59Y39         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.193     1.932 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/Q
                         net (fo=4, routed)           0.216     2.148    CharDrawer_inst/TX/bitCounter/Q[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.062     2.210 r  CharDrawer_inst/TX/bitCounter/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.210    CharDrawer_inst/TX/bitCounter_n_1
    SLICE_X58Y41         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.129     2.361    CharDrawer_inst/TX/CLK
    SLICE_X58Y41         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.601     1.760    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.124     1.884    CharDrawer_inst/TX/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 SSC/count_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSC/count_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.346ns (73.227%)  route 0.127ns (26.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.801     1.733    SSC/CLK
    SLICE_X63Y26         FDRE                                         r  SSC/count_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.193     1.926 r  SSC/count_val_reg[2]/Q
                         net (fo=1, routed)           0.127     2.053    SSC/count_val_reg_n_0_[2]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.206 r  SSC/count_val_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.206    SSC/count_val_reg[0]_i_1_n_5
    SLICE_X63Y26         FDRE                                         r  SSC/count_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.118     2.350    SSC/CLK
    SLICE_X63Y26         FDRE                                         r  SSC/count_val_reg[2]/C
                         clock pessimism             -0.617     1.733    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.143     1.876    SSC/count_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 SSC/count_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSC/count_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.346ns (73.227%)  route 0.127ns (26.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.804     1.736    SSC/CLK
    SLICE_X63Y29         FDRE                                         r  SSC/count_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.193     1.929 r  SSC/count_val_reg[14]/Q
                         net (fo=1, routed)           0.127     2.056    SSC/count_val_reg_n_0_[14]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.209 r  SSC/count_val_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.209    SSC/count_val_reg[12]_i_1_n_5
    SLICE_X63Y29         FDRE                                         r  SSC/count_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.122     2.354    SSC/CLK
    SLICE_X63Y29         FDRE                                         r  SSC/count_val_reg[14]/C
                         clock pessimism             -0.618     1.736    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.143     1.879    SSC/count_val_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   CharDrawer_inst/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   CharDrawer_inst/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   CharDrawer_inst/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y39   CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   SSC/count_val_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   SSC/count_val_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SSC/count_val_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SSC/count_val_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SSC/count_val_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SSC/count_val_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   SSC/count_val_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   SSC/count_val_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   SSC/count_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   SSC/count_val_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CharDrawer_inst/TX/baudTimer/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CharDrawer_inst/TX/baudTimer/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CharDrawer_inst/TX/baudTimer/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CharDrawer_inst/TX/baudTimer/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   SSC/count_val_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   SSC/count_val_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   SSC/count_val_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   SSC/count_val_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   SSC/count_val_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   stopwatch_inst/mod0/cnt_reg[0]/C



