{"vcs1":{"timestamp_begin":1745159807.796710237, "rt":7.37, "ut":7.41, "st":0.49}}
{"vcselab":{"timestamp_begin":1745159815.249171581, "rt":0.30, "ut":0.19, "st":0.11}}
{"link":{"timestamp_begin":1745159815.614472677, "rt":0.34, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745159807.179580427}
{"VCS_COMP_START_TIME": 1745159807.179580427}
{"VCS_COMP_END_TIME": 1745159816.098640135}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475828}}
{"vcselab": {"peak_mem": 166728}}
