

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Thu Apr  3 20:02:11 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_CacheFilterCoeffs
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + LOOP_Conv          |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_60_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 9 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 29 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul118 = alloca i32 1"   --->   Operation 34 'alloca' 'phi_mul118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 35 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 36 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 37 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 38 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 39 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 40 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 41 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 42 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 43 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 44 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 45 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 46 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 47 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%coeff_cache = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 49 'alloca' 'coeff_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%coeff_cache_1 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 50 'alloca' 'coeff_cache_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%coeff_cache_2 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 51 'alloca' 'coeff_cache_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%coeff_cache_3 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 52 'alloca' 'coeff_cache_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%coeff_cache_4 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 53 'alloca' 'coeff_cache_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%coeff_cache_5 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 54 'alloca' 'coeff_cache_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%coeff_cache_6 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 55 'alloca' 'coeff_cache_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%coeff_cache_7 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 56 'alloca' 'coeff_cache_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%coeff_cache_8 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 57 'alloca' 'coeff_cache_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%coeff_cache_9 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 58 'alloca' 'coeff_cache_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%coeff_cache_10 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 59 'alloca' 'coeff_cache_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%coeff_cache_11 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 60 'alloca' 'coeff_cache_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%coeff_cache_12 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 61 'alloca' 'coeff_cache_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%coeff_cache_13 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 62 'alloca' 'coeff_cache_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%coeff_cache_14 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 63 'alloca' 'coeff_cache_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%coeff_cache_15 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 64 'alloca' 'coeff_cache_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%coeff_cache_16 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 65 'alloca' 'coeff_cache_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%coeff_cache_17 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 66 'alloca' 'coeff_cache_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%coeff_cache_18 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 67 'alloca' 'coeff_cache_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%coeff_cache_19 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 68 'alloca' 'coeff_cache_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%coeff_cache_20 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 69 'alloca' 'coeff_cache_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%coeff_cache_21 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 70 'alloca' 'coeff_cache_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%coeff_cache_22 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 71 'alloca' 'coeff_cache_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%coeff_cache_23 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 72 'alloca' 'coeff_cache_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%coeff_cache_24 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 73 'alloca' 'coeff_cache_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%coeff_cache_25 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 74 'alloca' 'coeff_cache_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%coeff_cache_26 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 75 'alloca' 'coeff_cache_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%coeff_cache_27 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 76 'alloca' 'coeff_cache_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%coeff_cache_28 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 77 'alloca' 'coeff_cache_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%coeff_cache_29 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 78 'alloca' 'coeff_cache_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%coeff_cache_30 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 79 'alloca' 'coeff_cache_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%coeff_cache_31 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 80 'alloca' 'coeff_cache_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%coeff_cache_32 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 81 'alloca' 'coeff_cache_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%coeff_cache_33 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 82 'alloca' 'coeff_cache_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%coeff_cache_34 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 83 'alloca' 'coeff_cache_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%coeff_cache_35 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 84 'alloca' 'coeff_cache_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%coeff_cache_36 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 85 'alloca' 'coeff_cache_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%coeff_cache_37 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 86 'alloca' 'coeff_cache_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%coeff_cache_38 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 87 'alloca' 'coeff_cache_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%coeff_cache_39 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 88 'alloca' 'coeff_cache_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%coeff_cache_40 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 89 'alloca' 'coeff_cache_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%coeff_cache_41 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 90 'alloca' 'coeff_cache_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%coeff_cache_42 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 91 'alloca' 'coeff_cache_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%coeff_cache_43 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 92 'alloca' 'coeff_cache_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%coeff_cache_44 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 93 'alloca' 'coeff_cache_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%coeff_cache_45 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 94 'alloca' 'coeff_cache_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%coeff_cache_46 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 95 'alloca' 'coeff_cache_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%coeff_cache_47 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 96 'alloca' 'coeff_cache_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%coeff_cache_48 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 97 'alloca' 'coeff_cache_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%coeff_cache_49 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 98 'alloca' 'coeff_cache_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%coeff_cache_50 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 99 'alloca' 'coeff_cache_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%coeff_cache_51 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 100 'alloca' 'coeff_cache_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%coeff_cache_52 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 101 'alloca' 'coeff_cache_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%coeff_cache_53 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 102 'alloca' 'coeff_cache_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%coeff_cache_54 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 103 'alloca' 'coeff_cache_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%coeff_cache_55 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 104 'alloca' 'coeff_cache_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%coeff_cache_56 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 105 'alloca' 'coeff_cache_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%coeff_cache_57 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 106 'alloca' 'coeff_cache_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%coeff_cache_58 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 107 'alloca' 'coeff_cache_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%coeff_cache_59 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 108 'alloca' 'coeff_cache_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%coeff_cache_60 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 109 'alloca' 'coeff_cache_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%coeff_cache_61 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 110 'alloca' 'coeff_cache_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%coeff_cache_62 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 111 'alloca' 'coeff_cache_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%coeff_cache_63 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 112 'alloca' 'coeff_cache_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%coeff_cache_64 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 113 'alloca' 'coeff_cache_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%coeff_cache_65 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 114 'alloca' 'coeff_cache_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%coeff_cache_66 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 115 'alloca' 'coeff_cache_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%coeff_cache_67 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 116 'alloca' 'coeff_cache_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%coeff_cache_68 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 117 'alloca' 'coeff_cache_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%coeff_cache_69 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 118 'alloca' 'coeff_cache_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%coeff_cache_70 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 119 'alloca' 'coeff_cache_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%coeff_cache_71 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 120 'alloca' 'coeff_cache_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%coeff_cache_72 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 121 'alloca' 'coeff_cache_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%coeff_cache_73 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 122 'alloca' 'coeff_cache_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%coeff_cache_74 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 123 'alloca' 'coeff_cache_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%coeff_cache_75 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 124 'alloca' 'coeff_cache_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%coeff_cache_76 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 125 'alloca' 'coeff_cache_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%coeff_cache_77 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 126 'alloca' 'coeff_cache_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%coeff_cache_78 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 127 'alloca' 'coeff_cache_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%coeff_cache_79 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 128 'alloca' 'coeff_cache_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%coeff_cache_80 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 129 'alloca' 'coeff_cache_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%coeff_cache_81 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 130 'alloca' 'coeff_cache_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%coeff_cache_82 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 131 'alloca' 'coeff_cache_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%coeff_cache_83 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 132 'alloca' 'coeff_cache_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%coeff_cache_84 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 133 'alloca' 'coeff_cache_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%coeff_cache_85 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 134 'alloca' 'coeff_cache_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%coeff_cache_86 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 135 'alloca' 'coeff_cache_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%coeff_cache_87 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 136 'alloca' 'coeff_cache_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%coeff_cache_88 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 137 'alloca' 'coeff_cache_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%coeff_cache_89 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 138 'alloca' 'coeff_cache_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%coeff_cache_90 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 139 'alloca' 'coeff_cache_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%coeff_cache_91 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 140 'alloca' 'coeff_cache_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%coeff_cache_92 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 141 'alloca' 'coeff_cache_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%coeff_cache_93 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 142 'alloca' 'coeff_cache_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%coeff_cache_94 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 143 'alloca' 'coeff_cache_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%coeff_cache_95 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 144 'alloca' 'coeff_cache_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%coeff_cache_96 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 145 'alloca' 'coeff_cache_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%coeff_cache_97 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 146 'alloca' 'coeff_cache_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%coeff_cache_98 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 147 'alloca' 'coeff_cache_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%coeff_cache_99 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 148 'alloca' 'coeff_cache_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%coeff_cache_100 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 149 'alloca' 'coeff_cache_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%coeff_cache_101 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 150 'alloca' 'coeff_cache_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%coeff_cache_102 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 151 'alloca' 'coeff_cache_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%coeff_cache_103 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 152 'alloca' 'coeff_cache_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%coeff_cache_104 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 153 'alloca' 'coeff_cache_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%coeff_cache_105 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 154 'alloca' 'coeff_cache_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%coeff_cache_106 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 155 'alloca' 'coeff_cache_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%coeff_cache_107 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 156 'alloca' 'coeff_cache_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%coeff_cache_108 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 157 'alloca' 'coeff_cache_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%coeff_cache_109 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 158 'alloca' 'coeff_cache_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%coeff_cache_110 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 159 'alloca' 'coeff_cache_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%coeff_cache_111 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 160 'alloca' 'coeff_cache_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%coeff_cache_112 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 161 'alloca' 'coeff_cache_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%coeff_cache_113 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 162 'alloca' 'coeff_cache_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%coeff_cache_114 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 163 'alloca' 'coeff_cache_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%coeff_cache_115 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 164 'alloca' 'coeff_cache_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%coeff_cache_116 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 165 'alloca' 'coeff_cache_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%coeff_cache_117 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 166 'alloca' 'coeff_cache_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%coeff_cache_118 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 167 'alloca' 'coeff_cache_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%coeff_cache_119 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 168 'alloca' 'coeff_cache_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%coeff_cache_120 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 169 'alloca' 'coeff_cache_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%coeff_cache_121 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 170 'alloca' 'coeff_cache_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%coeff_cache_122 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 171 'alloca' 'coeff_cache_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%coeff_cache_123 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 172 'alloca' 'coeff_cache_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%coeff_cache_124 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 173 'alloca' 'coeff_cache_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%coeff_cache_125 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 174 'alloca' 'coeff_cache_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%coeff_cache_126 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 175 'alloca' 'coeff_cache_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%coeff_cache_127 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 176 'alloca' 'coeff_cache_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%coeff_cache_128 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 177 'alloca' 'coeff_cache_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%coeff_cache_129 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 178 'alloca' 'coeff_cache_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%coeff_cache_130 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 179 'alloca' 'coeff_cache_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%coeff_cache_131 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 180 'alloca' 'coeff_cache_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%coeff_cache_132 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 181 'alloca' 'coeff_cache_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%coeff_cache_133 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 182 'alloca' 'coeff_cache_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%coeff_cache_134 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 183 'alloca' 'coeff_cache_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%coeff_cache_135 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 184 'alloca' 'coeff_cache_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%coeff_cache_136 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 185 'alloca' 'coeff_cache_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%coeff_cache_137 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 186 'alloca' 'coeff_cache_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%coeff_cache_138 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 187 'alloca' 'coeff_cache_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%coeff_cache_139 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 188 'alloca' 'coeff_cache_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%coeff_cache_140 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 189 'alloca' 'coeff_cache_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%coeff_cache_141 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 190 'alloca' 'coeff_cache_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%coeff_cache_142 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 191 'alloca' 'coeff_cache_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%coeff_cache_143 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 192 'alloca' 'coeff_cache_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%coeff_cache_144 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 193 'alloca' 'coeff_cache_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%coeff_cache_145 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 194 'alloca' 'coeff_cache_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%coeff_cache_146 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 195 'alloca' 'coeff_cache_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%coeff_cache_147 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 196 'alloca' 'coeff_cache_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%coeff_cache_148 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 197 'alloca' 'coeff_cache_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%coeff_cache_149 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 198 'alloca' 'coeff_cache_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%coeff_cache_150 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 199 'alloca' 'coeff_cache_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%coeff_cache_151 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 200 'alloca' 'coeff_cache_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%coeff_cache_152 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 201 'alloca' 'coeff_cache_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%coeff_cache_153 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 202 'alloca' 'coeff_cache_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%coeff_cache_154 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 203 'alloca' 'coeff_cache_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%coeff_cache_155 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 204 'alloca' 'coeff_cache_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%coeff_cache_156 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 205 'alloca' 'coeff_cache_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%coeff_cache_157 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 206 'alloca' 'coeff_cache_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%coeff_cache_158 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 207 'alloca' 'coeff_cache_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%coeff_cache_159 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 208 'alloca' 'coeff_cache_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%coeff_cache_160 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 209 'alloca' 'coeff_cache_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%coeff_cache_161 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 210 'alloca' 'coeff_cache_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%coeff_cache_162 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 211 'alloca' 'coeff_cache_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%coeff_cache_163 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 212 'alloca' 'coeff_cache_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%coeff_cache_164 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 213 'alloca' 'coeff_cache_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%coeff_cache_165 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 214 'alloca' 'coeff_cache_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%coeff_cache_166 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 215 'alloca' 'coeff_cache_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%coeff_cache_167 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 216 'alloca' 'coeff_cache_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%coeff_cache_168 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 217 'alloca' 'coeff_cache_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%coeff_cache_169 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 218 'alloca' 'coeff_cache_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%coeff_cache_170 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 219 'alloca' 'coeff_cache_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%coeff_cache_171 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 220 'alloca' 'coeff_cache_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%coeff_cache_172 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 221 'alloca' 'coeff_cache_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%coeff_cache_173 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 222 'alloca' 'coeff_cache_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%coeff_cache_174 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 223 'alloca' 'coeff_cache_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%coeff_cache_175 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 224 'alloca' 'coeff_cache_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%coeff_cache_176 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 225 'alloca' 'coeff_cache_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%coeff_cache_177 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 226 'alloca' 'coeff_cache_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%coeff_cache_178 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 227 'alloca' 'coeff_cache_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%coeff_cache_179 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 228 'alloca' 'coeff_cache_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%coeff_cache_180 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 229 'alloca' 'coeff_cache_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%coeff_cache_181 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 230 'alloca' 'coeff_cache_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%coeff_cache_182 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 231 'alloca' 'coeff_cache_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%coeff_cache_183 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 232 'alloca' 'coeff_cache_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%coeff_cache_184 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 233 'alloca' 'coeff_cache_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%coeff_cache_185 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 234 'alloca' 'coeff_cache_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%coeff_cache_186 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 235 'alloca' 'coeff_cache_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%coeff_cache_187 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 236 'alloca' 'coeff_cache_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%coeff_cache_188 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 237 'alloca' 'coeff_cache_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%coeff_cache_189 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 238 'alloca' 'coeff_cache_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%coeff_cache_190 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 239 'alloca' 'coeff_cache_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%coeff_cache_191 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 240 'alloca' 'coeff_cache_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%coeff_cache_192 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 241 'alloca' 'coeff_cache_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%coeff_cache_193 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 242 'alloca' 'coeff_cache_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%coeff_cache_194 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 243 'alloca' 'coeff_cache_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%coeff_cache_195 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 244 'alloca' 'coeff_cache_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%coeff_cache_196 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 245 'alloca' 'coeff_cache_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%coeff_cache_197 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 246 'alloca' 'coeff_cache_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%coeff_cache_198 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 247 'alloca' 'coeff_cache_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%coeff_cache_199 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 248 'alloca' 'coeff_cache_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%coeff_cache_200 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 249 'alloca' 'coeff_cache_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%coeff_cache_201 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 250 'alloca' 'coeff_cache_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%coeff_cache_202 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 251 'alloca' 'coeff_cache_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%coeff_cache_203 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 252 'alloca' 'coeff_cache_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%coeff_cache_204 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 253 'alloca' 'coeff_cache_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%coeff_cache_205 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 254 'alloca' 'coeff_cache_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%coeff_cache_206 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 255 'alloca' 'coeff_cache_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%coeff_cache_207 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 256 'alloca' 'coeff_cache_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%coeff_cache_208 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 257 'alloca' 'coeff_cache_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%coeff_cache_209 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 258 'alloca' 'coeff_cache_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%coeff_cache_210 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 259 'alloca' 'coeff_cache_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%coeff_cache_211 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 260 'alloca' 'coeff_cache_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%coeff_cache_212 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 261 'alloca' 'coeff_cache_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%coeff_cache_213 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 262 'alloca' 'coeff_cache_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%coeff_cache_214 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 263 'alloca' 'coeff_cache_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%coeff_cache_215 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 264 'alloca' 'coeff_cache_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%coeff_cache_216 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 265 'alloca' 'coeff_cache_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%coeff_cache_217 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 266 'alloca' 'coeff_cache_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%coeff_cache_218 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 267 'alloca' 'coeff_cache_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%coeff_cache_219 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 268 'alloca' 'coeff_cache_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%coeff_cache_220 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 269 'alloca' 'coeff_cache_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%coeff_cache_221 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 270 'alloca' 'coeff_cache_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%coeff_cache_222 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 271 'alloca' 'coeff_cache_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%coeff_cache_223 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 272 'alloca' 'coeff_cache_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%coeff_cache_224 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 273 'alloca' 'coeff_cache_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%coeff_cache_225 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 274 'alloca' 'coeff_cache_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%coeff_cache_226 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 275 'alloca' 'coeff_cache_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%coeff_cache_227 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 276 'alloca' 'coeff_cache_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%coeff_cache_228 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 277 'alloca' 'coeff_cache_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%coeff_cache_229 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 278 'alloca' 'coeff_cache_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%coeff_cache_230 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 279 'alloca' 'coeff_cache_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%coeff_cache_231 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 280 'alloca' 'coeff_cache_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%coeff_cache_232 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 281 'alloca' 'coeff_cache_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%coeff_cache_233 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 282 'alloca' 'coeff_cache_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%coeff_cache_234 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 283 'alloca' 'coeff_cache_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%coeff_cache_235 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 284 'alloca' 'coeff_cache_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%coeff_cache_236 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 285 'alloca' 'coeff_cache_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%coeff_cache_237 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 286 'alloca' 'coeff_cache_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%coeff_cache_238 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 287 'alloca' 'coeff_cache_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%coeff_cache_239 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 288 'alloca' 'coeff_cache_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%coeff_cache_240 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 289 'alloca' 'coeff_cache_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%coeff_cache_241 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 290 'alloca' 'coeff_cache_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%coeff_cache_242 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 291 'alloca' 'coeff_cache_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%coeff_cache_243 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 292 'alloca' 'coeff_cache_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%coeff_cache_244 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 293 'alloca' 'coeff_cache_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%coeff_cache_245 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 294 'alloca' 'coeff_cache_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%coeff_cache_246 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 295 'alloca' 'coeff_cache_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%coeff_cache_247 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 296 'alloca' 'coeff_cache_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%coeff_cache_248 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 297 'alloca' 'coeff_cache_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%coeff_cache_249 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 298 'alloca' 'coeff_cache_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%coeff_cache_250 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 299 'alloca' 'coeff_cache_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%coeff_cache_251 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 300 'alloca' 'coeff_cache_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%coeff_cache_252 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 301 'alloca' 'coeff_cache_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%coeff_cache_253 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 302 'alloca' 'coeff_cache_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%coeff_cache_254 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 303 'alloca' 'coeff_cache_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%coeff_cache_255 = alloca i64 1" [HLS/conv2d.cpp:39]   --->   Operation 304 'alloca' 'coeff_cache_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %iFilter_V" [HLS/conv2d.cpp:38]   --->   Operation 305 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 306 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 0, i62 %phi_mul" [HLS/conv2d.cpp:38]   --->   Operation 306 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 307 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 0, i62 %phi_mul118" [HLS/conv2d.cpp:38]   --->   Operation 307 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %convHeight_read" [HLS/conv2d.cpp:17]   --->   Operation 308 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i32 %convWidth_read" [HLS/conv2d.cpp:17]   --->   Operation 309 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS/conv2d.cpp:17]   --->   Operation 310 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 311 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS/conv2d.cpp:17]   --->   Operation 311 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %numChannels_read" [HLS/conv2d.cpp:17]   --->   Operation 312 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i64 %mul_ln17" [HLS/conv2d.cpp:17]   --->   Operation 313 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [5/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS/conv2d.cpp:17]   --->   Operation 314 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 315 [4/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS/conv2d.cpp:17]   --->   Operation 315 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 316 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 317 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 318 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (2.47ns)   --->   "%cmp_i5161186 = icmp_ne  i32 %convHeight_read, i32 0"   --->   Operation 319 'icmp' 'cmp_i5161186' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS/conv2d.cpp:38]   --->   Operation 320 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS/conv2d.cpp:39]   --->   Operation 321 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [3/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS/conv2d.cpp:17]   --->   Operation 322 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 323 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS/conv2d.cpp:38]   --->   Operation 323 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS/conv2d.cpp:39]   --->   Operation 324 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [2/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS/conv2d.cpp:17]   --->   Operation 325 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [HLS/conv2d.cpp:17]   --->   Operation 326 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_21, void @empty_18, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_22, i32 4294967295, i32 0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 337 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 343 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_6, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 346 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 349 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 355 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 359 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (2.55ns)   --->   "%sub_i_i311 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 360 'add' 'sub_i_i311' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (2.47ns)   --->   "%cmp_i5111184 = icmp_ne  i32 %convWidth_read, i32 0"   --->   Operation 361 'icmp' 'cmp_i5111184' <Predicate = (cmp_i5161186)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [1/1] (2.48ns)   --->   "%cmp_i2881201 = icmp_sgt  i33 %sub_i_i311, i33 0"   --->   Operation 362 'icmp' 'cmp_i2881201' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %inputHeight_read" [HLS/conv2d.cpp:38]   --->   Operation 363 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (2.55ns)   --->   "%add_ln38 = add i33 %zext_ln38, i33 8589934590" [HLS/conv2d.cpp:38]   --->   Operation 364 'add' 'add_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i33 %add_ln38" [HLS/conv2d.cpp:38]   --->   Operation 365 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i33 %sub_i_i311" [HLS/conv2d.cpp:38]   --->   Operation 366 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0" [HLS/conv2d.cpp:38]   --->   Operation 367 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i34 %shl_ln" [HLS/conv2d.cpp:38]   --->   Operation 368 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (2.63ns)   --->   "%add_ln38_1 = add i35 %zext_ln38_1, i35 34359738360" [HLS/conv2d.cpp:38]   --->   Operation 369 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i35 %add_ln38_1" [HLS/conv2d.cpp:45]   --->   Operation 370 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%trunc_ln45 = trunc i62 %mul_ln38" [HLS/conv2d.cpp:45]   --->   Operation 371 'trunc' 'trunc_ln45' <Predicate = (cmp_i5161186)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln45 = select i1 %cmp_i5111184, i32 %trunc_ln45, i32 0" [HLS/conv2d.cpp:45]   --->   Operation 372 'select' 'select_ln45' <Predicate = (cmp_i5161186)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty = select i1 %cmp_i5161186, i32 %select_ln45, i32 0" [HLS/conv2d.cpp:45]   --->   Operation 373 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 374 [1/1] (2.55ns)   --->   "%add_ln60 = add i32 %inputWidth_read, i32 4294967294" [HLS/conv2d.cpp:60]   --->   Operation 374 'add' 'add_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.69ns)   --->   "%empty_47 = select i1 %cmp_i2881201, i32 %add_ln60, i32 0" [HLS/conv2d.cpp:60]   --->   Operation 375 'select' 'empty_47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 376 [1/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS/conv2d.cpp:17]   --->   Operation 376 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/1] (2.47ns)   --->   "%icmp_ln1027_1 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 377 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln38 = br void %LOOP_loadCoeffs" [HLS/conv2d.cpp:38]   --->   Operation 378 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%phi_mul118_load = load i62 %phi_mul118" [HLS/conv2d.cpp:39]   --->   Operation 379 'load' 'phi_mul118_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%phi_mul_load = load i62 %phi_mul" [HLS/conv2d.cpp:58]   --->   Operation 380 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%iFilter_V_1 = load i32 %iFilter_V"   --->   Operation 381 'load' 'iFilter_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (3.46ns)   --->   "%add_ln1027 = add i62 %phi_mul118_load, i62 %convWidth_cast"   --->   Operation 382 'add' 'add_ln1027' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/1] (3.46ns)   --->   "%add_ln1027_4 = add i62 %phi_mul_load, i62 %sext_ln38"   --->   Operation 383 'add' 'add_ln1027_4' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %iFilter_V_1, i32 %numFilters_read"   --->   Operation 384 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_1, i32 1"   --->   Operation 385 'add' 'add_ln840' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1027, void %LOOP_loadCoeffs.split, void %for.end112.loopexit" [HLS/conv2d.cpp:38]   --->   Operation 386 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [5/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul118_load" [HLS/conv2d.cpp:39]   --->   Operation 387 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln1027)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %iFilter_V_1, i2 0"   --->   Operation 388 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%p_cast13 = zext i34 %tmp_1"   --->   Operation 389 'zext' 'p_cast13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (3.52ns)   --->   "%empty_48 = add i64 %p_cast13, i64 %biases_read"   --->   Operation 390 'add' 'empty_48' <Predicate = (!icmp_ln1027)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [5/5] (6.85ns)   --->   "%mul_ln58 = mul i62 %phi_mul_load, i62 %sext_ln38_1" [HLS/conv2d.cpp:58]   --->   Operation 391 'mul' 'mul_ln58' <Predicate = (!icmp_ln1027)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_48, i32 2, i32 63"   --->   Operation 392 'partselect' 'p_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 393 'sext' 'p_cast_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 394 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [HLS/conv2d.cpp:87]   --->   Operation 395 'ret' 'ret_ln87' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 396 [4/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul118_load" [HLS/conv2d.cpp:39]   --->   Operation 396 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 397 [4/5] (6.85ns)   --->   "%mul_ln58 = mul i62 %phi_mul_load, i62 %sext_ln38_1" [HLS/conv2d.cpp:58]   --->   Operation 397 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.85>
ST_11 : Operation 398 [3/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul118_load" [HLS/conv2d.cpp:39]   --->   Operation 398 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [3/5] (6.85ns)   --->   "%mul_ln58 = mul i62 %phi_mul_load, i62 %sext_ln38_1" [HLS/conv2d.cpp:58]   --->   Operation 399 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.85>
ST_12 : Operation 400 [2/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul118_load" [HLS/conv2d.cpp:39]   --->   Operation 400 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [2/5] (6.85ns)   --->   "%mul_ln58 = mul i62 %phi_mul_load, i62 %sext_ln38_1" [HLS/conv2d.cpp:58]   --->   Operation 401 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.85>
ST_13 : Operation 402 [1/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul118_load" [HLS/conv2d.cpp:39]   --->   Operation 402 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/5] (6.85ns)   --->   "%mul_ln58 = mul i62 %phi_mul_load, i62 %sext_ln38_1" [HLS/conv2d.cpp:58]   --->   Operation 403 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 404 [2/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_46_3, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i32 %coeff_cache_3, i32 %coeff_cache_4, i32 %coeff_cache_5, i32 %coeff_cache_6, i32 %coeff_cache_7, i32 %coeff_cache_8, i32 %coeff_cache_9, i32 %coeff_cache_10, i32 %coeff_cache_11, i32 %coeff_cache_12, i32 %coeff_cache_13, i32 %coeff_cache_14, i32 %coeff_cache_15, i32 %coeff_cache_16, i32 %coeff_cache_17, i32 %coeff_cache_18, i32 %coeff_cache_19, i32 %coeff_cache_20, i32 %coeff_cache_21, i32 %coeff_cache_22, i32 %coeff_cache_23, i32 %coeff_cache_24, i32 %coeff_cache_25, i32 %coeff_cache_26, i32 %coeff_cache_27, i32 %coeff_cache_28, i32 %coeff_cache_29, i32 %coeff_cache_30, i32 %coeff_cache_31, i32 %coeff_cache_32, i32 %coeff_cache_33, i32 %coeff_cache_34, i32 %coeff_cache_35, i32 %coeff_cache_36, i32 %coeff_cache_37, i32 %coeff_cache_38, i32 %coeff_cache_39, i32 %coeff_cache_40, i32 %coeff_cache_41, i32 %coeff_cache_42, i32 %coeff_cache_43, i32 %coeff_cache_44, i32 %coeff_cache_45, i32 %coeff_cache_46, i32 %coeff_cache_47, i32 %coeff_cache_48, i32 %coeff_cache_49, i32 %coeff_cache_50, i32 %coeff_cache_51, i32 %coeff_cache_52, i32 %coeff_cache_53, i32 %coeff_cache_54, i32 %coeff_cache_55, i32 %coeff_cache_56, i32 %coeff_cache_57, i32 %coeff_cache_58, i32 %coeff_cache_59, i32 %coeff_cache_60, i32 %coeff_cache_61, i32 %coeff_cache_62, i32 %coeff_cache_63, i32 %coeff_cache_64, i32 %coeff_cache_65, i32 %coeff_cache_66, i32 %coeff_cache_67, i32 %coeff_cache_68, i32 %coeff_cache_69, i32 %coeff_cache_70, i32 %coeff_cache_71, i32 %coeff_cache_72, i32 %coeff_cache_73, i32 %coeff_cache_74, i32 %coeff_cache_75, i32 %coeff_cache_76, i32 %coeff_cache_77, i32 %coeff_cache_78, i32 %coeff_cache_79, i32 %coeff_cache_80, i32 %coeff_cache_81, i32 %coeff_cache_82, i32 %coeff_cache_83, i32 %coeff_cache_84, i32 %coeff_cache_85, i32 %coeff_cache_86, i32 %coeff_cache_87, i32 %coeff_cache_88, i32 %coeff_cache_89, i32 %coeff_cache_90, i32 %coeff_cache_91, i32 %coeff_cache_92, i32 %coeff_cache_93, i32 %coeff_cache_94, i32 %coeff_cache_95, i32 %coeff_cache_96, i32 %coeff_cache_97, i32 %coeff_cache_98, i32 %coeff_cache_99, i32 %coeff_cache_100, i32 %coeff_cache_101, i32 %coeff_cache_102, i32 %coeff_cache_103, i32 %coeff_cache_104, i32 %coeff_cache_105, i32 %coeff_cache_106, i32 %coeff_cache_107, i32 %coeff_cache_108, i32 %coeff_cache_109, i32 %coeff_cache_110, i32 %coeff_cache_111, i32 %coeff_cache_112, i32 %coeff_cache_113, i32 %coeff_cache_114, i32 %coeff_cache_115, i32 %coeff_cache_116, i32 %coeff_cache_117, i32 %coeff_cache_118, i32 %coeff_cache_119, i32 %coeff_cache_120, i32 %coeff_cache_121, i32 %coeff_cache_122, i32 %coeff_cache_123, i32 %coeff_cache_124, i32 %coeff_cache_125, i32 %coeff_cache_126, i32 %coeff_cache_127, i32 %coeff_cache_128, i32 %coeff_cache_129, i32 %coeff_cache_130, i32 %coeff_cache_131, i32 %coeff_cache_132, i32 %coeff_cache_133, i32 %coeff_cache_134, i32 %coeff_cache_135, i32 %coeff_cache_136, i32 %coeff_cache_137, i32 %coeff_cache_138, i32 %coeff_cache_139, i32 %coeff_cache_140, i32 %coeff_cache_141, i32 %coeff_cache_142, i32 %coeff_cache_143, i32 %coeff_cache_144, i32 %coeff_cache_145, i32 %coeff_cache_146, i32 %coeff_cache_147, i32 %coeff_cache_148, i32 %coeff_cache_149, i32 %coeff_cache_150, i32 %coeff_cache_151, i32 %coeff_cache_152, i32 %coeff_cache_153, i32 %coeff_cache_154, i32 %coeff_cache_155, i32 %coeff_cache_156, i32 %coeff_cache_157, i32 %coeff_cache_158, i32 %coeff_cache_159, i32 %coeff_cache_160, i32 %coeff_cache_161, i32 %coeff_cache_162, i32 %coeff_cache_163, i32 %coeff_cache_164, i32 %coeff_cache_165, i32 %coeff_cache_166, i32 %coeff_cache_167, i32 %coeff_cache_168, i32 %coeff_cache_169, i32 %coeff_cache_170, i32 %coeff_cache_171, i32 %coeff_cache_172, i32 %coeff_cache_173, i32 %coeff_cache_174, i32 %coeff_cache_175, i32 %coeff_cache_176, i32 %coeff_cache_177, i32 %coeff_cache_178, i32 %coeff_cache_179, i32 %coeff_cache_180, i32 %coeff_cache_181, i32 %coeff_cache_182, i32 %coeff_cache_183, i32 %coeff_cache_184, i32 %coeff_cache_185, i32 %coeff_cache_186, i32 %coeff_cache_187, i32 %coeff_cache_188, i32 %coeff_cache_189, i32 %coeff_cache_190, i32 %coeff_cache_191, i32 %coeff_cache_192, i32 %coeff_cache_193, i32 %coeff_cache_194, i32 %coeff_cache_195, i32 %coeff_cache_196, i32 %coeff_cache_197, i32 %coeff_cache_198, i32 %coeff_cache_199, i32 %coeff_cache_200, i32 %coeff_cache_201, i32 %coeff_cache_202, i32 %coeff_cache_203, i32 %coeff_cache_204, i32 %coeff_cache_205, i32 %coeff_cache_206, i32 %coeff_cache_207, i32 %coeff_cache_208, i32 %coeff_cache_209, i32 %coeff_cache_210, i32 %coeff_cache_211, i32 %coeff_cache_212, i32 %coeff_cache_213, i32 %coeff_cache_214, i32 %coeff_cache_215, i32 %coeff_cache_216, i32 %coeff_cache_217, i32 %coeff_cache_218, i32 %coeff_cache_219, i32 %coeff_cache_220, i32 %coeff_cache_221, i32 %coeff_cache_222, i32 %coeff_cache_223, i32 %coeff_cache_224, i32 %coeff_cache_225, i32 %coeff_cache_226, i32 %coeff_cache_227, i32 %coeff_cache_228, i32 %coeff_cache_229, i32 %coeff_cache_230, i32 %coeff_cache_231, i32 %coeff_cache_232, i32 %coeff_cache_233, i32 %coeff_cache_234, i32 %coeff_cache_235, i32 %coeff_cache_236, i32 %coeff_cache_237, i32 %coeff_cache_238, i32 %coeff_cache_239, i32 %coeff_cache_240, i32 %coeff_cache_241, i32 %coeff_cache_242, i32 %coeff_cache_243, i32 %coeff_cache_244, i32 %coeff_cache_245, i32 %coeff_cache_246, i32 %coeff_cache_247, i32 %coeff_cache_248, i32 %coeff_cache_249, i32 %coeff_cache_250, i32 %coeff_cache_251, i32 %coeff_cache_252, i32 %coeff_cache_253, i32 %coeff_cache_254, i32 %coeff_cache_255" [HLS/conv2d.cpp:17]   --->   Operation 404 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [HLS/conv2d.cpp:38]   --->   Operation 405 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_46_3, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i32 %coeff_cache_3, i32 %coeff_cache_4, i32 %coeff_cache_5, i32 %coeff_cache_6, i32 %coeff_cache_7, i32 %coeff_cache_8, i32 %coeff_cache_9, i32 %coeff_cache_10, i32 %coeff_cache_11, i32 %coeff_cache_12, i32 %coeff_cache_13, i32 %coeff_cache_14, i32 %coeff_cache_15, i32 %coeff_cache_16, i32 %coeff_cache_17, i32 %coeff_cache_18, i32 %coeff_cache_19, i32 %coeff_cache_20, i32 %coeff_cache_21, i32 %coeff_cache_22, i32 %coeff_cache_23, i32 %coeff_cache_24, i32 %coeff_cache_25, i32 %coeff_cache_26, i32 %coeff_cache_27, i32 %coeff_cache_28, i32 %coeff_cache_29, i32 %coeff_cache_30, i32 %coeff_cache_31, i32 %coeff_cache_32, i32 %coeff_cache_33, i32 %coeff_cache_34, i32 %coeff_cache_35, i32 %coeff_cache_36, i32 %coeff_cache_37, i32 %coeff_cache_38, i32 %coeff_cache_39, i32 %coeff_cache_40, i32 %coeff_cache_41, i32 %coeff_cache_42, i32 %coeff_cache_43, i32 %coeff_cache_44, i32 %coeff_cache_45, i32 %coeff_cache_46, i32 %coeff_cache_47, i32 %coeff_cache_48, i32 %coeff_cache_49, i32 %coeff_cache_50, i32 %coeff_cache_51, i32 %coeff_cache_52, i32 %coeff_cache_53, i32 %coeff_cache_54, i32 %coeff_cache_55, i32 %coeff_cache_56, i32 %coeff_cache_57, i32 %coeff_cache_58, i32 %coeff_cache_59, i32 %coeff_cache_60, i32 %coeff_cache_61, i32 %coeff_cache_62, i32 %coeff_cache_63, i32 %coeff_cache_64, i32 %coeff_cache_65, i32 %coeff_cache_66, i32 %coeff_cache_67, i32 %coeff_cache_68, i32 %coeff_cache_69, i32 %coeff_cache_70, i32 %coeff_cache_71, i32 %coeff_cache_72, i32 %coeff_cache_73, i32 %coeff_cache_74, i32 %coeff_cache_75, i32 %coeff_cache_76, i32 %coeff_cache_77, i32 %coeff_cache_78, i32 %coeff_cache_79, i32 %coeff_cache_80, i32 %coeff_cache_81, i32 %coeff_cache_82, i32 %coeff_cache_83, i32 %coeff_cache_84, i32 %coeff_cache_85, i32 %coeff_cache_86, i32 %coeff_cache_87, i32 %coeff_cache_88, i32 %coeff_cache_89, i32 %coeff_cache_90, i32 %coeff_cache_91, i32 %coeff_cache_92, i32 %coeff_cache_93, i32 %coeff_cache_94, i32 %coeff_cache_95, i32 %coeff_cache_96, i32 %coeff_cache_97, i32 %coeff_cache_98, i32 %coeff_cache_99, i32 %coeff_cache_100, i32 %coeff_cache_101, i32 %coeff_cache_102, i32 %coeff_cache_103, i32 %coeff_cache_104, i32 %coeff_cache_105, i32 %coeff_cache_106, i32 %coeff_cache_107, i32 %coeff_cache_108, i32 %coeff_cache_109, i32 %coeff_cache_110, i32 %coeff_cache_111, i32 %coeff_cache_112, i32 %coeff_cache_113, i32 %coeff_cache_114, i32 %coeff_cache_115, i32 %coeff_cache_116, i32 %coeff_cache_117, i32 %coeff_cache_118, i32 %coeff_cache_119, i32 %coeff_cache_120, i32 %coeff_cache_121, i32 %coeff_cache_122, i32 %coeff_cache_123, i32 %coeff_cache_124, i32 %coeff_cache_125, i32 %coeff_cache_126, i32 %coeff_cache_127, i32 %coeff_cache_128, i32 %coeff_cache_129, i32 %coeff_cache_130, i32 %coeff_cache_131, i32 %coeff_cache_132, i32 %coeff_cache_133, i32 %coeff_cache_134, i32 %coeff_cache_135, i32 %coeff_cache_136, i32 %coeff_cache_137, i32 %coeff_cache_138, i32 %coeff_cache_139, i32 %coeff_cache_140, i32 %coeff_cache_141, i32 %coeff_cache_142, i32 %coeff_cache_143, i32 %coeff_cache_144, i32 %coeff_cache_145, i32 %coeff_cache_146, i32 %coeff_cache_147, i32 %coeff_cache_148, i32 %coeff_cache_149, i32 %coeff_cache_150, i32 %coeff_cache_151, i32 %coeff_cache_152, i32 %coeff_cache_153, i32 %coeff_cache_154, i32 %coeff_cache_155, i32 %coeff_cache_156, i32 %coeff_cache_157, i32 %coeff_cache_158, i32 %coeff_cache_159, i32 %coeff_cache_160, i32 %coeff_cache_161, i32 %coeff_cache_162, i32 %coeff_cache_163, i32 %coeff_cache_164, i32 %coeff_cache_165, i32 %coeff_cache_166, i32 %coeff_cache_167, i32 %coeff_cache_168, i32 %coeff_cache_169, i32 %coeff_cache_170, i32 %coeff_cache_171, i32 %coeff_cache_172, i32 %coeff_cache_173, i32 %coeff_cache_174, i32 %coeff_cache_175, i32 %coeff_cache_176, i32 %coeff_cache_177, i32 %coeff_cache_178, i32 %coeff_cache_179, i32 %coeff_cache_180, i32 %coeff_cache_181, i32 %coeff_cache_182, i32 %coeff_cache_183, i32 %coeff_cache_184, i32 %coeff_cache_185, i32 %coeff_cache_186, i32 %coeff_cache_187, i32 %coeff_cache_188, i32 %coeff_cache_189, i32 %coeff_cache_190, i32 %coeff_cache_191, i32 %coeff_cache_192, i32 %coeff_cache_193, i32 %coeff_cache_194, i32 %coeff_cache_195, i32 %coeff_cache_196, i32 %coeff_cache_197, i32 %coeff_cache_198, i32 %coeff_cache_199, i32 %coeff_cache_200, i32 %coeff_cache_201, i32 %coeff_cache_202, i32 %coeff_cache_203, i32 %coeff_cache_204, i32 %coeff_cache_205, i32 %coeff_cache_206, i32 %coeff_cache_207, i32 %coeff_cache_208, i32 %coeff_cache_209, i32 %coeff_cache_210, i32 %coeff_cache_211, i32 %coeff_cache_212, i32 %coeff_cache_213, i32 %coeff_cache_214, i32 %coeff_cache_215, i32 %coeff_cache_216, i32 %coeff_cache_217, i32 %coeff_cache_218, i32 %coeff_cache_219, i32 %coeff_cache_220, i32 %coeff_cache_221, i32 %coeff_cache_222, i32 %coeff_cache_223, i32 %coeff_cache_224, i32 %coeff_cache_225, i32 %coeff_cache_226, i32 %coeff_cache_227, i32 %coeff_cache_228, i32 %coeff_cache_229, i32 %coeff_cache_230, i32 %coeff_cache_231, i32 %coeff_cache_232, i32 %coeff_cache_233, i32 %coeff_cache_234, i32 %coeff_cache_235, i32 %coeff_cache_236, i32 %coeff_cache_237, i32 %coeff_cache_238, i32 %coeff_cache_239, i32 %coeff_cache_240, i32 %coeff_cache_241, i32 %coeff_cache_242, i32 %coeff_cache_243, i32 %coeff_cache_244, i32 %coeff_cache_245, i32 %coeff_cache_246, i32 %coeff_cache_247, i32 %coeff_cache_248, i32 %coeff_cache_249, i32 %coeff_cache_250, i32 %coeff_cache_251, i32 %coeff_cache_252, i32 %coeff_cache_253, i32 %coeff_cache_254, i32 %coeff_cache_255" [HLS/conv2d.cpp:17]   --->   Operation 406 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln58, i2 0" [HLS/conv2d.cpp:58]   --->   Operation 407 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (1.58ns)   --->   "%br_ln58 = br void %VITIS_LOOP_60_4" [HLS/conv2d.cpp:58]   --->   Operation 408 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%indvar = phi i32 %add_ln58, void %for.inc107.loopexit, i32 0, void %LOOP_loadCoeffs.split" [HLS/conv2d.cpp:58]   --->   Operation 409 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %indvar"   --->   Operation 410 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_slt  i33 %zext_ln1027, i33 %add_ln38"   --->   Operation 411 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %indvar, i32 1" [HLS/conv2d.cpp:58]   --->   Operation 412 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln1027_2, void %for.inc110.loopexit, void %VITIS_LOOP_60_4.split" [HLS/conv2d.cpp:58]   --->   Operation 413 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %indvar"   --->   Operation 414 'zext' 'zext_ln1027_2' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_16 : Operation 415 [2/2] (6.91ns)   --->   "%empty_49 = mul i64 %zext_ln1027_2, i64 %sext_ln45"   --->   Operation 415 'mul' 'empty_49' <Predicate = (icmp_ln1027_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln840, i32 %iFilter_V" [HLS/conv2d.cpp:38]   --->   Operation 416 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 417 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln1027_4, i62 %phi_mul" [HLS/conv2d.cpp:38]   --->   Operation 417 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln1027, i62 %phi_mul118" [HLS/conv2d.cpp:38]   --->   Operation 418 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln38 = br void %LOOP_loadCoeffs" [HLS/conv2d.cpp:38]   --->   Operation 419 'br' 'br_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 420 [1/2] (6.91ns)   --->   "%empty_49 = mul i64 %zext_ln1027_2, i64 %sext_ln45"   --->   Operation 420 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 421 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i64 %empty_49, i64 %output_r_read"   --->   Operation 422 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 423 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%empty_50 = add i64 %tmp4, i64 %shl_ln1"   --->   Operation 423 'add' 'empty_50' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 424 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 424 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_50, i32 2, i32 63" [HLS/conv2d.cpp:60]   --->   Operation 425 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln1" [HLS/conv2d.cpp:60]   --->   Operation 426 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln60" [HLS/conv2d.cpp:60]   --->   Operation 427 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 428 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 428 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 429 [1/1] (7.30ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty_47" [HLS/conv2d.cpp:60]   --->   Operation 429 'writereq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 430 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 430 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 431 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 431 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 432 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 432 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 433 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 433 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS/conv2d.cpp:58]   --->   Operation 434 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 435 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 436 [1/1] (1.58ns)   --->   "%br_ln60 = br void %VITIS_LOOP_63_5" [HLS/conv2d.cpp:60]   --->   Operation 436 'br' 'br_ln60' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 2.55>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%x_V = phi i32 %add_ln840_3, void %VITIS_LOOP_63_5.split, i32 0, void %VITIS_LOOP_60_4.split"   --->   Operation 437 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i32 %x_V"   --->   Operation 438 'zext' 'zext_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (2.48ns)   --->   "%icmp_ln1027_4 = icmp_slt  i33 %zext_ln1027_3, i33 %sub_i_i311"   --->   Operation 439 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (2.55ns)   --->   "%add_ln840_3 = add i32 %x_V, i32 1"   --->   Operation 440 'add' 'add_ln840_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln1027_4, void %for.inc107.loopexit, void %VITIS_LOOP_63_5.split" [HLS/conv2d.cpp:60]   --->   Operation 441 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [2/2] (0.00ns)   --->   "%call_ln58 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_67_7, i32 %gmem, i32 %inputHeight_read, i32 %indvar, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i32 %coeff_cache_3, i32 %coeff_cache_4, i32 %coeff_cache_5, i32 %coeff_cache_6, i32 %coeff_cache_7, i32 %coeff_cache_8, i32 %coeff_cache_9, i32 %coeff_cache_10, i32 %coeff_cache_11, i32 %coeff_cache_12, i32 %coeff_cache_13, i32 %coeff_cache_14, i32 %coeff_cache_15, i32 %coeff_cache_16, i32 %coeff_cache_17, i32 %coeff_cache_18, i32 %coeff_cache_19, i32 %coeff_cache_20, i32 %coeff_cache_21, i32 %coeff_cache_22, i32 %coeff_cache_23, i32 %coeff_cache_24, i32 %coeff_cache_25, i32 %coeff_cache_26, i32 %coeff_cache_27, i32 %coeff_cache_28, i32 %coeff_cache_29, i32 %coeff_cache_30, i32 %coeff_cache_31, i32 %coeff_cache_32, i32 %coeff_cache_33, i32 %coeff_cache_34, i32 %coeff_cache_35, i32 %coeff_cache_36, i32 %coeff_cache_37, i32 %coeff_cache_38, i32 %coeff_cache_39, i32 %coeff_cache_40, i32 %coeff_cache_41, i32 %coeff_cache_42, i32 %coeff_cache_43, i32 %coeff_cache_44, i32 %coeff_cache_45, i32 %coeff_cache_46, i32 %coeff_cache_47, i32 %coeff_cache_48, i32 %coeff_cache_49, i32 %coeff_cache_50, i32 %coeff_cache_51, i32 %coeff_cache_52, i32 %coeff_cache_53, i32 %coeff_cache_54, i32 %coeff_cache_55, i32 %coeff_cache_56, i32 %coeff_cache_57, i32 %coeff_cache_58, i32 %coeff_cache_59, i32 %coeff_cache_60, i32 %coeff_cache_61, i32 %coeff_cache_62, i32 %coeff_cache_63, i32 %coeff_cache_64, i32 %coeff_cache_65, i32 %coeff_cache_66, i32 %coeff_cache_67, i32 %coeff_cache_68, i32 %coeff_cache_69, i32 %coeff_cache_70, i32 %coeff_cache_71, i32 %coeff_cache_72, i32 %coeff_cache_73, i32 %coeff_cache_74, i32 %coeff_cache_75, i32 %coeff_cache_76, i32 %coeff_cache_77, i32 %coeff_cache_78, i32 %coeff_cache_79, i32 %coeff_cache_80, i32 %coeff_cache_81, i32 %coeff_cache_82, i32 %coeff_cache_83, i32 %coeff_cache_84, i32 %coeff_cache_85, i32 %coeff_cache_86, i32 %coeff_cache_87, i32 %coeff_cache_88, i32 %coeff_cache_89, i32 %coeff_cache_90, i32 %coeff_cache_91, i32 %coeff_cache_92, i32 %coeff_cache_93, i32 %coeff_cache_94, i32 %coeff_cache_95, i32 %coeff_cache_96, i32 %coeff_cache_97, i32 %coeff_cache_98, i32 %coeff_cache_99, i32 %coeff_cache_100, i32 %coeff_cache_101, i32 %coeff_cache_102, i32 %coeff_cache_103, i32 %coeff_cache_104, i32 %coeff_cache_105, i32 %coeff_cache_106, i32 %coeff_cache_107, i32 %coeff_cache_108, i32 %coeff_cache_109, i32 %coeff_cache_110, i32 %coeff_cache_111, i32 %coeff_cache_112, i32 %coeff_cache_113, i32 %coeff_cache_114, i32 %coeff_cache_115, i32 %coeff_cache_116, i32 %coeff_cache_117, i32 %coeff_cache_118, i32 %coeff_cache_119, i32 %coeff_cache_120, i32 %coeff_cache_121, i32 %coeff_cache_122, i32 %coeff_cache_123, i32 %coeff_cache_124, i32 %coeff_cache_125, i32 %coeff_cache_126, i32 %coeff_cache_127, i32 %coeff_cache_128, i32 %coeff_cache_129, i32 %coeff_cache_130, i32 %coeff_cache_131, i32 %coeff_cache_132, i32 %coeff_cache_133, i32 %coeff_cache_134, i32 %coeff_cache_135, i32 %coeff_cache_136, i32 %coeff_cache_137, i32 %coeff_cache_138, i32 %coeff_cache_139, i32 %coeff_cache_140, i32 %coeff_cache_141, i32 %coeff_cache_142, i32 %coeff_cache_143, i32 %coeff_cache_144, i32 %coeff_cache_145, i32 %coeff_cache_146, i32 %coeff_cache_147, i32 %coeff_cache_148, i32 %coeff_cache_149, i32 %coeff_cache_150, i32 %coeff_cache_151, i32 %coeff_cache_152, i32 %coeff_cache_153, i32 %coeff_cache_154, i32 %coeff_cache_155, i32 %coeff_cache_156, i32 %coeff_cache_157, i32 %coeff_cache_158, i32 %coeff_cache_159, i32 %coeff_cache_160, i32 %coeff_cache_161, i32 %coeff_cache_162, i32 %coeff_cache_163, i32 %coeff_cache_164, i32 %coeff_cache_165, i32 %coeff_cache_166, i32 %coeff_cache_167, i32 %coeff_cache_168, i32 %coeff_cache_169, i32 %coeff_cache_170, i32 %coeff_cache_171, i32 %coeff_cache_172, i32 %coeff_cache_173, i32 %coeff_cache_174, i32 %coeff_cache_175, i32 %coeff_cache_176, i32 %coeff_cache_177, i32 %coeff_cache_178, i32 %coeff_cache_179, i32 %coeff_cache_180, i32 %coeff_cache_181, i32 %coeff_cache_182, i32 %coeff_cache_183, i32 %coeff_cache_184, i32 %coeff_cache_185, i32 %coeff_cache_186, i32 %coeff_cache_187, i32 %coeff_cache_188, i32 %coeff_cache_189, i32 %coeff_cache_190, i32 %coeff_cache_191, i32 %coeff_cache_192, i32 %coeff_cache_193, i32 %coeff_cache_194, i32 %coeff_cache_195, i32 %coeff_cache_196, i32 %coeff_cache_197, i32 %coeff_cache_198, i32 %coeff_cache_199, i32 %coeff_cache_200, i32 %coeff_cache_201, i32 %coeff_cache_202, i32 %coeff_cache_203, i32 %coeff_cache_204, i32 %coeff_cache_205, i32 %coeff_cache_206, i32 %coeff_cache_207, i32 %coeff_cache_208, i32 %coeff_cache_209, i32 %coeff_cache_210, i32 %coeff_cache_211, i32 %coeff_cache_212, i32 %coeff_cache_213, i32 %coeff_cache_214, i32 %coeff_cache_215, i32 %coeff_cache_216, i32 %coeff_cache_217, i32 %coeff_cache_218, i32 %coeff_cache_219, i32 %coeff_cache_220, i32 %coeff_cache_221, i32 %coeff_cache_222, i32 %coeff_cache_223, i32 %coeff_cache_224, i32 %coeff_cache_225, i32 %coeff_cache_226, i32 %coeff_cache_227, i32 %coeff_cache_228, i32 %coeff_cache_229, i32 %coeff_cache_230, i32 %coeff_cache_231, i32 %coeff_cache_232, i32 %coeff_cache_233, i32 %coeff_cache_234, i32 %coeff_cache_235, i32 %coeff_cache_236, i32 %coeff_cache_237, i32 %coeff_cache_238, i32 %coeff_cache_239, i32 %coeff_cache_240, i32 %coeff_cache_241, i32 %coeff_cache_242, i32 %coeff_cache_243, i32 %coeff_cache_244, i32 %coeff_cache_245, i32 %coeff_cache_246, i32 %coeff_cache_247, i32 %coeff_cache_248, i32 %coeff_cache_249, i32 %coeff_cache_250, i32 %coeff_cache_251, i32 %coeff_cache_252, i32 %coeff_cache_253, i32 %coeff_cache_254, i32 %coeff_cache_255, i32 %acc_2_loc" [HLS/conv2d.cpp:58]   --->   Operation 442 'call' 'call_ln58' <Predicate = (icmp_ln1027_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 443 [1/2] (0.00ns)   --->   "%call_ln58 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_67_7, i32 %gmem, i32 %inputHeight_read, i32 %indvar, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %coeff_cache_1, i32 %coeff_cache_2, i32 %coeff_cache_3, i32 %coeff_cache_4, i32 %coeff_cache_5, i32 %coeff_cache_6, i32 %coeff_cache_7, i32 %coeff_cache_8, i32 %coeff_cache_9, i32 %coeff_cache_10, i32 %coeff_cache_11, i32 %coeff_cache_12, i32 %coeff_cache_13, i32 %coeff_cache_14, i32 %coeff_cache_15, i32 %coeff_cache_16, i32 %coeff_cache_17, i32 %coeff_cache_18, i32 %coeff_cache_19, i32 %coeff_cache_20, i32 %coeff_cache_21, i32 %coeff_cache_22, i32 %coeff_cache_23, i32 %coeff_cache_24, i32 %coeff_cache_25, i32 %coeff_cache_26, i32 %coeff_cache_27, i32 %coeff_cache_28, i32 %coeff_cache_29, i32 %coeff_cache_30, i32 %coeff_cache_31, i32 %coeff_cache_32, i32 %coeff_cache_33, i32 %coeff_cache_34, i32 %coeff_cache_35, i32 %coeff_cache_36, i32 %coeff_cache_37, i32 %coeff_cache_38, i32 %coeff_cache_39, i32 %coeff_cache_40, i32 %coeff_cache_41, i32 %coeff_cache_42, i32 %coeff_cache_43, i32 %coeff_cache_44, i32 %coeff_cache_45, i32 %coeff_cache_46, i32 %coeff_cache_47, i32 %coeff_cache_48, i32 %coeff_cache_49, i32 %coeff_cache_50, i32 %coeff_cache_51, i32 %coeff_cache_52, i32 %coeff_cache_53, i32 %coeff_cache_54, i32 %coeff_cache_55, i32 %coeff_cache_56, i32 %coeff_cache_57, i32 %coeff_cache_58, i32 %coeff_cache_59, i32 %coeff_cache_60, i32 %coeff_cache_61, i32 %coeff_cache_62, i32 %coeff_cache_63, i32 %coeff_cache_64, i32 %coeff_cache_65, i32 %coeff_cache_66, i32 %coeff_cache_67, i32 %coeff_cache_68, i32 %coeff_cache_69, i32 %coeff_cache_70, i32 %coeff_cache_71, i32 %coeff_cache_72, i32 %coeff_cache_73, i32 %coeff_cache_74, i32 %coeff_cache_75, i32 %coeff_cache_76, i32 %coeff_cache_77, i32 %coeff_cache_78, i32 %coeff_cache_79, i32 %coeff_cache_80, i32 %coeff_cache_81, i32 %coeff_cache_82, i32 %coeff_cache_83, i32 %coeff_cache_84, i32 %coeff_cache_85, i32 %coeff_cache_86, i32 %coeff_cache_87, i32 %coeff_cache_88, i32 %coeff_cache_89, i32 %coeff_cache_90, i32 %coeff_cache_91, i32 %coeff_cache_92, i32 %coeff_cache_93, i32 %coeff_cache_94, i32 %coeff_cache_95, i32 %coeff_cache_96, i32 %coeff_cache_97, i32 %coeff_cache_98, i32 %coeff_cache_99, i32 %coeff_cache_100, i32 %coeff_cache_101, i32 %coeff_cache_102, i32 %coeff_cache_103, i32 %coeff_cache_104, i32 %coeff_cache_105, i32 %coeff_cache_106, i32 %coeff_cache_107, i32 %coeff_cache_108, i32 %coeff_cache_109, i32 %coeff_cache_110, i32 %coeff_cache_111, i32 %coeff_cache_112, i32 %coeff_cache_113, i32 %coeff_cache_114, i32 %coeff_cache_115, i32 %coeff_cache_116, i32 %coeff_cache_117, i32 %coeff_cache_118, i32 %coeff_cache_119, i32 %coeff_cache_120, i32 %coeff_cache_121, i32 %coeff_cache_122, i32 %coeff_cache_123, i32 %coeff_cache_124, i32 %coeff_cache_125, i32 %coeff_cache_126, i32 %coeff_cache_127, i32 %coeff_cache_128, i32 %coeff_cache_129, i32 %coeff_cache_130, i32 %coeff_cache_131, i32 %coeff_cache_132, i32 %coeff_cache_133, i32 %coeff_cache_134, i32 %coeff_cache_135, i32 %coeff_cache_136, i32 %coeff_cache_137, i32 %coeff_cache_138, i32 %coeff_cache_139, i32 %coeff_cache_140, i32 %coeff_cache_141, i32 %coeff_cache_142, i32 %coeff_cache_143, i32 %coeff_cache_144, i32 %coeff_cache_145, i32 %coeff_cache_146, i32 %coeff_cache_147, i32 %coeff_cache_148, i32 %coeff_cache_149, i32 %coeff_cache_150, i32 %coeff_cache_151, i32 %coeff_cache_152, i32 %coeff_cache_153, i32 %coeff_cache_154, i32 %coeff_cache_155, i32 %coeff_cache_156, i32 %coeff_cache_157, i32 %coeff_cache_158, i32 %coeff_cache_159, i32 %coeff_cache_160, i32 %coeff_cache_161, i32 %coeff_cache_162, i32 %coeff_cache_163, i32 %coeff_cache_164, i32 %coeff_cache_165, i32 %coeff_cache_166, i32 %coeff_cache_167, i32 %coeff_cache_168, i32 %coeff_cache_169, i32 %coeff_cache_170, i32 %coeff_cache_171, i32 %coeff_cache_172, i32 %coeff_cache_173, i32 %coeff_cache_174, i32 %coeff_cache_175, i32 %coeff_cache_176, i32 %coeff_cache_177, i32 %coeff_cache_178, i32 %coeff_cache_179, i32 %coeff_cache_180, i32 %coeff_cache_181, i32 %coeff_cache_182, i32 %coeff_cache_183, i32 %coeff_cache_184, i32 %coeff_cache_185, i32 %coeff_cache_186, i32 %coeff_cache_187, i32 %coeff_cache_188, i32 %coeff_cache_189, i32 %coeff_cache_190, i32 %coeff_cache_191, i32 %coeff_cache_192, i32 %coeff_cache_193, i32 %coeff_cache_194, i32 %coeff_cache_195, i32 %coeff_cache_196, i32 %coeff_cache_197, i32 %coeff_cache_198, i32 %coeff_cache_199, i32 %coeff_cache_200, i32 %coeff_cache_201, i32 %coeff_cache_202, i32 %coeff_cache_203, i32 %coeff_cache_204, i32 %coeff_cache_205, i32 %coeff_cache_206, i32 %coeff_cache_207, i32 %coeff_cache_208, i32 %coeff_cache_209, i32 %coeff_cache_210, i32 %coeff_cache_211, i32 %coeff_cache_212, i32 %coeff_cache_213, i32 %coeff_cache_214, i32 %coeff_cache_215, i32 %coeff_cache_216, i32 %coeff_cache_217, i32 %coeff_cache_218, i32 %coeff_cache_219, i32 %coeff_cache_220, i32 %coeff_cache_221, i32 %coeff_cache_222, i32 %coeff_cache_223, i32 %coeff_cache_224, i32 %coeff_cache_225, i32 %coeff_cache_226, i32 %coeff_cache_227, i32 %coeff_cache_228, i32 %coeff_cache_229, i32 %coeff_cache_230, i32 %coeff_cache_231, i32 %coeff_cache_232, i32 %coeff_cache_233, i32 %coeff_cache_234, i32 %coeff_cache_235, i32 %coeff_cache_236, i32 %coeff_cache_237, i32 %coeff_cache_238, i32 %coeff_cache_239, i32 %coeff_cache_240, i32 %coeff_cache_241, i32 %coeff_cache_242, i32 %coeff_cache_243, i32 %coeff_cache_244, i32 %coeff_cache_245, i32 %coeff_cache_246, i32 %coeff_cache_247, i32 %coeff_cache_248, i32 %coeff_cache_249, i32 %coeff_cache_250, i32 %coeff_cache_251, i32 %coeff_cache_252, i32 %coeff_cache_253, i32 %coeff_cache_254, i32 %coeff_cache_255, i32 %acc_2_loc" [HLS/conv2d.cpp:58]   --->   Operation 443 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.53>
ST_27 : Operation 444 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 444 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 445 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS/conv2d.cpp:77]   --->   Operation 445 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS/conv2d.cpp:79]   --->   Operation 446 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln79 = and i1 %tmp, i1 %apply_relu_read" [HLS/conv2d.cpp:79]   --->   Operation 447 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 448 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln79, i32 0, i32 %acc" [HLS/conv2d.cpp:79]   --->   Operation 448 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [HLS/conv2d.cpp:60]   --->   Operation 449 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (7.30ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %acc_2, i4 15" [HLS/conv2d.cpp:83]   --->   Operation 450 'write' 'write_ln83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_63_5" [HLS/conv2d.cpp:60]   --->   Operation 451 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 452 [5/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 452 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 453 [4/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 453 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 454 [3/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 454 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 28> <Delay = 7.30>
ST_32 : Operation 455 [2/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 455 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 29> <Delay = 7.30>
ST_33 : Operation 456 [1/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 456 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_60_4" [HLS/conv2d.cpp:58]   --->   Operation 457 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('iFilter.V') [15]  (0 ns)
	'store' operation ('store_ln38', HLS/conv2d.cpp:38) of constant 0 on local variable 'iFilter.V' [347]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS/conv2d.cpp:17) [342]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS/conv2d.cpp:17) [342]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS/conv2d.cpp:17) [345]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS/conv2d.cpp:17) [345]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS/conv2d.cpp:17) [345]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS/conv2d.cpp:17) [345]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS/conv2d.cpp:17) [345]  (6.98 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'load' operation ('phi_mul118_load', HLS/conv2d.cpp:39) on local variable 'phi_mul118' [352]  (0 ns)
	'mul' operation ('mul_ln39_1', HLS/conv2d.cpp:39) [362]  (6.86 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS/conv2d.cpp:39) [362]  (6.86 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS/conv2d.cpp:39) [362]  (6.86 ns)

 <State 12>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS/conv2d.cpp:39) [362]  (6.86 ns)

 <State 13>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS/conv2d.cpp:39) [362]  (6.86 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar', HLS/conv2d.cpp:58) with incoming values : ('add_ln58', HLS/conv2d.cpp:58) [374]  (1.59 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'phi' operation ('indvar', HLS/conv2d.cpp:58) with incoming values : ('add_ln58', HLS/conv2d.cpp:58) [374]  (0 ns)
	'mul' operation ('empty_49') [382]  (6.91 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [385]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [386]  (7.3 ns)

 <State 25>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('add_ln840_3') [393]  (0 ns)
	'add' operation ('add_ln840_3') [396]  (2.55 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 3.53ns
The critical path consists of the following:
	'load' operation ('acc_2_loc_load') on local variable 'acc_2_loc' [401]  (0 ns)
	'add' operation ('acc', HLS/conv2d.cpp:77) [402]  (2.55 ns)
	'select' operation ('acc', HLS/conv2d.cpp:79) [405]  (0.978 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln83', HLS/conv2d.cpp:83) on port 'gmem' (HLS/conv2d.cpp:83) [406]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [409]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [409]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [409]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [409]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [409]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
