# Pipeline CPU
</br>
### Feature
- 5-stage pipeline
    - only need to consider RAW(read after write) about data hazard
    - avoid structure hazard
- MIPS architecture

</br>
### Schematic
#### version1
- flushing pipeline to deal with hazard
- without forwarding
- code -> release v1.0

#### version2
