<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonGenPredicate.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonGenPredicate.cpp.html'>HexagonGenPredicate.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonGenPredicate.cpp --------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "gen-pred"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <a class="decl" href="#130" title='llvm::initializeHexagonGenPredicatePass' data-ref="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE">initializeHexagonGenPredicatePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp; <dfn class="local col1 decl" id="1Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="1Registry">Registry</dfn>);</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm25createHexagonGenPredicateEv" title='llvm::createHexagonGenPredicate' data-ref="_ZN4llvm25createHexagonGenPredicateEv">createHexagonGenPredicate</a>();</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> {</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</dfn> {</td></tr>
<tr><th id="49">49</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-type='unsigned int' data-ref="(anonymousnamespace)::Register::R">R</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-type='unsigned int' data-ref="(anonymousnamespace)::Register::S">S</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RegisterC1Ejj" title='(anonymous namespace)::Register::Register' data-type='void (anonymous namespace)::Register::Register(unsigned int r = 0, unsigned int s = 0)' data-ref="_ZN12_GLOBAL__N_18RegisterC1Ejj">Register</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2r" title='r' data-type='unsigned int' data-ref="2r">r</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col3 decl" id="3s" title='s' data-type='unsigned int' data-ref="3s">s</dfn> = <var>0</var>) : <a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='w' data-ref="(anonymousnamespace)::Register::R">R</a>(<a class="local col2 ref" href="#2r" title='r' data-ref="2r">r</a>), <a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='w' data-ref="(anonymousnamespace)::Register::S">S</a>(<a class="local col3 ref" href="#3s" title='s' data-ref="3s">s</a>) {}</td></tr>
<tr><th id="52">52</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-type='void (anonymous namespace)::Register::Register(const llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE">Register</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="4MO">MO</dfn>) : <a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='w' data-ref="(anonymousnamespace)::Register::R">R</a>(<a class="local col4 ref" href="#4MO" title='MO' data-ref="4MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='w' data-ref="(anonymousnamespace)::Register::S">S</a>(<a class="local col4 ref" href="#4MO" title='MO' data-ref="4MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RegistereqERKS0_" title='(anonymous namespace)::Register::operator==' data-type='bool (anonymous namespace)::Register::operator==(const (anonymous namespace)::Register &amp; Reg) const' data-ref="_ZNK12_GLOBAL__N_18RegistereqERKS0_"><b>operator</b>==</dfn> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col5 decl" id="5Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="5Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> == <a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>.<a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a> == <a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>.<a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a>;</td></tr>
<tr><th id="56">56</th><td>    }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RegisterltERKS0_" title='(anonymous namespace)::Register::operator&lt;' data-type='bool (anonymous namespace)::Register::operator&lt;(const (anonymous namespace)::Register &amp; Reg) const' data-ref="_ZNK12_GLOBAL__N_18RegisterltERKS0_"><b>operator</b>&lt;</dfn> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col6 decl" id="6Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="6Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="59">59</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> &lt; <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>.<a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> || (<a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> == <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>.<a class="tu member" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a> &lt; <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>.<a class="tu member" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a>);</td></tr>
<tr><th id="60">60</th><td>    }</td></tr>
<tr><th id="61">61</th><td>  };</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister">PrintRegister</dfn> {</td></tr>
<tr><th id="64">64</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="7OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="7OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister">PrintRegister</a> &amp;<dfn class="local col8 decl" id="8PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="8PR">PR</dfn>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PrintRegisterC1ENS_8RegisterERKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintRegister::PrintRegister' data-type='void (anonymous namespace)::PrintRegister::PrintRegister((anonymous namespace)::Register R, const llvm::TargetRegisterInfo &amp; I)' data-ref="_ZN12_GLOBAL__N_113PrintRegisterC1ENS_8RegisterERKN4llvm18TargetRegisterInfoE">PrintRegister</dfn>(<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col9 decl" id="9R" title='R' data-type='(anonymous namespace)::Register' data-ref="9R">R</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10I" title='I' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="10I">I</dfn>) : <a class="tu member" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='w' data-ref="(anonymousnamespace)::PrintRegister::Reg">Reg</a><a class="tu ref" href="#48" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKS0_">(</a><a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>), <a class="tu member" href="#(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintRegister::TRI">TRI</a>(<a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a>) {}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>private</b>:</td></tr>
<tr><th id="69">69</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="tu decl" id="(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-type='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::PrintRegister::Reg">Reg</dfn>;</td></tr>
<tr><th id="70">70</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="(anonymousnamespace)::PrintRegister::TRI">TRI</dfn>;</td></tr>
<tr><th id="71">71</th><td>  };</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="11OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="11OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister">PrintRegister</a> &amp;<dfn class="local col2 decl" id="12PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="12PR">PR</dfn>)</td></tr>
<tr><th id="74">74</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a>;</td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegister &amp; PR)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_13PrintRegisterE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="13OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="13OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegister" title='(anonymous namespace)::PrintRegister' data-ref="(anonymousnamespace)::PrintRegister">PrintRegister</a> &amp;<dfn class="local col4 decl" id="14PR" title='PR' data-type='const (anonymous namespace)::PrintRegister &amp;' data-ref="14PR">PR</dfn>) {</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> <a class="local col3 ref" href="#13OS" title='OS' data-ref="13OS">OS</a> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#14PR" title='PR' data-ref="14PR">PR</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='m' data-ref="(anonymousnamespace)::PrintRegister::Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>, &amp;<a class="local col4 ref" href="#14PR" title='PR' data-ref="14PR">PR</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegister::TRI" title='(anonymous namespace)::PrintRegister::TRI' data-use='a' data-ref="(anonymousnamespace)::PrintRegister::TRI">TRI</a>, <a class="local col4 ref" href="#14PR" title='PR' data-ref="14PR">PR</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegister::Reg" title='(anonymous namespace)::PrintRegister::Reg' data-use='m' data-ref="(anonymousnamespace)::PrintRegister::Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a>);</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="80">80</th><td>  <b>public</b>:</td></tr>
<tr><th id="81">81</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID">ID</dfn>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" title='(anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate' data-type='void (anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate()' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev">HexagonGenPredicate</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID">ID</a>) {</td></tr>
<tr><th id="84">84</th><td>      <a class="ref" href="#130" title='llvm::initializeHexagonGenPredicatePass' data-ref="_ZN4llvm33initializeHexagonGenPredicatePassERNS_12PassRegistryE">initializeHexagonGenPredicatePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119HexagonGenPredicate11getPassNameEv" title='(anonymous namespace)::HexagonGenPredicate::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonGenPredicate::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119HexagonGenPredicate11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate predicate operations"</q>;</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119HexagonGenPredicate16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonGenPredicate::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonGenPredicate::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119HexagonGenPredicate16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="15AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="15AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="92">92</th><td>      <a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>      <a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="94">94</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a></span>);</td></tr>
<tr><th id="95">95</th><td>    }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenPredicate::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>) override;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <b>private</b>:</td></tr>
<tr><th id="100">100</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</dfn> = <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="101">101</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg">SetOfReg</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a>&gt;;</td></tr>
<tr><th id="102">102</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;Register, Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap">RegToRegMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a>, <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a>&gt;;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::TRI" title='(anonymous namespace)::HexagonGenPredicate::TRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="107">107</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg">SetOfReg</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-type='SetOfReg' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-type='VectOfInst' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers">PUsers</dfn>;</td></tr>
<tr><th id="109">109</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;Register, Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap">RegToRegMap</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-type='RegToRegMap' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-type='bool (anonymous namespace)::HexagonGenPredicate::isPredReg(unsigned int R)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj">isPredReg</a>(<em>unsigned</em> <dfn class="local col7 decl" id="17R" title='R' data-type='unsigned int' data-ref="17R">R</dfn>);</td></tr>
<tr><th id="112">112</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::collectPredicateGPR(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="18MF">MF</dfn>);</td></tr>
<tr><th id="113">113</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::processPredicateGPR(const (anonymous namespace)::Register &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE">processPredicateGPR</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col9 decl" id="19Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="19Reg">Reg</dfn>);</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-type='unsigned int (anonymous namespace)::HexagonGenPredicate::getPredForm(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<em>unsigned</em> <dfn class="local col0 decl" id="20Opc" title='Opc' data-type='unsigned int' data-ref="20Opc">Opc</dfn>);</td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="21MI">MI</dfn>);</td></tr>
<tr><th id="116">116</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarCmp(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</a>(<em>unsigned</em> <dfn class="local col2 decl" id="22Opc" title='Opc' data-type='unsigned int' data-ref="22Opc">Opc</dfn>);</td></tr>
<tr><th id="117">117</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarPred((anonymous namespace)::Register PredReg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE">isScalarPred</a>(<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col3 decl" id="23PredReg" title='PredReg' data-type='(anonymous namespace)::Register' data-ref="23PredReg">PredReg</dfn>);</td></tr>
<tr><th id="118">118</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-type='(anonymous namespace)::Register (anonymous namespace)::HexagonGenPredicate::getPredRegFor(const (anonymous namespace)::Register &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE">getPredRegFor</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col4 decl" id="24Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="24Reg">Reg</dfn>);</td></tr>
<tr><th id="119">119</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::convertToPredForm(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr *' data-ref="25MI">MI</dfn>);</td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-type='bool (anonymous namespace)::HexagonGenPredicate::eliminatePredCopies(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="26MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="26MF">MF</dfn>);</td></tr>
<tr><th id="121">121</th><td>  };</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonGenPredicate::ID" title='(anonymous namespace)::HexagonGenPredicate::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenPredicate::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonGenPredicatePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonGenPredicate, <q>"hexagon-gen-pred"</q>,</td></tr>
<tr><th id="128">128</th><td>  <q>"Hexagon generate predicate operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="129">129</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="130">130</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon generate predicate operations&quot;, &quot;hexagon-gen-pred&quot;, &amp;HexagonGenPredicate::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonGenPredicate&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonGenPredicatePassFlag; void llvm::initializeHexagonGenPredicatePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonGenPredicatePassFlag, initializeHexagonGenPredicatePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-gen-pred"</q>,</td></tr>
<tr><th id="131">131</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate predicate operations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-type='bool (anonymous namespace)::HexagonGenPredicate::isPredReg(unsigned int R)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj">isPredReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27R" title='R' data-type='unsigned int' data-ref="27R">R</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#27R" title='R' data-ref="27R">R</a>))</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="28RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="28RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#27R" title='R' data-ref="27R">R</a>);</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> RC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-type='unsigned int (anonymous namespace)::HexagonGenPredicate::getPredForm(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="29Opc" title='Opc' data-type='unsigned int' data-ref="29Opc">Opc</dfn>) {</td></tr>
<tr><th id="141">141</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a>) {</td></tr>
<tr><th id="144">144</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_and&apos;">A2_and</span>:</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_andp&apos;">A2_andp</span>:</td></tr>
<tr><th id="146">146</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C2_and&apos;">C2_and</span>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_andn&apos;">A4_andn</span>:</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_andnp&apos;">A4_andnp</span>:</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C2_andn&apos;">C2_andn</span>;</td></tr>
<tr><th id="150">150</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_and&apos;">M4_and_and</span>:</td></tr>
<tr><th id="151">151</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_and_and&apos;">C4_and_and</span>;</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_andn&apos;">M4_and_andn</span>:</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_and_andn&apos;">C4_and_andn</span>;</td></tr>
<tr><th id="154">154</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_and_or&apos;">M4_and_or</span>:</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_and_or&apos;">C4_and_or</span>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_or&apos;">A2_or</span>:</td></tr>
<tr><th id="158">158</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_orp&apos;">A2_orp</span>:</td></tr>
<tr><th id="159">159</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C2_or&apos;">C2_or</span>;</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_orn&apos;">A4_orn</span>:</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A4_ornp&apos;">A4_ornp</span>:</td></tr>
<tr><th id="162">162</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C2_orn&apos;">C2_orn</span>;</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_and&apos;">M4_or_and</span>:</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_or_and&apos;">C4_or_and</span>;</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_andn&apos;">M4_or_andn</span>:</td></tr>
<tr><th id="166">166</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_or_andn&apos;">C4_or_andn</span>;</td></tr>
<tr><th id="167">167</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;M4_or_or&apos;">M4_or_or</span>:</td></tr>
<tr><th id="168">168</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C4_or_or&apos;">C4_or_or</span>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_xor&apos;">A2_xor</span>:</td></tr>
<tr><th id="171">171</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;A2_xorp&apos;">A2_xorp</span>:</td></tr>
<tr><th id="172">172</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;C2_xor&apos;">C2_xor</span>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;C2_tfrrp&apos;">C2_tfrrp</span>:</td></tr>
<tr><th id="175">175</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;COPY&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">COPY</span>;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td>  <i>// The opcode corresponding to 0 is TargetOpcode::PHI. We can use 0 here</i></td></tr>
<tr><th id="178">178</th><td><i>  // to denote "none", but we need to make sure that none of the valid opcodes</i></td></tr>
<tr><th id="179">179</th><td><i>  // that we return will ever be 0.</i></td></tr>
<tr><th id="180">180</th><td>  <b>static_assert</b>(<span class='error' title="use of undeclared identifier &apos;PHI&apos;">PHI</span> == <var>0</var>, <q>"Use different value for &lt;none&gt;"</q>);</td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Opc" title='Opc' data-type='unsigned int' data-ref="31Opc">Opc</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<a class="local col1 ref" href="#31Opc" title='Opc' data-ref="31Opc">Opc</a>) != <var>0</var>)</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// Comparisons against 0 are also convertible. This does not apply to</i></td></tr>
<tr><th id="190">190</th><td><i>  // A4_rcmpeqi or A4_rcmpneqi, since they produce values 0 or 1, which</i></td></tr>
<tr><th id="191">191</th><td><i>  // may not match the value that the predicate register would have if</i></td></tr>
<tr><th id="192">192</th><td><i>  // it was converted to a predicate form.</i></td></tr>
<tr><th id="193">193</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31Opc" title='Opc' data-ref="31Opc">Opc</a>) {</td></tr>
<tr><th id="194">194</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="196">196</th><td>      <b>if</b> (MI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp; MI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var>)</td></tr>
<tr><th id="197">197</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>      <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::collectPredicateGPR(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="32MF">MF</dfn>) {</td></tr>
<tr><th id="204">204</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col3 decl" id="33A" title='A' data-type='MachineFunction::iterator' data-ref="33A">A</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col4 decl" id="34Z" title='Z' data-type='MachineFunction::iterator' data-ref="34Z">Z</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col3 ref" href="#33A" title='A' data-ref="33A">A</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col4 ref" href="#34Z" title='Z' data-ref="34Z">Z</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#33A" title='A' data-ref="33A">A</a>) {</td></tr>
<tr><th id="205">205</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="35B">B</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#33A" title='A' data-ref="33A">A</a>;</td></tr>
<tr><th id="206">206</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="36I" title='I' data-type='MachineBasicBlock::iterator' data-ref="36I">I</dfn> = <a class="local col5 ref" href="#35B" title='B' data-ref="35B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col7 decl" id="37E" title='E' data-type='MachineBasicBlock::iterator' data-ref="37E">E</dfn> = <a class="local col5 ref" href="#35B" title='B' data-ref="35B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#37E" title='E' data-ref="37E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>) {</td></tr>
<tr><th id="207">207</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr *' data-ref="38MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>;</td></tr>
<tr><th id="208">208</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="39Opc" title='Opc' data-type='unsigned int' data-ref="39Opc">Opc</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="209">209</th><td>      <b>switch</b> (<a class="local col9 ref" href="#39Opc" title='Opc' data-ref="39Opc">Opc</a>) {</td></tr>
<tr><th id="210">210</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_tfrpr&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrpr</span>:</td></tr>
<tr><th id="211">211</th><td>        <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="212">212</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj">isPredReg</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="213">213</th><td>            <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col0 decl" id="40RD" title='RD' data-type='(anonymous namespace)::Register' data-ref="40RD">RD</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="214">214</th><td>            <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#40RD" title='RD' data-ref="40RD">RD</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>))</td></tr>
<tr><th id="215">215</th><td>              <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-use='c' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col0 ref" href="#40RD" title='RD' data-ref="40RD">RD</a>);</td></tr>
<tr><th id="216">216</th><td>          }</td></tr>
<tr><th id="217">217</th><td>          <b>break</b>;</td></tr>
<tr><th id="218">218</th><td>      }</td></tr>
<tr><th id="219">219</th><td>    }</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-type='void (anonymous namespace)::HexagonGenPredicate::processPredicateGPR(const (anonymous namespace)::Register &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE">processPredicateGPR</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col1 decl" id="41Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="41Reg">Reg</dfn>) {</td></tr>
<tr><th id="224">224</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; __func__ &lt;&lt; &quot;: &quot; &lt;&lt; printReg(Reg.R, TRI, Reg.S) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(Reg.R, TRI, Reg.S) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="225">225</th><td>  <b>using</b> <dfn class="local col2 typedef" id="42use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_iterator' data-ref="42use_iterator">use_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <a class="local col2 typedef" href="#42use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_iterator' data-ref="42use_iterator">use_iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='use_iterator' data-ref="43I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>), <dfn class="local col4 decl" id="44E" title='E' data-type='use_iterator' data-ref="44E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E">E</a>) {</td></tr>
<tr><th id="229">229</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; &quot;Dead reg: &quot; &lt;&lt; printReg(Reg.R, TRI, Reg.S) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Dead reg: "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(Reg.R, TRI, Reg.S) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="230">230</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="45DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>);</td></tr>
<tr><th id="231">231</th><td>    <a class="local col5 ref" href="#45DefI" title='DefI' data-ref="45DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="232">232</th><td>    <b>return</b>;</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>for</b> (; <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col4 ref" href="#44E" title='E' data-ref="44E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>) {</td></tr>
<tr><th id="236">236</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46UseI" title='UseI' data-type='llvm::MachineInstr *' data-ref="46UseI">UseI</dfn> = <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<a class="local col6 ref" href="#46UseI" title='UseI' data-ref="46UseI">UseI</a>))</td></tr>
<tr><th id="238">238</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers">PUsers</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#46UseI" title='UseI' data-ref="46UseI">UseI</a>);</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-type='(anonymous namespace)::Register (anonymous namespace)::HexagonGenPredicate::getPredRegFor(const (anonymous namespace)::Register &amp; Reg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE">getPredRegFor</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> &amp;<dfn class="local col7 decl" id="47Reg" title='Reg' data-type='const (anonymous namespace)::Register &amp;' data-ref="47Reg">Reg</dfn>) {</td></tr>
<tr><th id="243">243</th><td>  <i>// Create a predicate register for a given Reg. The newly created register</i></td></tr>
<tr><th id="244">244</th><td><i>  // will have its value copied from Reg, so that it can be later used as</i></td></tr>
<tr><th id="245">245</th><td><i>  // an operand in other instructions.</i></td></tr>
<tr><th id="246">246</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg.R)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg.R)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 246, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>));</td></tr>
<tr><th id="247">247</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::RegToRegMap" title='(anonymous namespace)::HexagonGenPredicate::RegToRegMap' data-type='std::map&lt;Register, Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::RegToRegMap">RegToRegMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{(anonymousnamespace)::Register,(anonymousnamespace)::Register,std::less{(anonymousnamespace)::Register},std::allocator{std::pair{const(anonym12235317" title='std::map&lt;(anonymous namespace)::Register, (anonymous namespace)::Register, std::less&lt;(anonymous namespace)::Register&gt;, std::allocator&lt;std::pair&lt;const (anonymous namespace)::Register, (anonymous namespace)::Register&gt; &gt; &gt;::iterator' data-type='typename _Rep_type::iterator' data-ref="std::map{(anonymousnamespace)::Register,(anonymousnamespace)::Register,std::less{(anonymousnamespace)::Register},std::allocator{std::pair{const(anonym12235317">iterator</a> <dfn class="local col8 decl" id="48F" title='F' data-type='RegToRegMap::iterator' data-ref="48F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-use='c' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>);</td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (<a class="local col8 ref" href="#48F" title='F' data-ref="48F">F</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-use='c' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-use='c' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> <a class="tu ref fake" href="#48" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48F" title='F' data-ref="48F">F</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-use='c' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const (anonymous namespace)::Register, (anonymous namespace)::Register&gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; __func__ &lt;&lt; &quot;: &quot; &lt;&lt; PrintRegister(Reg, *TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintRegister&apos;">PrintRegister</span>(Reg, *TRI));</td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="49DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>);</td></tr>
<tr><th id="253">253</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefI) ? void (0) : __assert_fail (&quot;DefI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 253, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>);</td></tr>
<tr><th id="254">254</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="50Opc" title='Opc' data-type='unsigned int' data-ref="50Opc">Opc</dfn> = <a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (Opc == Hexagon::<span class='error' title="no member named &apos;C2_tfrpr&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrpr</span> || Opc == TargetOpcode::COPY) {</td></tr>
<tr><th id="256">256</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefI-&gt;getOperand(0).isDef() &amp;&amp; DefI-&gt;getOperand(1).isUse()) ? void (0) : __assert_fail (&quot;DefI-&gt;getOperand(0).isDef() &amp;&amp; DefI-&gt;getOperand(1).isUse()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 256, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>());</td></tr>
<tr><th id="257">257</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col1 decl" id="51PR" title='PR' data-type='(anonymous namespace)::Register' data-ref="51PR">PR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="258">258</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-use='c' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <span class='refarg'><a class="local col1 ref" href="#51PR" title='PR' data-ref="51PR">PR</a></span>));</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; &quot; -&gt; &quot; &lt;&lt; PrintRegister(PR, *TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" -&gt; "</q> &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintRegister&apos;">PrintRegister</span>(PR, *TRI) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <a class="local col1 ref" href="#51PR" title='PR' data-ref="51PR">PR</a>;</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="52B">B</dfn> = *<a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="53DL" title='DL' data-type='llvm::DebugLoc' data-ref="53DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="265">265</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="54PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="54PredRC">PredRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55NewPR" title='NewPR' data-type='unsigned int' data-ref="55NewPR">NewPR</dfn> = MRI-&gt;createVirtualRegister(PredRC);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i>// For convertible instructions, do not modify them, so that they can</i></td></tr>
<tr><th id="269">269</th><td><i>  // be converted later.  Generate a copy from Reg to NewPR.</i></td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>)) {</td></tr>
<tr><th id="271">271</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="56DefIt" title='DefIt' data-type='MachineBasicBlock::iterator' data-ref="56DefIt">DefIt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col9 ref" href="#49DefI" title='DefI' data-ref="49DefI">DefI</a>;</td></tr>
<tr><th id="272">272</th><td>    BuildMI(B, std::next(DefIt), DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), NewPR)</td></tr>
<tr><th id="273">273</th><td>      .addReg(Reg.R, <var>0</var>, Reg.S);</td></tr>
<tr><th id="274">274</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-use='c' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RegisterC1Ejj" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1Ejj">(</a><a class="local col5 ref" href="#55NewPR" title='NewPR' data-ref="55NewPR">NewPR</a>)));</td></tr>
<tr><th id="275">275</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; &quot; -&gt; !&quot; &lt;&lt; PrintRegister(Register(NewPR), *TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" -&gt; !"</q> &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintRegister&apos;">PrintRegister</span>(Register(NewPR), *TRI)</td></tr>
<tr><th id="276">276</th><td>                      &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RegisterC1Ejj" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1Ejj">(</a><a class="local col5 ref" href="#55NewPR" title='NewPR' data-ref="55NewPR">NewPR</a>);</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid argument&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 280)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid argument"</q>);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarCmp(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="57Opc" title='Opc' data-type='unsigned int' data-ref="57Opc">Opc</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>switch</b> (<a class="local col7 ref" href="#57Opc" title='Opc' data-ref="57Opc">Opc</a>) {</td></tr>
<tr><th id="285">285</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeq&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeq</span>:</td></tr>
<tr><th id="286">286</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgt&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgt</span>:</td></tr>
<tr><th id="287">287</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtu&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtu</span>:</td></tr>
<tr><th id="288">288</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqp</span>:</td></tr>
<tr><th id="289">289</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtp</span>:</td></tr>
<tr><th id="290">290</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtup&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtup</span>:</td></tr>
<tr><th id="291">291</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="292">292</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgti&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgti</span>:</td></tr>
<tr><th id="293">293</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgtui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgtui</span>:</td></tr>
<tr><th id="294">294</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgei&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgei</span>:</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpgeui&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpgeui</span>:</td></tr>
<tr><th id="296">296</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpltei&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpltei</span>:</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteui&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteui</span>:</td></tr>
<tr><th id="299">299</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneq&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneq</span>:</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplte&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplte</span>:</td></tr>
<tr><th id="301">301</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmplteu&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmplteu</span>:</td></tr>
<tr><th id="302">302</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeq</span>:</td></tr>
<tr><th id="303">303</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbeqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbeqi</span>:</td></tr>
<tr><th id="304">304</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtu</span>:</td></tr>
<tr><th id="305">305</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgtui</span>:</td></tr>
<tr><th id="306">306</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgt</span>:</td></tr>
<tr><th id="307">307</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpbgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpbgti</span>:</td></tr>
<tr><th id="308">308</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheq&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheq</span>:</td></tr>
<tr><th id="309">309</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgt&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgt</span>:</td></tr>
<tr><th id="310">310</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtu&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtu</span>:</td></tr>
<tr><th id="311">311</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmpheqi&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmpheqi</span>:</td></tr>
<tr><th id="312">312</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgti&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgti</span>:</td></tr>
<tr><th id="313">313</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;A4_cmphgtui&apos; in namespace &apos;llvm::Hexagon&apos;">A4_cmphgtui</span>:</td></tr>
<tr><th id="314">314</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-type='bool (anonymous namespace)::HexagonGenPredicate::isScalarPred((anonymous namespace)::Register PredReg)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE">isScalarPred</dfn>(<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col8 decl" id="58PredReg" title='PredReg' data-type='(anonymous namespace)::Register' data-ref="58PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queueC1Ev" title='std::queue::queue&lt;_Tp, _Sequence&gt;' data-use='c' data-ref="_ZNSt5queueC1Ev"></a><dfn class="local col9 decl" id="59WorkQ" title='WorkQ' data-type='std::queue&lt;Register&gt;' data-ref="59WorkQ">WorkQ</dfn>;</td></tr>
<tr><th id="321">321</th><td>  <a class="local col9 ref" href="#59WorkQ" title='WorkQ' data-ref="59WorkQ">WorkQ</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushERKNT0_10value_typeE" title='std::queue::push' data-use='c' data-ref="_ZNSt5queue4pushERKNT0_10value_typeE">push</a>(<a class="local col8 ref" href="#58PredReg" title='PredReg' data-ref="58PredReg">PredReg</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <b>while</b> (!<a class="local col9 ref" href="#59WorkQ" title='WorkQ' data-ref="59WorkQ">WorkQ</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-use='c' data-ref="_ZNKSt5queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="324">324</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col0 decl" id="60PR" title='PR' data-type='(anonymous namespace)::Register' data-ref="60PR">PR</dfn> = <a class="tu ref fake" href="#48" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59WorkQ" title='WorkQ' data-ref="59WorkQ">WorkQ</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue5frontEv" title='std::queue::front' data-use='c' data-ref="_ZNSt5queue5frontEv">front</a>();</td></tr>
<tr><th id="325">325</th><td>    <a class="local col9 ref" href="#59WorkQ" title='WorkQ' data-ref="59WorkQ">WorkQ</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-use='c' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="326">326</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="61DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#60PR" title='PR' data-ref="60PR">PR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>);</td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (!<a class="local col1 ref" href="#61DefI" title='DefI' data-ref="61DefI">DefI</a>)</td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="329">329</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62DefOpc" title='DefOpc' data-type='unsigned int' data-ref="62DefOpc">DefOpc</dfn> = <a class="local col1 ref" href="#61DefI" title='DefI' data-ref="61DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="330">330</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62DefOpc" title='DefOpc' data-ref="62DefOpc">DefOpc</a>) {</td></tr>
<tr><th id="331">331</th><td>      <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="332">332</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="63PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="63PredRC">PredRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="333">333</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#60PR" title='PR' data-ref="60PR">PR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>) != <a class="local col3 ref" href="#63PredRC" title='PredRC' data-ref="63PredRC">PredRC</a>)</td></tr>
<tr><th id="334">334</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td>        <i>// If it is a copy between two predicate registers, fall through.</i></td></tr>
<tr><th id="336">336</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="337">337</th><td>      }</td></tr>
<tr><th id="338">338</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_and&apos; in namespace &apos;llvm::Hexagon&apos;">C2_and</span>:</td></tr>
<tr><th id="339">339</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_andn&apos; in namespace &apos;llvm::Hexagon&apos;">C2_andn</span>:</td></tr>
<tr><th id="340">340</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_and_and&apos; in namespace &apos;llvm::Hexagon&apos;">C4_and_and</span>:</td></tr>
<tr><th id="341">341</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_and_andn&apos; in namespace &apos;llvm::Hexagon&apos;">C4_and_andn</span>:</td></tr>
<tr><th id="342">342</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_and_or&apos; in namespace &apos;llvm::Hexagon&apos;">C4_and_or</span>:</td></tr>
<tr><th id="343">343</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_or&apos; in namespace &apos;llvm::Hexagon&apos;">C2_or</span>:</td></tr>
<tr><th id="344">344</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_orn&apos; in namespace &apos;llvm::Hexagon&apos;">C2_orn</span>:</td></tr>
<tr><th id="345">345</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_or_and&apos; in namespace &apos;llvm::Hexagon&apos;">C4_or_and</span>:</td></tr>
<tr><th id="346">346</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_or_andn&apos; in namespace &apos;llvm::Hexagon&apos;">C4_or_andn</span>:</td></tr>
<tr><th id="347">347</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_or_or&apos; in namespace &apos;llvm::Hexagon&apos;">C4_or_or</span>:</td></tr>
<tr><th id="348">348</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_or_orn&apos; in namespace &apos;llvm::Hexagon&apos;">C4_or_orn</span>:</td></tr>
<tr><th id="349">349</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_xor&apos; in namespace &apos;llvm::Hexagon&apos;">C2_xor</span>:</td></tr>
<tr><th id="350">350</th><td>        <i>// Add operands to the queue.</i></td></tr>
<tr><th id="351">351</th><td>        <b>for</b> (<em>const</em> MachineOperand &amp;MO : DefI-&gt;operands())</td></tr>
<tr><th id="352">352</th><td>          <b>if</b> (MO.isReg() &amp;&amp; MO.isUse())</td></tr>
<tr><th id="353">353</th><td>            WorkQ.push(Register(MO.getReg()));</td></tr>
<tr><th id="354">354</th><td>        <b>break</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>      <i>// All non-vector compares are ok, everything else is bad.</i></td></tr>
<tr><th id="357">357</th><td>      <b>default</b>:</td></tr>
<tr><th id="358">358</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj" title='(anonymous namespace)::HexagonGenPredicate::isScalarCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11isScalarCmpEj">isScalarCmp</a>(<a class="local col2 ref" href="#62DefOpc" title='DefOpc' data-ref="62DefOpc">DefOpc</a>);</td></tr>
<tr><th id="359">359</th><td>    }</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="363">363</th><td>}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-type='bool (anonymous namespace)::HexagonGenPredicate::convertToPredForm(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr *' data-ref="64MI">MI</dfn>) {</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; __func__ &lt;&lt; &quot;: &quot; &lt;&lt; MI &lt;&lt; &quot; &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <b>__func__</b> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65Opc" title='Opc' data-type='unsigned int' data-ref="65Opc">Opc</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="369">369</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isConvertibleToPredForm(MI)) ? void (0) : __assert_fail (&quot;isConvertibleToPredForm(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 369, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::isConvertibleToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate23isConvertibleToPredFormEPKN4llvm12MachineInstrE">isConvertibleToPredForm</a>(<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>));</td></tr>
<tr><th id="370">370</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66NumOps" title='NumOps' data-type='unsigned int' data-ref="66NumOps">NumOps</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="371">371</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="67i" title='i' data-type='unsigned int' data-ref="67i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a> &lt; <a class="local col6 ref" href="#66NumOps" title='NumOps' data-ref="66NumOps">NumOps</a>; ++<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>) {</td></tr>
<tr><th id="372">372</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="68MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="68MO">MO</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67i" title='i' data-ref="67i">i</a>);</td></tr>
<tr><th id="373">373</th><td>    <b>if</b> (!<a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="374">374</th><td>      <b>continue</b>;</td></tr>
<tr><th id="375">375</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col9 decl" id="69Reg" title='Reg' data-type='(anonymous namespace)::Register' data-ref="69Reg">Reg</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE">(</a><a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO">MO</a>);</td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (Reg.S &amp;&amp; Reg.S != Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>)</td></tr>
<tr><th id="377">377</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-use='c' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col9 ref" href="#69Reg" title='Reg' data-ref="69Reg">Reg</a>))</td></tr>
<tr><th id="379">379</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>  }</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="70B">B</dfn> = *<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="383">383</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="71DL" title='DL' data-type='llvm::DebugLoc' data-ref="71DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72NewOpc" title='NewOpc' data-type='unsigned int' data-ref="72NewOpc">NewOpc</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj" title='(anonymous namespace)::HexagonGenPredicate::getPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate11getPredFormEj">getPredForm</a>(<a class="local col5 ref" href="#65Opc" title='Opc' data-ref="65Opc">Opc</a>);</td></tr>
<tr><th id="386">386</th><td>  <i>// Special case for comparisons against 0.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col2 ref" href="#72NewOpc" title='NewOpc' data-ref="72NewOpc">NewOpc</a> == <var>0</var>) {</td></tr>
<tr><th id="388">388</th><td>    <b>switch</b> (<a class="local col5 ref" href="#65Opc" title='Opc' data-ref="65Opc">Opc</a>) {</td></tr>
<tr><th id="389">389</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_cmpeqi&apos; in namespace &apos;llvm::Hexagon&apos;">C2_cmpeqi</span>:</td></tr>
<tr><th id="390">390</th><td>        NewOpc = Hexagon::<span class='error' title="no member named &apos;C2_not&apos; in namespace &apos;llvm::Hexagon&apos;">C2_not</span>;</td></tr>
<tr><th id="391">391</th><td>        <b>break</b>;</td></tr>
<tr><th id="392">392</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;C4_cmpneqi&apos; in namespace &apos;llvm::Hexagon&apos;">C4_cmpneqi</span>:</td></tr>
<tr><th id="393">393</th><td>        NewOpc = TargetOpcode::COPY;</td></tr>
<tr><th id="394">394</th><td>        <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>      <b>default</b>:</td></tr>
<tr><th id="396">396</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="397">397</th><td>    }</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <i>// If it's a scalar predicate register, then all bits in it are</i></td></tr>
<tr><th id="400">400</th><td><i>    // the same. Otherwise, to determine whether all bits are 0 or not</i></td></tr>
<tr><th id="401">401</th><td><i>    // we would need to use any8.</i></td></tr>
<tr><th id="402">402</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col3 decl" id="73PR" title='PR' data-type='(anonymous namespace)::Register' data-ref="73PR">PR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE">getPredRegFor</a>(<a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="403">403</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::isScalarPred' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate12isScalarPredENS_8RegisterE">isScalarPred</a>(<a class="tu ref fake" href="#48" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKS0_"></a><a class="local col3 ref" href="#73PR" title='PR' data-ref="73PR">PR</a>))</td></tr>
<tr><th id="404">404</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td>    <i>// This will skip the immediate argument when creating the predicate</i></td></tr>
<tr><th id="406">406</th><td><i>    // version instruction.</i></td></tr>
<tr><th id="407">407</th><td>    <a class="local col6 ref" href="#66NumOps" title='NumOps' data-ref="66NumOps">NumOps</a> = <var>2</var>;</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i>// Some sanity: check that def is in operand #0.</i></td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="74Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="74Op0">Op0</dfn> = <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="412">412</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op0.isDef()) ? void (0) : __assert_fail (&quot;Op0.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 412, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#74Op0" title='Op0' data-ref="74Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="413">413</th><td>  <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col5 decl" id="75OutR" title='OutR' data-type='(anonymous namespace)::Register' data-ref="75OutR">OutR</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE">(</a><a class="local col4 ref" href="#74Op0" title='Op0' data-ref="74Op0">Op0</a>);</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i>// Don't use getPredRegFor, since it will create an association between</i></td></tr>
<tr><th id="416">416</th><td><i>  // the argument and a created predicate register (i.e. it will insert a</i></td></tr>
<tr><th id="417">417</th><td><i>  // copy if a new predicate register is created).</i></td></tr>
<tr><th id="418">418</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="76PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="76PredRC">PredRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="419">419</th><td>  <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col7 decl" id="77NewPR" title='NewPR' data-type='(anonymous namespace)::Register' data-ref="77NewPR">NewPR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1Ejj" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1Ejj"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#76PredRC" title='PredRC' data-ref="76PredRC">PredRC</a>);</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="78MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="78MIB">MIB</dfn> = BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpc), NewPR.R);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i>// Add predicate counterparts of the GPRs.</i></td></tr>
<tr><th id="423">423</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="79i" title='i' data-type='unsigned int' data-ref="79i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a> &lt; <a class="local col6 ref" href="#66NumOps" title='NumOps' data-ref="66NumOps">NumOps</a>; ++<a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a>) {</td></tr>
<tr><th id="424">424</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col0 decl" id="80GPR" title='GPR' data-type='(anonymous namespace)::Register' data-ref="80GPR">GPR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a>);</td></tr>
<tr><th id="425">425</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col1 decl" id="81Pred" title='Pred' data-type='(anonymous namespace)::Register' data-ref="81Pred">Pred</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::getPredRegFor' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate13getPredRegForERKNS_8RegisterE">getPredRegFor</a>(<a class="local col0 ref" href="#80GPR" title='GPR' data-ref="80GPR">GPR</a>);</td></tr>
<tr><th id="426">426</th><td>    <a class="local col8 ref" href="#78MIB" title='MIB' data-ref="78MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#81Pred" title='Pred' data-ref="81Pred">Pred</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>, <var>0</var>, <a class="local col1 ref" href="#81Pred" title='Pred' data-ref="81Pred">Pred</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a>);</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; &quot;generated: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"generated: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#78MIB" title='MIB' data-ref="78MIB">MIB</a>);</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i>// Generate a copy-out: NewGPR = NewPR, and replace all uses of OutR</i></td></tr>
<tr><th id="431">431</th><td><i>  // with NewGPR.</i></td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="82RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="82RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#75OutR" title='OutR' data-ref="75OutR">OutR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>);</td></tr>
<tr><th id="433">433</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83NewOutR" title='NewOutR' data-type='unsigned int' data-ref="83NewOutR">NewOutR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#82RC" title='RC' data-ref="82RC">RC</a>);</td></tr>
<tr><th id="434">434</th><td>  BuildMI(B, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), NewOutR)</td></tr>
<tr><th id="435">435</th><td>    .addReg(NewPR.R, <var>0</var>, NewPR.S);</td></tr>
<tr><th id="436">436</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col5 ref" href="#75OutR" title='OutR' data-ref="75OutR">OutR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>, <a class="local col3 ref" href="#83NewOutR" title='NewOutR' data-ref="83NewOutR">NewOutR</a>);</td></tr>
<tr><th id="437">437</th><td>  <a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// If the processed instruction was C2_tfrrp (i.e. Rn = Pm; Pk = Rn),</i></td></tr>
<tr><th id="440">440</th><td><i>  // then the output will be a predicate register.  Do not visit the</i></td></tr>
<tr><th id="441">441</th><td><i>  // users of it.</i></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj" title='(anonymous namespace)::HexagonGenPredicate::isPredReg' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate9isPredRegEj">isPredReg</a>(<a class="local col3 ref" href="#83NewOutR" title='NewOutR' data-ref="83NewOutR">NewOutR</a>)) {</td></tr>
<tr><th id="443">443</th><td>    <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col4 decl" id="84R" title='R' data-type='(anonymous namespace)::Register' data-ref="84R">R</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18RegisterC1Ejj" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1Ejj">(</a><a class="local col3 ref" href="#83NewOutR" title='NewOutR' data-ref="83NewOutR">NewOutR</a>);</td></tr>
<tr><th id="444">444</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-use='c' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#84R" title='R' data-ref="84R">R</a>);</td></tr>
<tr><th id="445">445</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE">processPredicateGPR</a>(<a class="local col4 ref" href="#84R" title='R' data-ref="84R">R</a>);</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-type='bool (anonymous namespace)::HexagonGenPredicate::eliminatePredCopies(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="85MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="85MF">MF</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;gen-pred&quot;)) { dbgs() &lt;&lt; __func__ &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <b>__func__</b> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="452">452</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="86PredRC" title='PredRC' data-type='const llvm::TargetRegisterClass *' data-ref="86PredRC">PredRC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>;</td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <dfn class="local col7 decl" id="87Changed" title='Changed' data-type='bool' data-ref="87Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="454">454</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</a> <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col8 decl" id="88Erase" title='Erase' data-type='VectOfInst' data-ref="88Erase">Erase</dfn>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i>// First, replace copies</i></td></tr>
<tr><th id="457">457</th><td><i>  //   IntR = PredR1</i></td></tr>
<tr><th id="458">458</th><td><i>  //   PredR2 = IntR</i></td></tr>
<tr><th id="459">459</th><td><i>  // with</i></td></tr>
<tr><th id="460">460</th><td><i>  //   PredR2 = PredR1</i></td></tr>
<tr><th id="461">461</th><td><i>  // Such sequences can be generated when a copy-into-pred is generated from</i></td></tr>
<tr><th id="462">462</th><td><i>  // a gpr register holding a result of a convertible instruction. After</i></td></tr>
<tr><th id="463">463</th><td><i>  // the convertible instruction is converted, its predicate result will be</i></td></tr>
<tr><th id="464">464</th><td><i>  // copied back into the original gpr.</i></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="89MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="89MBB">MBB</dfn> : <a class="local col5 ref" href="#85MF" title='MF' data-ref="85MF">MF</a>) {</td></tr>
<tr><th id="467">467</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="90MI">MI</dfn> : <a class="local col9 ref" href="#89MBB" title='MBB' data-ref="89MBB">MBB</a>) {</td></tr>
<tr><th id="468">468</th><td>      <b>if</b> (<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>)</td></tr>
<tr><th id="469">469</th><td>        <b>continue</b>;</td></tr>
<tr><th id="470">470</th><td>      <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col1 decl" id="91DR" title='DR' data-type='(anonymous namespace)::Register' data-ref="91DR">DR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="471">471</th><td>      <a class="tu type" href="#(anonymousnamespace)::Register" title='(anonymous namespace)::Register' data-ref="(anonymousnamespace)::Register">Register</a> <dfn class="local col2 decl" id="92SR" title='SR' data-type='(anonymous namespace)::Register' data-ref="92SR">SR</dfn> = <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE" title='(anonymous namespace)::Register::Register' data-use='c' data-ref="_ZN12_GLOBAL__N_18RegisterC1ERKN4llvm14MachineOperandE"></a><a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="472">472</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#91DR" title='DR' data-ref="91DR">DR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>))</td></tr>
<tr><th id="473">473</th><td>        <b>continue</b>;</td></tr>
<tr><th id="474">474</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#92SR" title='SR' data-ref="92SR">SR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>))</td></tr>
<tr><th id="475">475</th><td>        <b>continue</b>;</td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#91DR" title='DR' data-ref="91DR">DR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>) != <a class="local col6 ref" href="#86PredRC" title='PredRC' data-ref="86PredRC">PredRC</a>)</td></tr>
<tr><th id="477">477</th><td>        <b>continue</b>;</td></tr>
<tr><th id="478">478</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#92SR" title='SR' data-ref="92SR">SR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>) != <a class="local col6 ref" href="#86PredRC" title='PredRC' data-ref="86PredRC">PredRC</a>)</td></tr>
<tr><th id="479">479</th><td>        <b>continue</b>;</td></tr>
<tr><th id="480">480</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DR.S &amp;&amp; !SR.S &amp;&amp; &quot;Unexpected subregister&quot;) ? void (0) : __assert_fail (&quot;!DR.S &amp;&amp; !SR.S &amp;&amp; \&quot;Unexpected subregister\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#91DR" title='DR' data-ref="91DR">DR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a> &amp;&amp; !<a class="local col2 ref" href="#92SR" title='SR' data-ref="92SR">SR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::S" title='(anonymous namespace)::Register::S' data-use='r' data-ref="(anonymousnamespace)::Register::S">S</a> &amp;&amp; <q>"Unexpected subregister"</q>);</td></tr>
<tr><th id="481">481</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col1 ref" href="#91DR" title='DR' data-ref="91DR">DR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>, <a class="local col2 ref" href="#92SR" title='SR' data-ref="92SR">SR</a>.<a class="tu ref" href="#(anonymousnamespace)::Register::R" title='(anonymous namespace)::Register::R' data-use='r' data-ref="(anonymousnamespace)::Register::R">R</a>);</td></tr>
<tr><th id="482">482</th><td>      <a class="local col8 ref" href="#88Erase" title='Erase' data-ref="88Erase">Erase</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>);</td></tr>
<tr><th id="483">483</th><td>      <a class="local col7 ref" href="#87Changed" title='Changed' data-ref="87Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="484">484</th><td>    }</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</a>::<a class="typedef" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169">iterator</a> <dfn class="local col3 decl" id="93I" title='I' data-type='VectOfInst::iterator' data-ref="93I">I</dfn> = <a class="local col8 ref" href="#88Erase" title='Erase' data-ref="88Erase">Erase</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col4 decl" id="94E" title='E' data-type='VectOfInst::iterator' data-ref="94E">E</dfn> = <a class="local col8 ref" href="#88Erase" title='Erase' data-ref="88Erase">Erase</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>(); <a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#94E" title='E' data-ref="94E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>)</td></tr>
<tr><th id="488">488</th><td>    (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#93I" title='I' data-ref="93I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="local col7 ref" href="#87Changed" title='Changed' data-ref="87Changed">Changed</a>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenPredicate::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="95MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="95MF">MF</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::TII" title='(anonymous namespace)::HexagonGenPredicate::TII' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::TII">TII</a> = <a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="498">498</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::TRI" title='(anonymous namespace)::HexagonGenPredicate::TRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::TRI">TRI</a> = <a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="499">499</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::MRI" title='(anonymous namespace)::HexagonGenPredicate::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenPredicate::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="500">500</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-use='c' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="501">501</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers">PUsers</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="502">502</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::G2P" title='(anonymous namespace)::HexagonGenPredicate::G2P' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::G2P">G2P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-use='c' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <em>bool</em> <dfn class="local col6 decl" id="96Changed" title='Changed' data-type='bool' data-ref="96Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="505">505</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::collectPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19collectPredicateGPRERN4llvm15MachineFunctionE">collectPredicateGPR</a>(<span class='refarg'><a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a></span>);</td></tr>
<tr><th id="506">506</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::SetOfReg" title='(anonymous namespace)::HexagonGenPredicate::SetOfReg' data-type='std::set&lt;Register&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::SetOfReg">SetOfReg</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set{(anonymousnamespace)::Register,std::less{(anonymousnamespace)::Register},std::allocator{(anonymousnamespace)::Register}}::iterator" title='std::set&lt;(anonymous namespace)::Register, std::less&lt;(anonymous namespace)::Register&gt;, std::allocator&lt;(anonymous namespace)::Register&gt; &gt;::iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::set{(anonymousnamespace)::Register,std::less{(anonymousnamespace)::Register},std::allocator{(anonymousnamespace)::Register}}::iterator">iterator</a> <dfn class="local col7 decl" id="97I" title='I' data-type='SetOfReg::iterator' data-ref="97I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-use='c' data-ref="_ZNKSt3set5beginEv">begin</a>(), <dfn class="local col8 decl" id="98E" title='E' data-type='SetOfReg::iterator' data-ref="98E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PredGPRs" title='(anonymous namespace)::HexagonGenPredicate::PredGPRs' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PredGPRs">PredGPRs</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-use='c' data-ref="_ZNKSt3set3endEv">end</a>(); <a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-use='c' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col8 ref" href="#98E" title='E' data-ref="98E">E</a>; <a class="tu ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-use='c' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a>)</td></tr>
<tr><th id="507">507</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE" title='(anonymous namespace)::HexagonGenPredicate::processPredicateGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19processPredicateGPRERKNS_8RegisterE">processPredicateGPR</a>(<a class="tu ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratordeEv" title='std::_Rb_tree_const_iterator::operator*' data-use='c' data-ref="_ZNKSt23_Rb_tree_const_iteratordeEv">*</a><a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>bool</em> <dfn class="local col9 decl" id="99Again" title='Again' data-type='bool' data-ref="99Again">Again</dfn>;</td></tr>
<tr><th id="510">510</th><td>  <b>do</b> {</td></tr>
<tr><th id="511">511</th><td>    <a class="local col9 ref" href="#99Again" title='Again' data-ref="99Again">Again</a> = <b>false</b>;</td></tr>
<tr><th id="512">512</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</a> <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col0 decl" id="100Processed" title='Processed' data-type='VectOfInst' data-ref="100Processed">Processed</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col1 decl" id="101Copy" title='Copy' data-type='VectOfInst' data-ref="101Copy">Copy</dfn>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <b>using</b> <dfn class="local col2 typedef" id="102iterator" title='iterator' data-type='VectOfInst::iterator' data-ref="102iterator">iterator</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenPredicate::VectOfInst" title='(anonymous namespace)::HexagonGenPredicate::VectOfInst' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonGenPredicate::VectOfInst">VectOfInst</a>::<a class="typedef" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::iterator' data-type='typename vector_type::const_iterator' data-ref="llvm::SetVector{llvm::MachineInstr*,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseSet{llvm::MachineInstr*,llvm::Dens7051169">iterator</a>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <a class="local col1 ref" href="#101Copy" title='Copy' data-ref="101Copy">Copy</a> <a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#40" title='llvm::SetVector&lt;llvm::MachineInstr *, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt; &gt;::operator=' data-ref="_ZN4llvm9SetVectorIPNS_12MachineInstrESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEaSERKSA_">=</a> <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='r' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers">PUsers</a>;</td></tr>
<tr><th id="517">517</th><td>    <b>for</b> (<a class="local col2 typedef" href="#102iterator" title='iterator' data-type='VectOfInst::iterator' data-ref="102iterator">iterator</a> <dfn class="local col3 decl" id="103I" title='I' data-type='iterator' data-ref="103I">I</dfn> = <a class="local col1 ref" href="#101Copy" title='Copy' data-ref="101Copy">Copy</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <dfn class="local col4 decl" id="104E" title='E' data-type='iterator' data-ref="104E">E</dfn> = <a class="local col1 ref" href="#101Copy" title='Copy' data-ref="101Copy">Copy</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>(); <a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#104E" title='E' data-ref="104E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a>) {</td></tr>
<tr><th id="518">518</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr *' data-ref="105MI">MI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a>;</td></tr>
<tr><th id="519">519</th><td>      <em>bool</em> <dfn class="local col6 decl" id="106Done" title='Done' data-type='bool' data-ref="106Done">Done</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonGenPredicate::convertToPredForm' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE">convertToPredForm</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>);</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (<a class="local col6 ref" href="#106Done" title='Done' data-ref="106Done">Done</a>) {</td></tr>
<tr><th id="521">521</th><td>        <a class="local col0 ref" href="#100Processed" title='Processed' data-ref="100Processed">Processed</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>);</td></tr>
<tr><th id="522">522</th><td>        <a class="local col9 ref" href="#99Again" title='Again' data-ref="99Again">Again</a> = <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>      }</td></tr>
<tr><th id="524">524</th><td>    }</td></tr>
<tr><th id="525">525</th><td>    <a class="local col6 ref" href="#96Changed" title='Changed' data-ref="96Changed">Changed</a> |= <a class="local col9 ref" href="#99Again" title='Again' data-ref="99Again">Again</a>;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <em>auto</em> <dfn class="local col7 decl" id="107Done" title='Done' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp:527:17)' data-ref="107Done">Done</dfn> = [Processed] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="108MI" title='MI' data-type='llvm::MachineInstr *' data-ref="108MI">MI</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> <a class="local col0 ref" href="#100Processed" title='Processed' data-ref="100Processed">Processed</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col8 ref" href="#108MI" title='MI' data-ref="108MI">MI</a>);</td></tr>
<tr><th id="529">529</th><td>    };</td></tr>
<tr><th id="530">530</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenPredicate::PUsers" title='(anonymous namespace)::HexagonGenPredicate::PUsers' data-use='m' data-ref="(anonymousnamespace)::HexagonGenPredicate::PUsers">PUsers</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector9remove_ifET_" title='llvm::SetVector::remove_if' data-ref="_ZN4llvm9SetVector9remove_ifET_">remove_if</a>(<a class="local col7 ref" href="#107Done" title='Done' data-ref="107Done">Done</a>);</td></tr>
<tr><th id="531">531</th><td>  } <b>while</b> (<a class="local col9 ref" href="#99Again" title='Again' data-ref="99Again">Again</a>);</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <a class="local col6 ref" href="#96Changed" title='Changed' data-ref="96Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenPredicate::eliminatePredCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE">eliminatePredCopies</a>(<span class='refarg'><a class="local col5 ref" href="#95MF" title='MF' data-ref="95MF">MF</a></span>);</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> <a class="local col6 ref" href="#96Changed" title='Changed' data-ref="96Changed">Changed</a>;</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createHexagonGenPredicateEv" title='llvm::createHexagonGenPredicate' data-ref="_ZN4llvm25createHexagonGenPredicateEv">createHexagonGenPredicate</dfn>() {</td></tr>
<tr><th id="538">538</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonGenPredicate" title='(anonymous namespace)::HexagonGenPredicate' data-ref="(anonymousnamespace)::HexagonGenPredicate">HexagonGenPredicate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev" title='(anonymous namespace)::HexagonGenPredicate::HexagonGenPredicate' data-use='c' data-ref="_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev">(</a>);</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
