$date
	Sat Oct 22 20:55:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#115392
b111 !
1"
#115394
b111 &
b111 %
1$
#115395
0"
#115398
b10110 &
b10110 %
#115402
b1011 &
b1011 %
#115406
b100010 &
b100010 %
#115410
b10001 &
b10001 %
#115414
b110100 &
b110100 %
#115418
b11010 &
b11010 %
#115422
b1101 &
b1101 %
#115426
b101000 &
b101000 %
#115430
b10100 &
b10100 %
#115434
b1010 &
b1010 %
#115438
b101 &
b101 %
#115442
b10000 &
b10000 %
#115446
b1000 &
b1000 %
#115450
b100 &
b100 %
#115454
b10 &
b10 %
#115458
b1 &
b1 %
1#
#115462
b0 &
0#
b0 %
0$
#1182520
b1000 !
1"
#1182522
b1000 &
b1000 %
1$
#1182523
0"
#1182526
b100 &
b100 %
#1182530
b10 &
b10 %
#1182534
b1 &
1#
b1 %
#1182538
b0 &
b0 %
0#
0$
#2126275
b1 !
1"
#2126278
b1 &
b1 %
1$
#2126279
0"
#2126282
1#
#2126286
b0 &
0#
b0 %
0$
#4500012
