#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 24 16:38:46 2019
# Process ID: 644
# Current directory: C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1
# Command line: vivado.exe -log mc_top_core_top_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mc_top_core_top_wrapper_0_0.tcl
# Log file: C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1/mc_top_core_top_wrapper_0_0.vds
# Journal file: C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mc_top_core_top_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/ip_repo/core_wrapper_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.cache/ip 
Command: synth_design -top mc_top_core_top_wrapper_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 396.016 ; gain = 105.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mc_top_core_top_wrapper_0_0' [c:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.srcs/sources_1/bd/mc_top/ip/mc_top_core_top_wrapper_0_0/synth/mc_top_core_top_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'core_top_wrapper' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_wrapper.v:25]
	Parameter PC_BASE_ADDR bound to: 0 - type: integer 
	Parameter INST_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter INST_ASSOCIATIVITY bound to: 2 - type: integer 
	Parameter DATA_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter DATA_ASSOCIATIVITY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_top_intf_wrapper' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:25]
	Parameter PC_BASE_ADDR bound to: 0 - type: integer 
	Parameter INST_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter INST_ASSOCIATIVITY bound to: 2 - type: integer 
	Parameter DATA_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter DATA_ASSOCIATIVITY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_inf' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_inf' (0#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:25]
INFO: [Synth 8-6157] synthesizing module 'axi_inf' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_inf' (0#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:25]
INFO: [Synth 8-6157] synthesizing module 'core_top' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/core_top.sv:27]
	Parameter PC_BASE_ADDR bound to: 0 - type: integer 
	Parameter INST_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter INST_ASSOCIATIVITY bound to: 2 - type: integer 
	Parameter DATA_CACHE_SIZE bound to: 16384 - type: integer 
	Parameter DATA_ASSOCIATIVITY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_fetch' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:27]
	Parameter PC_BASE_ADDR bound to: 0 - type: integer 
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 16384 - type: integer 
	Parameter BLK_PER_SET bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instruction_cache' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instruction_cache.sv:27]
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 16384 - type: integer 
	Parameter BLK_PER_SET bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 512 - type: integer 
	Parameter WAY_SIZE bound to: 16384 - type: integer 
	Parameter INDEX_BITS bound to: 9 - type: integer 
	Parameter TAG_BITS bound to: 18 - type: integer 
	Parameter CACHE_DEPTH bound to: 512 - type: integer 
	Parameter CACHE_WIDTH bound to: 275 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 275 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
INFO: [Synth 8-6157] synthesizing module 'instr_cache_ctrl' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:29]
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter BLK_PER_SET bound to: 1 - type: integer 
	Parameter TAG_BITS bound to: 18 - type: integer 
	Parameter INDEX_BITS bound to: 9 - type: integer 
	Parameter CACHE_WIDTH bound to: 275 - type: integer 
	Parameter CACHE_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:184]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:250]
WARNING: [Synth 8-5788] Register tag_reg in module instr_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:153]
WARNING: [Synth 8-5788] Register index_reg in module instr_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:154]
WARNING: [Synth 8-5788] Register word_reg in module instr_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'instr_cache_ctrl' (2#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_cache_ctrl.sv:29]
WARNING: [Synth 8-3848] Net rlru in module/entity instruction_cache does not have driver. [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instruction_cache.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'instruction_cache' (3#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instruction_cache.sv:27]
WARNING: [Synth 8-5788] Register instr_stalled_reg in module instr_fetch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:135]
WARNING: [Synth 8-5788] Register instr_stalled_valid_reg in module instr_fetch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:132]
WARNING: [Synth 8-5788] Register o_pc_reg in module instr_fetch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:169]
WARNING: [Synth 8-5788] Register o_pcplus4_reg in module instr_fetch is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'instr_fetch' (4#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_fetch.sv:27]
INFO: [Synth 8-6157] synthesizing module 'instr_decode' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_decode.sv:27]
INFO: [Synth 8-6157] synthesizing module 'decode_and_extend' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/decode_and_extend.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/decode_and_extend.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'decode_and_extend' (5#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/decode_and_extend.sv:25]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:49]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:61]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:103]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:126]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:148]
INFO: [Synth 8-226] default block is never used [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:161]
INFO: [Synth 8-226] default block is never used [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:161]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:181]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:183]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:206]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:224]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:240]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/control_unit.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_decode.sv:205]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_decode.sv:232]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_decode.sv:240]
INFO: [Synth 8-6155] done synthesizing module 'instr_decode' (7#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instr_decode.sv:27]
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:28]
INFO: [Synth 8-6157] synthesizing module 'branch_compare' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/branch_compare.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/branch_compare.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'branch_compare' (8#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/branch_compare.sv:26]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/alu.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/alu.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/alu.sv:24]
INFO: [Synth 8-6157] synthesizing module 'system_exe_unit' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/system_exe_unit.sv:25]
	Parameter TIME_CNT_PER bound to: 1024 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/system_exe_unit.sv:79]
INFO: [Synth 8-226] default block is never used [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/system_exe_unit.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'system_exe_unit' (10#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/system_exe_unit.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:280]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:293]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:303]
WARNING: [Synth 8-6014] Unused sequential element pcplus4_reg was removed.  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:348]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (11#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/execute_unit.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mem_access' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/mem_access.sv:24]
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 16384 - type: integer 
	Parameter BLK_PER_SET bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_cache' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache.sv:27]
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 16384 - type: integer 
	Parameter BLK_PER_SET bound to: 2 - type: integer 
	Parameter NUM_BLOCKS bound to: 512 - type: integer 
	Parameter WAY_SIZE bound to: 8192 - type: integer 
	Parameter INDEX_BITS bound to: 8 - type: integer 
	Parameter TAG_BITS bound to: 19 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter CACHE_WIDTH bound to: 277 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram__parameterized0' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 277 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram__parameterized0' (11#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ram__parameterized1' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram__parameterized1' (11#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/ram.sv:24]
INFO: [Synth 8-6157] synthesizing module 'data_cache_ctrl' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:26]
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter BLK_PER_SET bound to: 2 - type: integer 
	Parameter TAG_BITS bound to: 19 - type: integer 
	Parameter INDEX_BITS bound to: 8 - type: integer 
	Parameter CACHE_WIDTH bound to: 277 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:251]
INFO: [Synth 8-226] default block is never used [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:251]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:326]
INFO: [Synth 8-226] default block is never used [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:326]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:390]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:390]
WARNING: [Synth 8-5788] Register tag_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:200]
WARNING: [Synth 8-5788] Register index_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:201]
WARNING: [Synth 8-5788] Register word_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:202]
WARNING: [Synth 8-5788] Register offset_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:203]
WARNING: [Synth 8-5788] Register store_data_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:204]
WARNING: [Synth 8-5788] Register store_size_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:205]
WARNING: [Synth 8-5788] Register load_operation_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:206]
WARNING: [Synth 8-5788] Register write_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:207]
WARNING: [Synth 8-5788] Register cached_tag_reg in module data_cache_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:215]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:365]
INFO: [Synth 8-6155] done synthesizing module 'data_cache_ctrl' (12#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'data_cache' (13#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_access' (14#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/mem_access.sv:24]
INFO: [Synth 8-6157] synthesizing module 'writeback' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/writeback.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/writeback.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (15#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/writeback.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/hazard_unit.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/hazard_unit.sv:250]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (16#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/hazard_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (17#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/core_top.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:200]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:210]
WARNING: [Synth 8-3848] Net axi_instr\.r[resp] in module/entity core_top_intf_wrapper does not have driver. [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:30]
WARNING: [Synth 8-3848] Net axi_data\.r[resp] in module/entity core_top_intf_wrapper does not have driver. [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/axi_interface.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'core_top_intf_wrapper' (18#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'core_top_wrapper' (19#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_wrapper.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mc_top_core_top_wrapper_0_0' (20#1) [c:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.srcs/sources_1/bd/mc_top/ip/mc_top_core_top_wrapper_0_0/synth/mc_top_core_top_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port i_ma_memaccess
WARNING: [Synth 8-3331] design hazard_unit has unconnected port i_ma_store
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.r[resp][1]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.r[resp][0]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.b[resp][1]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.b[resp][0]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[0]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[6]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[5]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[4]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[3]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[2]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[1]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_instr[0]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[31]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[30]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[29]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[28]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[27]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[26]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[25]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[24]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[23]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[22]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[21]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[20]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[19]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[18]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[17]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[16]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[15]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[14]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[13]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[12]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[11]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[10]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[9]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[8]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[7]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[6]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[5]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[4]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[3]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[2]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[1]
WARNING: [Synth 8-3331] design decode_and_extend has unconnected port i_jalr_reg[0]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.r[resp][1]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.r[resp][0]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.b[valid]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.b[resp][1]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.b[resp][0]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.awready
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port axi\.wready
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port i_addr[1]
WARNING: [Synth 8-3331] design instr_cache_ctrl has unconnected port i_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.633 ; gain = 168.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cache_controller:i_rlru[0] to constant 0 [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/instruction_cache.sv:165]
WARNING: [Synth 8-3295] tying undriven pin core_top_inst:axi_instr\.r[resp][1] to constant 0 [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:123]
WARNING: [Synth 8-3295] tying undriven pin core_top_inst:axi_instr\.r[resp][0] to constant 0 [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:123]
WARNING: [Synth 8-3295] tying undriven pin core_top_inst:axi_data\.r[resp][1] to constant 0 [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:123]
WARNING: [Synth 8-3295] tying undriven pin core_top_inst:axi_data\.r[resp][0] to constant 0 [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/verilog_wrappers/core_top_intf_wrapper.sv:123]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.633 ; gain = 168.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.633 ; gain = 168.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 790.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 794.836 ; gain = 4.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 794.836 ; gain = 504.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 794.836 ; gain = 504.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 794.836 ; gain = 504.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'instr_cache_ctrl'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi\.rready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_regwrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_memaccess" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_alu_srca" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_sysop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_exe_unit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_sop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "opcode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/alu.sv:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:191]
INFO: [Synth 8-5546] ROM "axi\.w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'data_cache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                 CHK_TAG |                              010 |                              010
                 MISS_AR |                              011 |                              011
                  MISS_R |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'instr_cache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                 CHK_TAG |                              010 |                              010
               CHK_DIRTY |                              011 |                              011
                    WB_W |                              100 |                              100
                    WB_B |                              101 |                              101
                 MISS_AR |                              110 |                              110
                  MISS_R |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'data_cache_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/rtl/data_cache_ctrl.sv:365]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 794.836 ; gain = 504.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              277 Bit    Registers := 2     
	              275 Bit    Registers := 1     
	               32 Bit    Registers := 52    
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 12    
+---RAMs : 
	             137K Bit         RAMs := 1     
	              69K Bit         RAMs := 2     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 99    
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 23    
	  11 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  12 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 46    
	   5 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instr_cache_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 10    
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	              275 Bit    Registers := 1     
+---RAMs : 
	             137K Bit         RAMs := 1     
Module instr_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module decode_and_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module instr_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module system_exe_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module execute_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module data_cache_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 81    
	   4 Input     32 Bit        Muxes := 16    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 10    
Module ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              277 Bit    Registers := 1     
+---RAMs : 
	              69K Bit         RAMs := 1     
Module mem_access 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module writeback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "o_memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_exe_unit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "opcode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awvalid driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[16] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wvalid driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wlast driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[7] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[6] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[5] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[4] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[3] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[2] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[1] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wstrb[0] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[31] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[30] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[29] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[28] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[27] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[26] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[25] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[24] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[23] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[22] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[21] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[20] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[19] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[18] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[17] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[16] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[15] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[14] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[13] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[12] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[11] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[10] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[9] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[8] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[7] driven by constant 0
INFO: [Synth 8-3917] design mc_top_core_top_wrapper_0_0 has port o_instr_wdata[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.r[resp][1]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.r[resp][0]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.b[resp][1]
WARNING: [Synth 8-3331] design data_cache_ctrl has unconnected port axi\.b[resp][0]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port i_funct7[0]
WARNING: [Synth 8-3331] design mc_top_core_top_wrapper_0_0 has unconnected port i_instr_awready
WARNING: [Synth 8-3331] design mc_top_core_top_wrapper_0_0 has unconnected port i_instr_wready
WARNING: [Synth 8-3331] design mc_top_core_top_wrapper_0_0 has unconnected port i_instr_bvalid
WARNING: [Synth 8-3331] design mc_top_core_top_wrapper_0_0 has unconnected port i_instr_bresp[1]
WARNING: [Synth 8-3331] design mc_top_core_top_wrapper_0_0 has unconnected port i_instr_bresp[0]
INFO: [Synth 8-3886] merging instance 'inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_pcplus4_reg[0]' (FDE) to 'inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/o_pc_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit /\reg_file_reg[0][12] )
INFO: [Synth 8-3886] merging instance 'inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_pcplus4_reg[0]' (FDE) to 'inst/core_top_intf_wrapper_inst/core_top_inst/decode_unit/o_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/o_pcplus4_reg[0]' (FDE) to 'inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/pc_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 813.438 ; gain = 523.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:                 | mem_reg    | 512 x 275(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
|ram__parameterized0: | mem_reg    | 256 x 277(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
|ram__parameterized0: | mem_reg    | 256 x 277(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                 | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|mc_top_core_top_wrapper_0_0 | inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg | Implied   | 256 x 2              | RAM256X1S x 2   | 
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_3/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_4/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_top_insti_5/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 813.438 ; gain = 523.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 813.438 ; gain = 523.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:                 | mem_reg    | 512 x 275(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
|ram__parameterized0: | mem_reg    | 256 x 277(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
|ram__parameterized0: | mem_reg    | 256 x 277(WRITE_FIRST) | W | R |                        |   |   | Port A           | 8      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                 | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|mc_top_core_top_wrapper_0_0 | inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/plru_ram.plru_cache/mem_reg | Implied   | 256 x 2              | RAM256X1S x 2   | 
+----------------------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/way_gen[0].instr_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[0].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/way_gen[1].data_cache_set/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:39 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:39 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mc_top_core_top_wrapper_0_0 | inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/o_pcplus4_reg[31] | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | 
+----------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    91|
|2     |LUT1      |     6|
|3     |LUT2      |    74|
|4     |LUT3      |   380|
|5     |LUT4      |   264|
|6     |LUT5      |  1170|
|7     |LUT6      |  1935|
|8     |MUXF7     |   595|
|9     |MUXF8     |     3|
|10    |RAM256X1S |     2|
|11    |RAMB18E1  |    24|
|12    |SRL16E    |    31|
|13    |FDCE      |   284|
|14    |FDPE      |     3|
|15    |FDRE      |  1610|
|16    |LD        |    32|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------+------+
|      |Instance                                 |Module                |Cells |
+------+-----------------------------------------+----------------------+------+
|1     |top                                      |                      |  6504|
|2     |  inst                                   |core_top_wrapper      |  6504|
|3     |    core_top_intf_wrapper_inst           |core_top_intf_wrapper |  6504|
|4     |      core_top_inst                      |core_top              |  6504|
|5     |        decode_unit                      |instr_decode          |  2098|
|6     |        exe_unit                         |execute_unit          |  1619|
|7     |          alu_exe                        |alu                   |   113|
|8     |          br_compare                     |branch_compare        |    12|
|9     |          sys_unit                       |system_exe_unit       |   350|
|10    |        fetch_unit                       |instr_fetch           |   677|
|11    |          instr_cache                    |instruction_cache     |   529|
|12    |            cache_controller             |instr_cache_ctrl      |   419|
|13    |            \way_gen[0].instr_cache_set  |ram                   |   110|
|14    |        hazard_unit                      |hazard_unit           |    35|
|15    |        mem_access_unit                  |mem_access            |  1905|
|16    |          dcache                         |data_cache            |  1831|
|17    |            cache_controller             |data_cache_ctrl       |  1030|
|18    |            \plru_ram.plru_cache         |ram__parameterized1   |     9|
|19    |            \way_gen[0].data_cache_set   |ram__parameterized0   |   659|
|20    |            \way_gen[1].data_cache_set   |ram__parameterized0_0 |   133|
|21    |        wb_unit                          |writeback             |   170|
+------+-----------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 909.148 ; gain = 619.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 909.148 ; gain = 282.926
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 909.148 ; gain = 619.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 909.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
397 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:44 . Memory (MB): peak = 909.148 ; gain = 630.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 909.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1/mc_top_core_top_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 909.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Benjamin/Documents/Word-documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1/mc_top_core_top_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mc_top_core_top_wrapper_0_0_utilization_synth.rpt -pb mc_top_core_top_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 16:40:55 2019...
