
Projeto 02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016a0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001760  08001760  00002760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800177c  0800177c  0000300c  2**0
                  CONTENTS
  4 .ARM          00000008  0800177c  0800177c  0000277c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001784  08001784  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001784  08001784  00002784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001788  08001788  00002788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800178c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001798  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001798  0000306c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005d5e  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001159  00000000  00000000  00008d92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000760  00000000  00000000  00009ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059a  00000000  00000000  0000a650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012a8c  00000000  00000000  0000abea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ce8  00000000  00000000  0001d676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00075eb7  00000000  00000000  0002535e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b215  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a58  00000000  00000000  0009b258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  0009ccb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001748 	.word	0x08001748

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001748 	.word	0x08001748

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	@ (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 f912 	bl	80006d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f80a 	bl	80004c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM6_Init();
 80004b4:	f000 f858 	bl	8000568 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80004b8:	4b02      	ldr	r3, [pc, #8]	@ (80004c4 <main+0x1c>)
 80004ba:	0018      	movs	r0, r3
 80004bc:	f001 f820 	bl	8001500 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004c0:	46c0      	nop			@ (mov r8, r8)
 80004c2:	e7fd      	b.n	80004c0 <main+0x18>
 80004c4:	20000028 	.word	0x20000028

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b590      	push	{r4, r7, lr}
 80004ca:	b095      	sub	sp, #84	@ 0x54
 80004cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ce:	2418      	movs	r4, #24
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	0018      	movs	r0, r3
 80004d4:	2338      	movs	r3, #56	@ 0x38
 80004d6:	001a      	movs	r2, r3
 80004d8:	2100      	movs	r1, #0
 80004da:	f001 f909 	bl	80016f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	0018      	movs	r0, r3
 80004e2:	2314      	movs	r3, #20
 80004e4:	001a      	movs	r2, r3
 80004e6:	2100      	movs	r1, #0
 80004e8:	f001 f902 	bl	80016f0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000560 <SystemClock_Config+0x98>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000564 <SystemClock_Config+0x9c>)
 80004f2:	401a      	ands	r2, r3
 80004f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000560 <SystemClock_Config+0x98>)
 80004f6:	2180      	movs	r1, #128	@ 0x80
 80004f8:	0109      	lsls	r1, r1, #4
 80004fa:	430a      	orrs	r2, r1
 80004fc:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004fe:	0021      	movs	r1, r4
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2202      	movs	r2, #2
 8000504:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2201      	movs	r2, #1
 800050a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2210      	movs	r2, #16
 8000510:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2200      	movs	r2, #0
 8000516:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000518:	187b      	adds	r3, r7, r1
 800051a:	0018      	movs	r0, r3
 800051c:	f000 f9fe 	bl	800091c <HAL_RCC_OscConfig>
 8000520:	1e03      	subs	r3, r0, #0
 8000522:	d001      	beq.n	8000528 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000524:	f000 f85c 	bl	80005e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	220f      	movs	r2, #15
 800052c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2201      	movs	r2, #1
 8000532:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	2200      	movs	r2, #0
 8000544:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	2100      	movs	r1, #0
 800054a:	0018      	movs	r0, r3
 800054c:	f000 fdaa 	bl	80010a4 <HAL_RCC_ClockConfig>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000554:	f000 f844 	bl	80005e0 <Error_Handler>
  }
}
 8000558:	46c0      	nop			@ (mov r8, r8)
 800055a:	46bd      	mov	sp, r7
 800055c:	b015      	add	sp, #84	@ 0x54
 800055e:	bd90      	pop	{r4, r7, pc}
 8000560:	40007000 	.word	0x40007000
 8000564:	ffffe7ff 	.word	0xffffe7ff

08000568 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800056e:	003b      	movs	r3, r7
 8000570:	0018      	movs	r0, r3
 8000572:	2308      	movs	r3, #8
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f001 f8ba 	bl	80016f0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800057c:	4b15      	ldr	r3, [pc, #84]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 800057e:	4a16      	ldr	r2, [pc, #88]	@ (80005d8 <MX_TIM6_Init+0x70>)
 8000580:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 12000-1;
 8000582:	4b14      	ldr	r3, [pc, #80]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 8000584:	4a15      	ldr	r2, [pc, #84]	@ (80005dc <MX_TIM6_Init+0x74>)
 8000586:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000588:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10-1;
 800058e:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 8000590:	2209      	movs	r2, #9
 8000592:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 8000596:	2280      	movs	r2, #128	@ 0x80
 8000598:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 800059c:	0018      	movs	r0, r3
 800059e:	f000 ff6f 	bl	8001480 <HAL_TIM_Base_Init>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80005a6:	f000 f81b 	bl	80005e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005aa:	003b      	movs	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b0:	003b      	movs	r3, r7
 80005b2:	2200      	movs	r2, #0
 80005b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80005b6:	003a      	movs	r2, r7
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <MX_TIM6_Init+0x6c>)
 80005ba:	0011      	movs	r1, r2
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 f83f 	bl	8001640 <HAL_TIMEx_MasterConfigSynchronization>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80005c6:	f000 f80b 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	20000028 	.word	0x20000028
 80005d8:	40001000 	.word	0x40001000
 80005dc:	00002edf 	.word	0x00002edf

080005e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e8:	46c0      	nop			@ (mov r8, r8)
 80005ea:	e7fd      	b.n	80005e8 <Error_Handler+0x8>

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f0:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <HAL_MspInit+0x24>)
 80005f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <HAL_MspInit+0x24>)
 80005f6:	2101      	movs	r1, #1
 80005f8:	430a      	orrs	r2, r1
 80005fa:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	4b04      	ldr	r3, [pc, #16]	@ (8000610 <HAL_MspInit+0x24>)
 80005fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000600:	4b03      	ldr	r3, [pc, #12]	@ (8000610 <HAL_MspInit+0x24>)
 8000602:	2180      	movs	r1, #128	@ 0x80
 8000604:	0549      	lsls	r1, r1, #21
 8000606:	430a      	orrs	r2, r1
 8000608:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40021000 	.word	0x40021000

08000614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <HAL_TIM_Base_MspInit+0x28>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d105      	bne.n	8000632 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <HAL_TIM_Base_MspInit+0x2c>)
 8000628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800062a:	4b05      	ldr	r3, [pc, #20]	@ (8000640 <HAL_TIM_Base_MspInit+0x2c>)
 800062c:	2110      	movs	r1, #16
 800062e:	430a      	orrs	r2, r1
 8000630:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b002      	add	sp, #8
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	40001000 	.word	0x40001000
 8000640:	40021000 	.word	0x40021000

08000644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	e7fd      	b.n	8000648 <NMI_Handler+0x4>

0800064c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000650:	46c0      	nop			@ (mov r8, r8)
 8000652:	e7fd      	b.n	8000650 <HardFault_Handler+0x4>

08000654 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000658:	46c0      	nop			@ (mov r8, r8)
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}

0800065e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800066c:	f000 f886 	bl	800077c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000670:	46c0      	nop			@ (mov r8, r8)
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000680:	480d      	ldr	r0, [pc, #52]	@ (80006b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000682:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000684:	f7ff fff7 	bl	8000676 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000688:	480c      	ldr	r0, [pc, #48]	@ (80006bc <LoopForever+0x6>)
  ldr r1, =_edata
 800068a:	490d      	ldr	r1, [pc, #52]	@ (80006c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800068c:	4a0d      	ldr	r2, [pc, #52]	@ (80006c4 <LoopForever+0xe>)
  movs r3, #0
 800068e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000690:	e002      	b.n	8000698 <LoopCopyDataInit>

08000692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000696:	3304      	adds	r3, #4

08000698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800069a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800069c:	d3f9      	bcc.n	8000692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069e:	4a0a      	ldr	r2, [pc, #40]	@ (80006c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006a0:	4c0a      	ldr	r4, [pc, #40]	@ (80006cc <LoopForever+0x16>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a4:	e001      	b.n	80006aa <LoopFillZerobss>

080006a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a8:	3204      	adds	r2, #4

080006aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ac:	d3fb      	bcc.n	80006a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ae:	f001 f827 	bl	8001700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006b2:	f7ff fef9 	bl	80004a8 <main>

080006b6 <LoopForever>:

LoopForever:
    b LoopForever
 80006b6:	e7fe      	b.n	80006b6 <LoopForever>
  ldr   r0, =_estack
 80006b8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80006bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006c4:	0800178c 	.word	0x0800178c
  ldr r2, =_sbss
 80006c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006cc:	2000006c 	.word	0x2000006c

080006d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_COMP_IRQHandler>
	...

080006d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80006e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <HAL_Init+0x3c>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <HAL_Init+0x3c>)
 80006e6:	2140      	movs	r1, #64	@ 0x40
 80006e8:	430a      	orrs	r2, r1
 80006ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ec:	2000      	movs	r0, #0
 80006ee:	f000 f811 	bl	8000714 <HAL_InitTick>
 80006f2:	1e03      	subs	r3, r0, #0
 80006f4:	d003      	beq.n	80006fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	2201      	movs	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
 80006fc:	e001      	b.n	8000702 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006fe:	f7ff ff75 	bl	80005ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	781b      	ldrb	r3, [r3, #0]
}
 8000706:	0018      	movs	r0, r3
 8000708:	46bd      	mov	sp, r7
 800070a:	b002      	add	sp, #8
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	40022000 	.word	0x40022000

08000714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <HAL_InitTick+0x5c>)
 800071e:	681c      	ldr	r4, [r3, #0]
 8000720:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <HAL_InitTick+0x60>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	0019      	movs	r1, r3
 8000726:	23fa      	movs	r3, #250	@ 0xfa
 8000728:	0098      	lsls	r0, r3, #2
 800072a:	f7ff fced 	bl	8000108 <__udivsi3>
 800072e:	0003      	movs	r3, r0
 8000730:	0019      	movs	r1, r3
 8000732:	0020      	movs	r0, r4
 8000734:	f7ff fce8 	bl	8000108 <__udivsi3>
 8000738:	0003      	movs	r3, r0
 800073a:	0018      	movs	r0, r3
 800073c:	f000 f8e1 	bl	8000902 <HAL_SYSTICK_Config>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e00f      	b.n	8000768 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b03      	cmp	r3, #3
 800074c:	d80b      	bhi.n	8000766 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	2301      	movs	r3, #1
 8000752:	425b      	negs	r3, r3
 8000754:	2200      	movs	r2, #0
 8000756:	0018      	movs	r0, r3
 8000758:	f000 f8be 	bl	80008d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800075c:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <HAL_InitTick+0x64>)
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
 8000764:	e000      	b.n	8000768 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	b003      	add	sp, #12
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	20000000 	.word	0x20000000
 8000774:	20000008 	.word	0x20000008
 8000778:	20000004 	.word	0x20000004

0800077c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000780:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <HAL_IncTick+0x1c>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	001a      	movs	r2, r3
 8000786:	4b05      	ldr	r3, [pc, #20]	@ (800079c <HAL_IncTick+0x20>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	18d2      	adds	r2, r2, r3
 800078c:	4b03      	ldr	r3, [pc, #12]	@ (800079c <HAL_IncTick+0x20>)
 800078e:	601a      	str	r2, [r3, #0]
}
 8000790:	46c0      	nop			@ (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	20000008 	.word	0x20000008
 800079c:	20000068 	.word	0x20000068

080007a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  return uwTick;
 80007a4:	4b02      	ldr	r3, [pc, #8]	@ (80007b0 <HAL_GetTick+0x10>)
 80007a6:	681b      	ldr	r3, [r3, #0]
}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	20000068 	.word	0x20000068

080007b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	0002      	movs	r2, r0
 80007bc:	6039      	str	r1, [r7, #0]
 80007be:	1dfb      	adds	r3, r7, #7
 80007c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80007c8:	d828      	bhi.n	800081c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007ca:	4a2f      	ldr	r2, [pc, #188]	@ (8000888 <__NVIC_SetPriority+0xd4>)
 80007cc:	1dfb      	adds	r3, r7, #7
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	b25b      	sxtb	r3, r3
 80007d2:	089b      	lsrs	r3, r3, #2
 80007d4:	33c0      	adds	r3, #192	@ 0xc0
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	589b      	ldr	r3, [r3, r2]
 80007da:	1dfa      	adds	r2, r7, #7
 80007dc:	7812      	ldrb	r2, [r2, #0]
 80007de:	0011      	movs	r1, r2
 80007e0:	2203      	movs	r2, #3
 80007e2:	400a      	ands	r2, r1
 80007e4:	00d2      	lsls	r2, r2, #3
 80007e6:	21ff      	movs	r1, #255	@ 0xff
 80007e8:	4091      	lsls	r1, r2
 80007ea:	000a      	movs	r2, r1
 80007ec:	43d2      	mvns	r2, r2
 80007ee:	401a      	ands	r2, r3
 80007f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	019b      	lsls	r3, r3, #6
 80007f6:	22ff      	movs	r2, #255	@ 0xff
 80007f8:	401a      	ands	r2, r3
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	0018      	movs	r0, r3
 8000800:	2303      	movs	r3, #3
 8000802:	4003      	ands	r3, r0
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000808:	481f      	ldr	r0, [pc, #124]	@ (8000888 <__NVIC_SetPriority+0xd4>)
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	b25b      	sxtb	r3, r3
 8000810:	089b      	lsrs	r3, r3, #2
 8000812:	430a      	orrs	r2, r1
 8000814:	33c0      	adds	r3, #192	@ 0xc0
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800081a:	e031      	b.n	8000880 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800081c:	4a1b      	ldr	r2, [pc, #108]	@ (800088c <__NVIC_SetPriority+0xd8>)
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	0019      	movs	r1, r3
 8000824:	230f      	movs	r3, #15
 8000826:	400b      	ands	r3, r1
 8000828:	3b08      	subs	r3, #8
 800082a:	089b      	lsrs	r3, r3, #2
 800082c:	3306      	adds	r3, #6
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	18d3      	adds	r3, r2, r3
 8000832:	3304      	adds	r3, #4
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	1dfa      	adds	r2, r7, #7
 8000838:	7812      	ldrb	r2, [r2, #0]
 800083a:	0011      	movs	r1, r2
 800083c:	2203      	movs	r2, #3
 800083e:	400a      	ands	r2, r1
 8000840:	00d2      	lsls	r2, r2, #3
 8000842:	21ff      	movs	r1, #255	@ 0xff
 8000844:	4091      	lsls	r1, r2
 8000846:	000a      	movs	r2, r1
 8000848:	43d2      	mvns	r2, r2
 800084a:	401a      	ands	r2, r3
 800084c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	019b      	lsls	r3, r3, #6
 8000852:	22ff      	movs	r2, #255	@ 0xff
 8000854:	401a      	ands	r2, r3
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	0018      	movs	r0, r3
 800085c:	2303      	movs	r3, #3
 800085e:	4003      	ands	r3, r0
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000864:	4809      	ldr	r0, [pc, #36]	@ (800088c <__NVIC_SetPriority+0xd8>)
 8000866:	1dfb      	adds	r3, r7, #7
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	001c      	movs	r4, r3
 800086c:	230f      	movs	r3, #15
 800086e:	4023      	ands	r3, r4
 8000870:	3b08      	subs	r3, #8
 8000872:	089b      	lsrs	r3, r3, #2
 8000874:	430a      	orrs	r2, r1
 8000876:	3306      	adds	r3, #6
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	18c3      	adds	r3, r0, r3
 800087c:	3304      	adds	r3, #4
 800087e:	601a      	str	r2, [r3, #0]
}
 8000880:	46c0      	nop			@ (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	b003      	add	sp, #12
 8000886:	bd90      	pop	{r4, r7, pc}
 8000888:	e000e100 	.word	0xe000e100
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	1e5a      	subs	r2, r3, #1
 800089c:	2380      	movs	r3, #128	@ 0x80
 800089e:	045b      	lsls	r3, r3, #17
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d301      	bcc.n	80008a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008a4:	2301      	movs	r3, #1
 80008a6:	e010      	b.n	80008ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008a8:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <SysTick_Config+0x44>)
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	3a01      	subs	r2, #1
 80008ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008b0:	2301      	movs	r3, #1
 80008b2:	425b      	negs	r3, r3
 80008b4:	2103      	movs	r1, #3
 80008b6:	0018      	movs	r0, r3
 80008b8:	f7ff ff7c 	bl	80007b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008bc:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <SysTick_Config+0x44>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c2:	4b04      	ldr	r3, [pc, #16]	@ (80008d4 <SysTick_Config+0x44>)
 80008c4:	2207      	movs	r2, #7
 80008c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c8:	2300      	movs	r3, #0
}
 80008ca:	0018      	movs	r0, r3
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b002      	add	sp, #8
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	e000e010 	.word	0xe000e010

080008d8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60b9      	str	r1, [r7, #8]
 80008e0:	607a      	str	r2, [r7, #4]
 80008e2:	210f      	movs	r1, #15
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	1c02      	adds	r2, r0, #0
 80008e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008ea:	68ba      	ldr	r2, [r7, #8]
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	0011      	movs	r1, r2
 80008f4:	0018      	movs	r0, r3
 80008f6:	f7ff ff5d 	bl	80007b4 <__NVIC_SetPriority>
}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b004      	add	sp, #16
 8000900:	bd80      	pop	{r7, pc}

08000902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b082      	sub	sp, #8
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	0018      	movs	r0, r3
 800090e:	f7ff ffbf 	bl	8000890 <SysTick_Config>
 8000912:	0003      	movs	r3, r0
}
 8000914:	0018      	movs	r0, r3
 8000916:	46bd      	mov	sp, r7
 8000918:	b002      	add	sp, #8
 800091a:	bd80      	pop	{r7, pc}

0800091c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800091c:	b5b0      	push	{r4, r5, r7, lr}
 800091e:	b08a      	sub	sp, #40	@ 0x28
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d102      	bne.n	8000930 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	f000 fbaf 	bl	800108e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000930:	4bcf      	ldr	r3, [pc, #828]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	220c      	movs	r2, #12
 8000936:	4013      	ands	r3, r2
 8000938:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800093a:	4bcd      	ldr	r3, [pc, #820]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 800093c:	68da      	ldr	r2, [r3, #12]
 800093e:	2380      	movs	r3, #128	@ 0x80
 8000940:	025b      	lsls	r3, r3, #9
 8000942:	4013      	ands	r3, r2
 8000944:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2201      	movs	r2, #1
 800094c:	4013      	ands	r3, r2
 800094e:	d100      	bne.n	8000952 <HAL_RCC_OscConfig+0x36>
 8000950:	e07e      	b.n	8000a50 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000952:	6a3b      	ldr	r3, [r7, #32]
 8000954:	2b08      	cmp	r3, #8
 8000956:	d007      	beq.n	8000968 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000958:	6a3b      	ldr	r3, [r7, #32]
 800095a:	2b0c      	cmp	r3, #12
 800095c:	d112      	bne.n	8000984 <HAL_RCC_OscConfig+0x68>
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	025b      	lsls	r3, r3, #9
 8000964:	429a      	cmp	r2, r3
 8000966:	d10d      	bne.n	8000984 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000968:	4bc1      	ldr	r3, [pc, #772]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	2380      	movs	r3, #128	@ 0x80
 800096e:	029b      	lsls	r3, r3, #10
 8000970:	4013      	ands	r3, r2
 8000972:	d100      	bne.n	8000976 <HAL_RCC_OscConfig+0x5a>
 8000974:	e06b      	b.n	8000a4e <HAL_RCC_OscConfig+0x132>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d167      	bne.n	8000a4e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800097e:	2301      	movs	r3, #1
 8000980:	f000 fb85 	bl	800108e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	685a      	ldr	r2, [r3, #4]
 8000988:	2380      	movs	r3, #128	@ 0x80
 800098a:	025b      	lsls	r3, r3, #9
 800098c:	429a      	cmp	r2, r3
 800098e:	d107      	bne.n	80009a0 <HAL_RCC_OscConfig+0x84>
 8000990:	4bb7      	ldr	r3, [pc, #732]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	4bb6      	ldr	r3, [pc, #728]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000996:	2180      	movs	r1, #128	@ 0x80
 8000998:	0249      	lsls	r1, r1, #9
 800099a:	430a      	orrs	r2, r1
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e027      	b.n	80009f0 <HAL_RCC_OscConfig+0xd4>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685a      	ldr	r2, [r3, #4]
 80009a4:	23a0      	movs	r3, #160	@ 0xa0
 80009a6:	02db      	lsls	r3, r3, #11
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d10e      	bne.n	80009ca <HAL_RCC_OscConfig+0xae>
 80009ac:	4bb0      	ldr	r3, [pc, #704]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4baf      	ldr	r3, [pc, #700]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009b2:	2180      	movs	r1, #128	@ 0x80
 80009b4:	02c9      	lsls	r1, r1, #11
 80009b6:	430a      	orrs	r2, r1
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	4bad      	ldr	r3, [pc, #692]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	4bac      	ldr	r3, [pc, #688]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009c0:	2180      	movs	r1, #128	@ 0x80
 80009c2:	0249      	lsls	r1, r1, #9
 80009c4:	430a      	orrs	r2, r1
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	e012      	b.n	80009f0 <HAL_RCC_OscConfig+0xd4>
 80009ca:	4ba9      	ldr	r3, [pc, #676]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	4ba8      	ldr	r3, [pc, #672]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009d0:	49a8      	ldr	r1, [pc, #672]	@ (8000c74 <HAL_RCC_OscConfig+0x358>)
 80009d2:	400a      	ands	r2, r1
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	4ba6      	ldr	r3, [pc, #664]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	2380      	movs	r3, #128	@ 0x80
 80009dc:	025b      	lsls	r3, r3, #9
 80009de:	4013      	ands	r3, r2
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	4ba2      	ldr	r3, [pc, #648]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	4ba1      	ldr	r3, [pc, #644]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 80009ea:	49a3      	ldr	r1, [pc, #652]	@ (8000c78 <HAL_RCC_OscConfig+0x35c>)
 80009ec:	400a      	ands	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d015      	beq.n	8000a24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009f8:	f7ff fed2 	bl	80007a0 <HAL_GetTick>
 80009fc:	0003      	movs	r3, r0
 80009fe:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000a00:	e009      	b.n	8000a16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a02:	f7ff fecd 	bl	80007a0 <HAL_GetTick>
 8000a06:	0002      	movs	r2, r0
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	2b64      	cmp	r3, #100	@ 0x64
 8000a0e:	d902      	bls.n	8000a16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000a10:	2303      	movs	r3, #3
 8000a12:	f000 fb3c 	bl	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000a16:	4b96      	ldr	r3, [pc, #600]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	2380      	movs	r3, #128	@ 0x80
 8000a1c:	029b      	lsls	r3, r3, #10
 8000a1e:	4013      	ands	r3, r2
 8000a20:	d0ef      	beq.n	8000a02 <HAL_RCC_OscConfig+0xe6>
 8000a22:	e015      	b.n	8000a50 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a24:	f7ff febc 	bl	80007a0 <HAL_GetTick>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000a2c:	e008      	b.n	8000a40 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a2e:	f7ff feb7 	bl	80007a0 <HAL_GetTick>
 8000a32:	0002      	movs	r2, r0
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	2b64      	cmp	r3, #100	@ 0x64
 8000a3a:	d901      	bls.n	8000a40 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	e326      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000a40:	4b8b      	ldr	r3, [pc, #556]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	2380      	movs	r3, #128	@ 0x80
 8000a46:	029b      	lsls	r3, r3, #10
 8000a48:	4013      	ands	r3, r2
 8000a4a:	d1f0      	bne.n	8000a2e <HAL_RCC_OscConfig+0x112>
 8000a4c:	e000      	b.n	8000a50 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a4e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2202      	movs	r2, #2
 8000a56:	4013      	ands	r3, r2
 8000a58:	d100      	bne.n	8000a5c <HAL_RCC_OscConfig+0x140>
 8000a5a:	e08b      	b.n	8000b74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a62:	6a3b      	ldr	r3, [r7, #32]
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d005      	beq.n	8000a74 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000a68:	6a3b      	ldr	r3, [r7, #32]
 8000a6a:	2b0c      	cmp	r3, #12
 8000a6c:	d13e      	bne.n	8000aec <HAL_RCC_OscConfig+0x1d0>
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d13b      	bne.n	8000aec <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000a74:	4b7e      	ldr	r3, [pc, #504]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2204      	movs	r2, #4
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	d004      	beq.n	8000a88 <HAL_RCC_OscConfig+0x16c>
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d101      	bne.n	8000a88 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	e302      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a88:	4b79      	ldr	r3, [pc, #484]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	4a7b      	ldr	r2, [pc, #492]	@ (8000c7c <HAL_RCC_OscConfig+0x360>)
 8000a8e:	4013      	ands	r3, r2
 8000a90:	0019      	movs	r1, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	691b      	ldr	r3, [r3, #16]
 8000a96:	021a      	lsls	r2, r3, #8
 8000a98:	4b75      	ldr	r3, [pc, #468]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000a9e:	4b74      	ldr	r3, [pc, #464]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2209      	movs	r2, #9
 8000aa4:	4393      	bics	r3, r2
 8000aa6:	0019      	movs	r1, r3
 8000aa8:	4b71      	ldr	r3, [pc, #452]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000aaa:	697a      	ldr	r2, [r7, #20]
 8000aac:	430a      	orrs	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ab0:	f000 fc40 	bl	8001334 <HAL_RCC_GetSysClockFreq>
 8000ab4:	0001      	movs	r1, r0
 8000ab6:	4b6e      	ldr	r3, [pc, #440]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000ab8:	68db      	ldr	r3, [r3, #12]
 8000aba:	091b      	lsrs	r3, r3, #4
 8000abc:	220f      	movs	r2, #15
 8000abe:	4013      	ands	r3, r2
 8000ac0:	4a6f      	ldr	r2, [pc, #444]	@ (8000c80 <HAL_RCC_OscConfig+0x364>)
 8000ac2:	5cd3      	ldrb	r3, [r2, r3]
 8000ac4:	000a      	movs	r2, r1
 8000ac6:	40da      	lsrs	r2, r3
 8000ac8:	4b6e      	ldr	r3, [pc, #440]	@ (8000c84 <HAL_RCC_OscConfig+0x368>)
 8000aca:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000acc:	4b6e      	ldr	r3, [pc, #440]	@ (8000c88 <HAL_RCC_OscConfig+0x36c>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2513      	movs	r5, #19
 8000ad2:	197c      	adds	r4, r7, r5
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f7ff fe1d 	bl	8000714 <HAL_InitTick>
 8000ada:	0003      	movs	r3, r0
 8000adc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000ade:	197b      	adds	r3, r7, r5
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d046      	beq.n	8000b74 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8000ae6:	197b      	adds	r3, r7, r5
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	e2d0      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d027      	beq.n	8000b42 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000af2:	4b5f      	ldr	r3, [pc, #380]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2209      	movs	r2, #9
 8000af8:	4393      	bics	r3, r2
 8000afa:	0019      	movs	r1, r3
 8000afc:	4b5c      	ldr	r3, [pc, #368]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	430a      	orrs	r2, r1
 8000b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b04:	f7ff fe4c 	bl	80007a0 <HAL_GetTick>
 8000b08:	0003      	movs	r3, r0
 8000b0a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000b0c:	e008      	b.n	8000b20 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b0e:	f7ff fe47 	bl	80007a0 <HAL_GetTick>
 8000b12:	0002      	movs	r2, r0
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d901      	bls.n	8000b20 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	e2b6      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000b20:	4b53      	ldr	r3, [pc, #332]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2204      	movs	r2, #4
 8000b26:	4013      	ands	r3, r2
 8000b28:	d0f1      	beq.n	8000b0e <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b2a:	4b51      	ldr	r3, [pc, #324]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	4a53      	ldr	r2, [pc, #332]	@ (8000c7c <HAL_RCC_OscConfig+0x360>)
 8000b30:	4013      	ands	r3, r2
 8000b32:	0019      	movs	r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	691b      	ldr	r3, [r3, #16]
 8000b38:	021a      	lsls	r2, r3, #8
 8000b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	e018      	b.n	8000b74 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b42:	4b4b      	ldr	r3, [pc, #300]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	4b4a      	ldr	r3, [pc, #296]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b48:	2101      	movs	r1, #1
 8000b4a:	438a      	bics	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b4e:	f7ff fe27 	bl	80007a0 <HAL_GetTick>
 8000b52:	0003      	movs	r3, r0
 8000b54:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000b56:	e008      	b.n	8000b6a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b58:	f7ff fe22 	bl	80007a0 <HAL_GetTick>
 8000b5c:	0002      	movs	r2, r0
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	d901      	bls.n	8000b6a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8000b66:	2303      	movs	r3, #3
 8000b68:	e291      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000b6a:	4b41      	ldr	r3, [pc, #260]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2204      	movs	r2, #4
 8000b70:	4013      	ands	r3, r2
 8000b72:	d1f1      	bne.n	8000b58 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2210      	movs	r2, #16
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	d100      	bne.n	8000b80 <HAL_RCC_OscConfig+0x264>
 8000b7e:	e0a1      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b80:	6a3b      	ldr	r3, [r7, #32]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d140      	bne.n	8000c08 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b86:	4b3a      	ldr	r3, [pc, #232]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	2380      	movs	r3, #128	@ 0x80
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d005      	beq.n	8000b9e <HAL_RCC_OscConfig+0x282>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	69db      	ldr	r3, [r3, #28]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d101      	bne.n	8000b9e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e277      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b9e:	4b34      	ldr	r3, [pc, #208]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	4a3a      	ldr	r2, [pc, #232]	@ (8000c8c <HAL_RCC_OscConfig+0x370>)
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bac:	4b30      	ldr	r3, [pc, #192]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	021b      	lsls	r3, r3, #8
 8000bb8:	0a19      	lsrs	r1, r3, #8
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a1b      	ldr	r3, [r3, #32]
 8000bbe:	061a      	lsls	r2, r3, #24
 8000bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bca:	0b5b      	lsrs	r3, r3, #13
 8000bcc:	3301      	adds	r3, #1
 8000bce:	2280      	movs	r2, #128	@ 0x80
 8000bd0:	0212      	lsls	r2, r2, #8
 8000bd2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000bd4:	4b26      	ldr	r3, [pc, #152]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	091b      	lsrs	r3, r3, #4
 8000bda:	210f      	movs	r1, #15
 8000bdc:	400b      	ands	r3, r1
 8000bde:	4928      	ldr	r1, [pc, #160]	@ (8000c80 <HAL_RCC_OscConfig+0x364>)
 8000be0:	5ccb      	ldrb	r3, [r1, r3]
 8000be2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000be4:	4b27      	ldr	r3, [pc, #156]	@ (8000c84 <HAL_RCC_OscConfig+0x368>)
 8000be6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8000be8:	4b27      	ldr	r3, [pc, #156]	@ (8000c88 <HAL_RCC_OscConfig+0x36c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2513      	movs	r5, #19
 8000bee:	197c      	adds	r4, r7, r5
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff fd8f 	bl	8000714 <HAL_InitTick>
 8000bf6:	0003      	movs	r3, r0
 8000bf8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8000bfa:	197b      	adds	r3, r7, r5
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d060      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8000c02:	197b      	adds	r3, r7, r5
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	e242      	b.n	800108e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69db      	ldr	r3, [r3, #28]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d03f      	beq.n	8000c90 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000c10:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c16:	2180      	movs	r1, #128	@ 0x80
 8000c18:	0049      	lsls	r1, r1, #1
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c1e:	f7ff fdbf 	bl	80007a0 <HAL_GetTick>
 8000c22:	0003      	movs	r3, r0
 8000c24:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000c26:	e008      	b.n	8000c3a <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c28:	f7ff fdba 	bl	80007a0 <HAL_GetTick>
 8000c2c:	0002      	movs	r2, r0
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d901      	bls.n	8000c3a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8000c36:	2303      	movs	r3, #3
 8000c38:	e229      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	2380      	movs	r3, #128	@ 0x80
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4013      	ands	r3, r2
 8000c44:	d0f0      	beq.n	8000c28 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c46:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	4a10      	ldr	r2, [pc, #64]	@ (8000c8c <HAL_RCC_OscConfig+0x370>)
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	0019      	movs	r1, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c56:	430a      	orrs	r2, r1
 8000c58:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c5a:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	021b      	lsls	r3, r3, #8
 8000c60:	0a19      	lsrs	r1, r3, #8
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a1b      	ldr	r3, [r3, #32]
 8000c66:	061a      	lsls	r2, r3, #24
 8000c68:	4b01      	ldr	r3, [pc, #4]	@ (8000c70 <HAL_RCC_OscConfig+0x354>)
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	e029      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3a8>
 8000c70:	40021000 	.word	0x40021000
 8000c74:	fffeffff 	.word	0xfffeffff
 8000c78:	fffbffff 	.word	0xfffbffff
 8000c7c:	ffffe0ff 	.word	0xffffe0ff
 8000c80:	08001760 	.word	0x08001760
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000004 	.word	0x20000004
 8000c8c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c90:	4bbd      	ldr	r3, [pc, #756]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4bbc      	ldr	r3, [pc, #752]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000c96:	49bd      	ldr	r1, [pc, #756]	@ (8000f8c <HAL_RCC_OscConfig+0x670>)
 8000c98:	400a      	ands	r2, r1
 8000c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fd80 	bl	80007a0 <HAL_GetTick>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ca4:	e008      	b.n	8000cb8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ca6:	f7ff fd7b 	bl	80007a0 <HAL_GetTick>
 8000caa:	0002      	movs	r2, r0
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	d901      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	e1ea      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000cb8:	4bb3      	ldr	r3, [pc, #716]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d1f0      	bne.n	8000ca6 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2208      	movs	r2, #8
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d036      	beq.n	8000d3c <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d019      	beq.n	8000d0a <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cd6:	4bac      	ldr	r3, [pc, #688]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000cd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000cda:	4bab      	ldr	r3, [pc, #684]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000cdc:	2101      	movs	r1, #1
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce2:	f7ff fd5d 	bl	80007a0 <HAL_GetTick>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cec:	f7ff fd58 	bl	80007a0 <HAL_GetTick>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e1c7      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000cfe:	4ba2      	ldr	r3, [pc, #648]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d02:	2202      	movs	r2, #2
 8000d04:	4013      	ands	r3, r2
 8000d06:	d0f1      	beq.n	8000cec <HAL_RCC_OscConfig+0x3d0>
 8000d08:	e018      	b.n	8000d3c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d0a:	4b9f      	ldr	r3, [pc, #636]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000d0e:	4b9e      	ldr	r3, [pc, #632]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d10:	2101      	movs	r1, #1
 8000d12:	438a      	bics	r2, r1
 8000d14:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d16:	f7ff fd43 	bl	80007a0 <HAL_GetTick>
 8000d1a:	0003      	movs	r3, r0
 8000d1c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d20:	f7ff fd3e 	bl	80007a0 <HAL_GetTick>
 8000d24:	0002      	movs	r2, r0
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e1ad      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000d32:	4b95      	ldr	r3, [pc, #596]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d36:	2202      	movs	r2, #2
 8000d38:	4013      	ands	r3, r2
 8000d3a:	d1f1      	bne.n	8000d20 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2204      	movs	r2, #4
 8000d42:	4013      	ands	r3, r2
 8000d44:	d100      	bne.n	8000d48 <HAL_RCC_OscConfig+0x42c>
 8000d46:	e0ae      	b.n	8000ea6 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d48:	2027      	movs	r0, #39	@ 0x27
 8000d4a:	183b      	adds	r3, r7, r0
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d50:	4b8d      	ldr	r3, [pc, #564]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d54:	2380      	movs	r3, #128	@ 0x80
 8000d56:	055b      	lsls	r3, r3, #21
 8000d58:	4013      	ands	r3, r2
 8000d5a:	d109      	bne.n	8000d70 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d5c:	4b8a      	ldr	r3, [pc, #552]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d60:	4b89      	ldr	r3, [pc, #548]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000d62:	2180      	movs	r1, #128	@ 0x80
 8000d64:	0549      	lsls	r1, r1, #21
 8000d66:	430a      	orrs	r2, r1
 8000d68:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8000d6a:	183b      	adds	r3, r7, r0
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d70:	4b87      	ldr	r3, [pc, #540]	@ (8000f90 <HAL_RCC_OscConfig+0x674>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	2380      	movs	r3, #128	@ 0x80
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	4013      	ands	r3, r2
 8000d7a:	d11a      	bne.n	8000db2 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d7c:	4b84      	ldr	r3, [pc, #528]	@ (8000f90 <HAL_RCC_OscConfig+0x674>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b83      	ldr	r3, [pc, #524]	@ (8000f90 <HAL_RCC_OscConfig+0x674>)
 8000d82:	2180      	movs	r1, #128	@ 0x80
 8000d84:	0049      	lsls	r1, r1, #1
 8000d86:	430a      	orrs	r2, r1
 8000d88:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d8a:	f7ff fd09 	bl	80007a0 <HAL_GetTick>
 8000d8e:	0003      	movs	r3, r0
 8000d90:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d92:	e008      	b.n	8000da6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d94:	f7ff fd04 	bl	80007a0 <HAL_GetTick>
 8000d98:	0002      	movs	r2, r0
 8000d9a:	69bb      	ldr	r3, [r7, #24]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b64      	cmp	r3, #100	@ 0x64
 8000da0:	d901      	bls.n	8000da6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e173      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da6:	4b7a      	ldr	r3, [pc, #488]	@ (8000f90 <HAL_RCC_OscConfig+0x674>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	2380      	movs	r3, #128	@ 0x80
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	4013      	ands	r3, r2
 8000db0:	d0f0      	beq.n	8000d94 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	2380      	movs	r3, #128	@ 0x80
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d107      	bne.n	8000dce <HAL_RCC_OscConfig+0x4b2>
 8000dbe:	4b72      	ldr	r3, [pc, #456]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000dc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000dc2:	4b71      	ldr	r3, [pc, #452]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000dc4:	2180      	movs	r1, #128	@ 0x80
 8000dc6:	0049      	lsls	r1, r1, #1
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	651a      	str	r2, [r3, #80]	@ 0x50
 8000dcc:	e031      	b.n	8000e32 <HAL_RCC_OscConfig+0x516>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d10c      	bne.n	8000df0 <HAL_RCC_OscConfig+0x4d4>
 8000dd6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000dd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000dda:	4b6b      	ldr	r3, [pc, #428]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000ddc:	496b      	ldr	r1, [pc, #428]	@ (8000f8c <HAL_RCC_OscConfig+0x670>)
 8000dde:	400a      	ands	r2, r1
 8000de0:	651a      	str	r2, [r3, #80]	@ 0x50
 8000de2:	4b69      	ldr	r3, [pc, #420]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000de4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000de6:	4b68      	ldr	r3, [pc, #416]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000de8:	496a      	ldr	r1, [pc, #424]	@ (8000f94 <HAL_RCC_OscConfig+0x678>)
 8000dea:	400a      	ands	r2, r1
 8000dec:	651a      	str	r2, [r3, #80]	@ 0x50
 8000dee:	e020      	b.n	8000e32 <HAL_RCC_OscConfig+0x516>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689a      	ldr	r2, [r3, #8]
 8000df4:	23a0      	movs	r3, #160	@ 0xa0
 8000df6:	00db      	lsls	r3, r3, #3
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d10e      	bne.n	8000e1a <HAL_RCC_OscConfig+0x4fe>
 8000dfc:	4b62      	ldr	r3, [pc, #392]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000dfe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e00:	4b61      	ldr	r3, [pc, #388]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e02:	2180      	movs	r1, #128	@ 0x80
 8000e04:	00c9      	lsls	r1, r1, #3
 8000e06:	430a      	orrs	r2, r1
 8000e08:	651a      	str	r2, [r3, #80]	@ 0x50
 8000e0a:	4b5f      	ldr	r3, [pc, #380]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e0e:	4b5e      	ldr	r3, [pc, #376]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e10:	2180      	movs	r1, #128	@ 0x80
 8000e12:	0049      	lsls	r1, r1, #1
 8000e14:	430a      	orrs	r2, r1
 8000e16:	651a      	str	r2, [r3, #80]	@ 0x50
 8000e18:	e00b      	b.n	8000e32 <HAL_RCC_OscConfig+0x516>
 8000e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e20:	495a      	ldr	r1, [pc, #360]	@ (8000f8c <HAL_RCC_OscConfig+0x670>)
 8000e22:	400a      	ands	r2, r1
 8000e24:	651a      	str	r2, [r3, #80]	@ 0x50
 8000e26:	4b58      	ldr	r3, [pc, #352]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e2a:	4b57      	ldr	r3, [pc, #348]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e2c:	4959      	ldr	r1, [pc, #356]	@ (8000f94 <HAL_RCC_OscConfig+0x678>)
 8000e2e:	400a      	ands	r2, r1
 8000e30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d015      	beq.n	8000e66 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fcb1 	bl	80007a0 <HAL_GetTick>
 8000e3e:	0003      	movs	r3, r0
 8000e40:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000e42:	e009      	b.n	8000e58 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e44:	f7ff fcac 	bl	80007a0 <HAL_GetTick>
 8000e48:	0002      	movs	r2, r0
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	4a52      	ldr	r2, [pc, #328]	@ (8000f98 <HAL_RCC_OscConfig+0x67c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e11a      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000e58:	4b4b      	ldr	r3, [pc, #300]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e5c:	2380      	movs	r3, #128	@ 0x80
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4013      	ands	r3, r2
 8000e62:	d0ef      	beq.n	8000e44 <HAL_RCC_OscConfig+0x528>
 8000e64:	e014      	b.n	8000e90 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e66:	f7ff fc9b 	bl	80007a0 <HAL_GetTick>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000e6e:	e009      	b.n	8000e84 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e70:	f7ff fc96 	bl	80007a0 <HAL_GetTick>
 8000e74:	0002      	movs	r2, r0
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	4a47      	ldr	r2, [pc, #284]	@ (8000f98 <HAL_RCC_OscConfig+0x67c>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e104      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000e84:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e88:	2380      	movs	r3, #128	@ 0x80
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	d1ef      	bne.n	8000e70 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e90:	2327      	movs	r3, #39	@ 0x27
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d105      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000e9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000ea0:	493e      	ldr	r1, [pc, #248]	@ (8000f9c <HAL_RCC_OscConfig+0x680>)
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2220      	movs	r2, #32
 8000eac:	4013      	ands	r3, r2
 8000eae:	d049      	beq.n	8000f44 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d026      	beq.n	8000f06 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000eb8:	4b33      	ldr	r3, [pc, #204]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	4b32      	ldr	r3, [pc, #200]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	4b30      	ldr	r3, [pc, #192]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000ec6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000eca:	2101      	movs	r1, #1
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ed0:	4b33      	ldr	r3, [pc, #204]	@ (8000fa0 <HAL_RCC_OscConfig+0x684>)
 8000ed2:	6a1a      	ldr	r2, [r3, #32]
 8000ed4:	4b32      	ldr	r3, [pc, #200]	@ (8000fa0 <HAL_RCC_OscConfig+0x684>)
 8000ed6:	2180      	movs	r1, #128	@ 0x80
 8000ed8:	0189      	lsls	r1, r1, #6
 8000eda:	430a      	orrs	r2, r1
 8000edc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ede:	f7ff fc5f 	bl	80007a0 <HAL_GetTick>
 8000ee2:	0003      	movs	r3, r0
 8000ee4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000ee6:	e008      	b.n	8000efa <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ee8:	f7ff fc5a 	bl	80007a0 <HAL_GetTick>
 8000eec:	0002      	movs	r2, r0
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e0c9      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	2202      	movs	r2, #2
 8000f00:	4013      	ands	r3, r2
 8000f02:	d0f1      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x5cc>
 8000f04:	e01e      	b.n	8000f44 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	438a      	bics	r2, r1
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	4b23      	ldr	r3, [pc, #140]	@ (8000fa0 <HAL_RCC_OscConfig+0x684>)
 8000f14:	6a1a      	ldr	r2, [r3, #32]
 8000f16:	4b22      	ldr	r3, [pc, #136]	@ (8000fa0 <HAL_RCC_OscConfig+0x684>)
 8000f18:	4922      	ldr	r1, [pc, #136]	@ (8000fa4 <HAL_RCC_OscConfig+0x688>)
 8000f1a:	400a      	ands	r2, r1
 8000f1c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1e:	f7ff fc3f 	bl	80007a0 <HAL_GetTick>
 8000f22:	0003      	movs	r3, r0
 8000f24:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f28:	f7ff fc3a 	bl	80007a0 <HAL_GetTick>
 8000f2c:	0002      	movs	r2, r0
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e0a9      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000f3a:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	2202      	movs	r2, #2
 8000f40:	4013      	ands	r3, r2
 8000f42:	d1f1      	bne.n	8000f28 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d100      	bne.n	8000f4e <HAL_RCC_OscConfig+0x632>
 8000f4c:	e09e      	b.n	800108c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f4e:	6a3b      	ldr	r3, [r7, #32]
 8000f50:	2b0c      	cmp	r3, #12
 8000f52:	d100      	bne.n	8000f56 <HAL_RCC_OscConfig+0x63a>
 8000f54:	e077      	b.n	8001046 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d158      	bne.n	8001010 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <HAL_RCC_OscConfig+0x66c>)
 8000f64:	4910      	ldr	r1, [pc, #64]	@ (8000fa8 <HAL_RCC_OscConfig+0x68c>)
 8000f66:	400a      	ands	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fc19 	bl	80007a0 <HAL_GetTick>
 8000f6e:	0003      	movs	r3, r0
 8000f70:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000f72:	e01b      	b.n	8000fac <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f74:	f7ff fc14 	bl	80007a0 <HAL_GetTick>
 8000f78:	0002      	movs	r2, r0
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d914      	bls.n	8000fac <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e083      	b.n	800108e <HAL_RCC_OscConfig+0x772>
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	fffffeff 	.word	0xfffffeff
 8000f90:	40007000 	.word	0x40007000
 8000f94:	fffffbff 	.word	0xfffffbff
 8000f98:	00001388 	.word	0x00001388
 8000f9c:	efffffff 	.word	0xefffffff
 8000fa0:	40010000 	.word	0x40010000
 8000fa4:	ffffdfff 	.word	0xffffdfff
 8000fa8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000fac:	4b3a      	ldr	r3, [pc, #232]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	049b      	lsls	r3, r3, #18
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d1dd      	bne.n	8000f74 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fb8:	4b37      	ldr	r3, [pc, #220]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	4a37      	ldr	r2, [pc, #220]	@ (800109c <HAL_RCC_OscConfig+0x780>)
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	0019      	movs	r1, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	431a      	orrs	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	4b31      	ldr	r3, [pc, #196]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8000fde:	2180      	movs	r1, #128	@ 0x80
 8000fe0:	0449      	lsls	r1, r1, #17
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe6:	f7ff fbdb 	bl	80007a0 <HAL_GetTick>
 8000fea:	0003      	movs	r3, r0
 8000fec:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ff0:	f7ff fbd6 	bl	80007a0 <HAL_GetTick>
 8000ff4:	0002      	movs	r2, r0
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e045      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001002:	4b25      	ldr	r3, [pc, #148]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	2380      	movs	r3, #128	@ 0x80
 8001008:	049b      	lsls	r3, r3, #18
 800100a:	4013      	ands	r3, r2
 800100c:	d0f0      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x6d4>
 800100e:	e03d      	b.n	800108c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001010:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b20      	ldr	r3, [pc, #128]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8001016:	4922      	ldr	r1, [pc, #136]	@ (80010a0 <HAL_RCC_OscConfig+0x784>)
 8001018:	400a      	ands	r2, r1
 800101a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fbc0 	bl	80007a0 <HAL_GetTick>
 8001020:	0003      	movs	r3, r0
 8001022:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001024:	e008      	b.n	8001038 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001026:	f7ff fbbb 	bl	80007a0 <HAL_GetTick>
 800102a:	0002      	movs	r2, r0
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e02a      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001038:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	2380      	movs	r3, #128	@ 0x80
 800103e:	049b      	lsls	r3, r3, #18
 8001040:	4013      	ands	r3, r2
 8001042:	d1f0      	bne.n	8001026 <HAL_RCC_OscConfig+0x70a>
 8001044:	e022      	b.n	800108c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800104a:	2b01      	cmp	r3, #1
 800104c:	d101      	bne.n	8001052 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e01d      	b.n	800108e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001052:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_RCC_OscConfig+0x77c>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001058:	69fa      	ldr	r2, [r7, #28]
 800105a:	2380      	movs	r3, #128	@ 0x80
 800105c:	025b      	lsls	r3, r3, #9
 800105e:	401a      	ands	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001064:	429a      	cmp	r2, r3
 8001066:	d10f      	bne.n	8001088 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001068:	69fa      	ldr	r2, [r7, #28]
 800106a:	23f0      	movs	r3, #240	@ 0xf0
 800106c:	039b      	lsls	r3, r3, #14
 800106e:	401a      	ands	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001074:	429a      	cmp	r2, r3
 8001076:	d107      	bne.n	8001088 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	23c0      	movs	r3, #192	@ 0xc0
 800107c:	041b      	lsls	r3, r3, #16
 800107e:	401a      	ands	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001084:	429a      	cmp	r2, r3
 8001086:	d001      	beq.n	800108c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e000      	b.n	800108e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	0018      	movs	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	b00a      	add	sp, #40	@ 0x28
 8001094:	bdb0      	pop	{r4, r5, r7, pc}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	40021000 	.word	0x40021000
 800109c:	ff02ffff 	.word	0xff02ffff
 80010a0:	feffffff 	.word	0xfeffffff

080010a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010a4:	b5b0      	push	{r4, r5, r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d101      	bne.n	80010b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e128      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010b8:	4b96      	ldr	r3, [pc, #600]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2201      	movs	r2, #1
 80010be:	4013      	ands	r3, r2
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d91e      	bls.n	8001104 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c6:	4b93      	ldr	r3, [pc, #588]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2201      	movs	r2, #1
 80010cc:	4393      	bics	r3, r2
 80010ce:	0019      	movs	r1, r3
 80010d0:	4b90      	ldr	r3, [pc, #576]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80010d8:	f7ff fb62 	bl	80007a0 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e0:	e009      	b.n	80010f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010e2:	f7ff fb5d 	bl	80007a0 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	4a8a      	ldr	r2, [pc, #552]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e109      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010f6:	4b87      	ldr	r3, [pc, #540]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2201      	movs	r2, #1
 80010fc:	4013      	ands	r3, r2
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d1ee      	bne.n	80010e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	4013      	ands	r3, r2
 800110c:	d009      	beq.n	8001122 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800110e:	4b83      	ldr	r3, [pc, #524]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	22f0      	movs	r2, #240	@ 0xf0
 8001114:	4393      	bics	r3, r2
 8001116:	0019      	movs	r1, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	4b7f      	ldr	r3, [pc, #508]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 800111e:	430a      	orrs	r2, r1
 8001120:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2201      	movs	r2, #1
 8001128:	4013      	ands	r3, r2
 800112a:	d100      	bne.n	800112e <HAL_RCC_ClockConfig+0x8a>
 800112c:	e089      	b.n	8001242 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001136:	4b79      	ldr	r3, [pc, #484]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	029b      	lsls	r3, r3, #10
 800113e:	4013      	ands	r3, r2
 8001140:	d120      	bne.n	8001184 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e0e1      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b03      	cmp	r3, #3
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800114e:	4b73      	ldr	r3, [pc, #460]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	2380      	movs	r3, #128	@ 0x80
 8001154:	049b      	lsls	r3, r3, #18
 8001156:	4013      	ands	r3, r2
 8001158:	d114      	bne.n	8001184 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e0d5      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d106      	bne.n	8001174 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001166:	4b6d      	ldr	r3, [pc, #436]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2204      	movs	r2, #4
 800116c:	4013      	ands	r3, r2
 800116e:	d109      	bne.n	8001184 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e0ca      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001174:	4b69      	ldr	r3, [pc, #420]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4013      	ands	r3, r2
 800117e:	d101      	bne.n	8001184 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e0c2      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001184:	4b65      	ldr	r3, [pc, #404]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	2203      	movs	r2, #3
 800118a:	4393      	bics	r3, r2
 800118c:	0019      	movs	r1, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4b62      	ldr	r3, [pc, #392]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001194:	430a      	orrs	r2, r1
 8001196:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001198:	f7ff fb02 	bl	80007a0 <HAL_GetTick>
 800119c:	0003      	movs	r3, r0
 800119e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d111      	bne.n	80011cc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011a8:	e009      	b.n	80011be <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011aa:	f7ff faf9 	bl	80007a0 <HAL_GetTick>
 80011ae:	0002      	movs	r2, r0
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	4a58      	ldr	r2, [pc, #352]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0a5      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011be:	4b57      	ldr	r3, [pc, #348]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	220c      	movs	r2, #12
 80011c4:	4013      	ands	r3, r2
 80011c6:	2b08      	cmp	r3, #8
 80011c8:	d1ef      	bne.n	80011aa <HAL_RCC_ClockConfig+0x106>
 80011ca:	e03a      	b.n	8001242 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b03      	cmp	r3, #3
 80011d2:	d111      	bne.n	80011f8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011d4:	e009      	b.n	80011ea <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011d6:	f7ff fae3 	bl	80007a0 <HAL_GetTick>
 80011da:	0002      	movs	r2, r0
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e08f      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011ea:	4b4c      	ldr	r3, [pc, #304]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	220c      	movs	r2, #12
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b0c      	cmp	r3, #12
 80011f4:	d1ef      	bne.n	80011d6 <HAL_RCC_ClockConfig+0x132>
 80011f6:	e024      	b.n	8001242 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d11b      	bne.n	8001238 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001200:	e009      	b.n	8001216 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001202:	f7ff facd 	bl	80007a0 <HAL_GetTick>
 8001206:	0002      	movs	r2, r0
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	4a42      	ldr	r2, [pc, #264]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e079      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001216:	4b41      	ldr	r3, [pc, #260]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	220c      	movs	r2, #12
 800121c:	4013      	ands	r3, r2
 800121e:	2b04      	cmp	r3, #4
 8001220:	d1ef      	bne.n	8001202 <HAL_RCC_ClockConfig+0x15e>
 8001222:	e00e      	b.n	8001242 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001224:	f7ff fabc 	bl	80007a0 <HAL_GetTick>
 8001228:	0002      	movs	r2, r0
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	4a3a      	ldr	r2, [pc, #232]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d901      	bls.n	8001238 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e068      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001238:	4b38      	ldr	r3, [pc, #224]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	220c      	movs	r2, #12
 800123e:	4013      	ands	r3, r2
 8001240:	d1f0      	bne.n	8001224 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001242:	4b34      	ldr	r3, [pc, #208]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2201      	movs	r2, #1
 8001248:	4013      	ands	r3, r2
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d21e      	bcs.n	800128e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001250:	4b30      	ldr	r3, [pc, #192]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2201      	movs	r2, #1
 8001256:	4393      	bics	r3, r2
 8001258:	0019      	movs	r1, r3
 800125a:	4b2e      	ldr	r3, [pc, #184]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	430a      	orrs	r2, r1
 8001260:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001262:	f7ff fa9d 	bl	80007a0 <HAL_GetTick>
 8001266:	0003      	movs	r3, r0
 8001268:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800126a:	e009      	b.n	8001280 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800126c:	f7ff fa98 	bl	80007a0 <HAL_GetTick>
 8001270:	0002      	movs	r2, r0
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	4a28      	ldr	r2, [pc, #160]	@ (8001318 <HAL_RCC_ClockConfig+0x274>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e044      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001280:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <HAL_RCC_ClockConfig+0x270>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2201      	movs	r2, #1
 8001286:	4013      	ands	r3, r2
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	429a      	cmp	r2, r3
 800128c:	d1ee      	bne.n	800126c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2204      	movs	r2, #4
 8001294:	4013      	ands	r3, r2
 8001296:	d009      	beq.n	80012ac <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001298:	4b20      	ldr	r3, [pc, #128]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	4a20      	ldr	r2, [pc, #128]	@ (8001320 <HAL_RCC_ClockConfig+0x27c>)
 800129e:	4013      	ands	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68da      	ldr	r2, [r3, #12]
 80012a6:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80012a8:	430a      	orrs	r2, r1
 80012aa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2208      	movs	r2, #8
 80012b2:	4013      	ands	r3, r2
 80012b4:	d00a      	beq.n	80012cc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001324 <HAL_RCC_ClockConfig+0x280>)
 80012bc:	4013      	ands	r3, r2
 80012be:	0019      	movs	r1, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	00da      	lsls	r2, r3, #3
 80012c6:	4b15      	ldr	r3, [pc, #84]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80012c8:	430a      	orrs	r2, r1
 80012ca:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012cc:	f000 f832 	bl	8001334 <HAL_RCC_GetSysClockFreq>
 80012d0:	0001      	movs	r1, r0
 80012d2:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_RCC_ClockConfig+0x278>)
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	091b      	lsrs	r3, r3, #4
 80012d8:	220f      	movs	r2, #15
 80012da:	4013      	ands	r3, r2
 80012dc:	4a12      	ldr	r2, [pc, #72]	@ (8001328 <HAL_RCC_ClockConfig+0x284>)
 80012de:	5cd3      	ldrb	r3, [r2, r3]
 80012e0:	000a      	movs	r2, r1
 80012e2:	40da      	lsrs	r2, r3
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <HAL_RCC_ClockConfig+0x288>)
 80012e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <HAL_RCC_ClockConfig+0x28c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	250b      	movs	r5, #11
 80012ee:	197c      	adds	r4, r7, r5
 80012f0:	0018      	movs	r0, r3
 80012f2:	f7ff fa0f 	bl	8000714 <HAL_InitTick>
 80012f6:	0003      	movs	r3, r0
 80012f8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80012fa:	197b      	adds	r3, r7, r5
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001302:	197b      	adds	r3, r7, r5
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	e000      	b.n	800130a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	0018      	movs	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	b004      	add	sp, #16
 8001310:	bdb0      	pop	{r4, r5, r7, pc}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	40022000 	.word	0x40022000
 8001318:	00001388 	.word	0x00001388
 800131c:	40021000 	.word	0x40021000
 8001320:	fffff8ff 	.word	0xfffff8ff
 8001324:	ffffc7ff 	.word	0xffffc7ff
 8001328:	08001760 	.word	0x08001760
 800132c:	20000000 	.word	0x20000000
 8001330:	20000004 	.word	0x20000004

08001334 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001334:	b5b0      	push	{r4, r5, r7, lr}
 8001336:	b08e      	sub	sp, #56	@ 0x38
 8001338:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800133a:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <HAL_RCC_GetSysClockFreq+0x138>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001342:	230c      	movs	r3, #12
 8001344:	4013      	ands	r3, r2
 8001346:	2b0c      	cmp	r3, #12
 8001348:	d014      	beq.n	8001374 <HAL_RCC_GetSysClockFreq+0x40>
 800134a:	d900      	bls.n	800134e <HAL_RCC_GetSysClockFreq+0x1a>
 800134c:	e07b      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x112>
 800134e:	2b04      	cmp	r3, #4
 8001350:	d002      	beq.n	8001358 <HAL_RCC_GetSysClockFreq+0x24>
 8001352:	2b08      	cmp	r3, #8
 8001354:	d00b      	beq.n	800136e <HAL_RCC_GetSysClockFreq+0x3a>
 8001356:	e076      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001358:	4b44      	ldr	r3, [pc, #272]	@ (800146c <HAL_RCC_GetSysClockFreq+0x138>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2210      	movs	r2, #16
 800135e:	4013      	ands	r3, r2
 8001360:	d002      	beq.n	8001368 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001362:	4b43      	ldr	r3, [pc, #268]	@ (8001470 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001364:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001366:	e07c      	b.n	8001462 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001368:	4b42      	ldr	r3, [pc, #264]	@ (8001474 <HAL_RCC_GetSysClockFreq+0x140>)
 800136a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800136c:	e079      	b.n	8001462 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800136e:	4b42      	ldr	r3, [pc, #264]	@ (8001478 <HAL_RCC_GetSysClockFreq+0x144>)
 8001370:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001372:	e076      	b.n	8001462 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001376:	0c9a      	lsrs	r2, r3, #18
 8001378:	230f      	movs	r3, #15
 800137a:	401a      	ands	r2, r3
 800137c:	4b3f      	ldr	r3, [pc, #252]	@ (800147c <HAL_RCC_GetSysClockFreq+0x148>)
 800137e:	5c9b      	ldrb	r3, [r3, r2]
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001384:	0d9a      	lsrs	r2, r3, #22
 8001386:	2303      	movs	r3, #3
 8001388:	4013      	ands	r3, r2
 800138a:	3301      	adds	r3, #1
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800138e:	4b37      	ldr	r3, [pc, #220]	@ (800146c <HAL_RCC_GetSysClockFreq+0x138>)
 8001390:	68da      	ldr	r2, [r3, #12]
 8001392:	2380      	movs	r3, #128	@ 0x80
 8001394:	025b      	lsls	r3, r3, #9
 8001396:	4013      	ands	r3, r2
 8001398:	d01a      	beq.n	80013d0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800139a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139c:	61bb      	str	r3, [r7, #24]
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	4a35      	ldr	r2, [pc, #212]	@ (8001478 <HAL_RCC_GetSysClockFreq+0x144>)
 80013a4:	2300      	movs	r3, #0
 80013a6:	69b8      	ldr	r0, [r7, #24]
 80013a8:	69f9      	ldr	r1, [r7, #28]
 80013aa:	f7fe ff59 	bl	8000260 <__aeabi_lmul>
 80013ae:	0002      	movs	r2, r0
 80013b0:	000b      	movs	r3, r1
 80013b2:	0010      	movs	r0, r2
 80013b4:	0019      	movs	r1, r3
 80013b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b8:	613b      	str	r3, [r7, #16]
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f7fe ff2d 	bl	8000220 <__aeabi_uldivmod>
 80013c6:	0002      	movs	r2, r0
 80013c8:	000b      	movs	r3, r1
 80013ca:	0013      	movs	r3, r2
 80013cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80013ce:	e037      	b.n	8001440 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80013d0:	4b26      	ldr	r3, [pc, #152]	@ (800146c <HAL_RCC_GetSysClockFreq+0x138>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2210      	movs	r2, #16
 80013d6:	4013      	ands	r3, r2
 80013d8:	d01a      	beq.n	8001410 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80013da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4a23      	ldr	r2, [pc, #140]	@ (8001470 <HAL_RCC_GetSysClockFreq+0x13c>)
 80013e4:	2300      	movs	r3, #0
 80013e6:	68b8      	ldr	r0, [r7, #8]
 80013e8:	68f9      	ldr	r1, [r7, #12]
 80013ea:	f7fe ff39 	bl	8000260 <__aeabi_lmul>
 80013ee:	0002      	movs	r2, r0
 80013f0:	000b      	movs	r3, r1
 80013f2:	0010      	movs	r0, r2
 80013f4:	0019      	movs	r1, r3
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	603b      	str	r3, [r7, #0]
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f7fe ff0d 	bl	8000220 <__aeabi_uldivmod>
 8001406:	0002      	movs	r2, r0
 8001408:	000b      	movs	r3, r1
 800140a:	0013      	movs	r3, r2
 800140c:	637b      	str	r3, [r7, #52]	@ 0x34
 800140e:	e017      	b.n	8001440 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001412:	0018      	movs	r0, r3
 8001414:	2300      	movs	r3, #0
 8001416:	0019      	movs	r1, r3
 8001418:	4a16      	ldr	r2, [pc, #88]	@ (8001474 <HAL_RCC_GetSysClockFreq+0x140>)
 800141a:	2300      	movs	r3, #0
 800141c:	f7fe ff20 	bl	8000260 <__aeabi_lmul>
 8001420:	0002      	movs	r2, r0
 8001422:	000b      	movs	r3, r1
 8001424:	0010      	movs	r0, r2
 8001426:	0019      	movs	r1, r3
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	001c      	movs	r4, r3
 800142c:	2300      	movs	r3, #0
 800142e:	001d      	movs	r5, r3
 8001430:	0022      	movs	r2, r4
 8001432:	002b      	movs	r3, r5
 8001434:	f7fe fef4 	bl	8000220 <__aeabi_uldivmod>
 8001438:	0002      	movs	r2, r0
 800143a:	000b      	movs	r3, r1
 800143c:	0013      	movs	r3, r2
 800143e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8001440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001442:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001444:	e00d      	b.n	8001462 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_RCC_GetSysClockFreq+0x138>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	0b5b      	lsrs	r3, r3, #13
 800144c:	2207      	movs	r2, #7
 800144e:	4013      	ands	r3, r2
 8001450:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001452:	6a3b      	ldr	r3, [r7, #32]
 8001454:	3301      	adds	r3, #1
 8001456:	2280      	movs	r2, #128	@ 0x80
 8001458:	0212      	lsls	r2, r2, #8
 800145a:	409a      	lsls	r2, r3
 800145c:	0013      	movs	r3, r2
 800145e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001460:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001464:	0018      	movs	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	b00e      	add	sp, #56	@ 0x38
 800146a:	bdb0      	pop	{r4, r5, r7, pc}
 800146c:	40021000 	.word	0x40021000
 8001470:	003d0900 	.word	0x003d0900
 8001474:	00f42400 	.word	0x00f42400
 8001478:	007a1200 	.word	0x007a1200
 800147c:	08001770 	.word	0x08001770

08001480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e032      	b.n	80014f8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2239      	movs	r2, #57	@ 0x39
 8001496:	5c9b      	ldrb	r3, [r3, r2]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b00      	cmp	r3, #0
 800149c:	d107      	bne.n	80014ae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2238      	movs	r2, #56	@ 0x38
 80014a2:	2100      	movs	r1, #0
 80014a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	0018      	movs	r0, r3
 80014aa:	f7ff f8b3 	bl	8000614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2239      	movs	r2, #57	@ 0x39
 80014b2:	2102      	movs	r1, #2
 80014b4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3304      	adds	r3, #4
 80014be:	0019      	movs	r1, r3
 80014c0:	0010      	movs	r0, r2
 80014c2:	f000 f869 	bl	8001598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	223e      	movs	r2, #62	@ 0x3e
 80014ca:	2101      	movs	r1, #1
 80014cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	223a      	movs	r2, #58	@ 0x3a
 80014d2:	2101      	movs	r1, #1
 80014d4:	5499      	strb	r1, [r3, r2]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	223b      	movs	r2, #59	@ 0x3b
 80014da:	2101      	movs	r1, #1
 80014dc:	5499      	strb	r1, [r3, r2]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	223c      	movs	r2, #60	@ 0x3c
 80014e2:	2101      	movs	r1, #1
 80014e4:	5499      	strb	r1, [r3, r2]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	223d      	movs	r2, #61	@ 0x3d
 80014ea:	2101      	movs	r1, #1
 80014ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2239      	movs	r2, #57	@ 0x39
 80014f2:	2101      	movs	r1, #1
 80014f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	0018      	movs	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b002      	add	sp, #8
 80014fe:	bd80      	pop	{r7, pc}

08001500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2239      	movs	r2, #57	@ 0x39
 800150c:	5c9b      	ldrb	r3, [r3, r2]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b01      	cmp	r3, #1
 8001512:	d001      	beq.n	8001518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e036      	b.n	8001586 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2239      	movs	r2, #57	@ 0x39
 800151c:	2102      	movs	r1, #2
 800151e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2101      	movs	r1, #1
 800152c:	430a      	orrs	r2, r1
 800152e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	05db      	lsls	r3, r3, #23
 8001538:	429a      	cmp	r2, r3
 800153a:	d009      	beq.n	8001550 <HAL_TIM_Base_Start_IT+0x50>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a13      	ldr	r2, [pc, #76]	@ (8001590 <HAL_TIM_Base_Start_IT+0x90>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d004      	beq.n	8001550 <HAL_TIM_Base_Start_IT+0x50>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <HAL_TIM_Base_Start_IT+0x94>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d111      	bne.n	8001574 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	2207      	movs	r2, #7
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b06      	cmp	r3, #6
 8001560:	d010      	beq.n	8001584 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2101      	movs	r1, #1
 800156e:	430a      	orrs	r2, r1
 8001570:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001572:	e007      	b.n	8001584 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2101      	movs	r1, #1
 8001580:	430a      	orrs	r2, r1
 8001582:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	0018      	movs	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	b004      	add	sp, #16
 800158c:	bd80      	pop	{r7, pc}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	40010800 	.word	0x40010800
 8001594:	40011400 	.word	0x40011400

08001598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	2380      	movs	r3, #128	@ 0x80
 80015ac:	05db      	lsls	r3, r3, #23
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d007      	beq.n	80015c2 <TIM_Base_SetConfig+0x2a>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001634 <TIM_Base_SetConfig+0x9c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d003      	beq.n	80015c2 <TIM_Base_SetConfig+0x2a>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001638 <TIM_Base_SetConfig+0xa0>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d108      	bne.n	80015d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2270      	movs	r2, #112	@ 0x70
 80015c6:	4393      	bics	r3, r2
 80015c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	2380      	movs	r3, #128	@ 0x80
 80015d8:	05db      	lsls	r3, r3, #23
 80015da:	429a      	cmp	r2, r3
 80015dc:	d007      	beq.n	80015ee <TIM_Base_SetConfig+0x56>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a14      	ldr	r2, [pc, #80]	@ (8001634 <TIM_Base_SetConfig+0x9c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d003      	beq.n	80015ee <TIM_Base_SetConfig+0x56>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a13      	ldr	r2, [pc, #76]	@ (8001638 <TIM_Base_SetConfig+0xa0>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d108      	bne.n	8001600 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	4a12      	ldr	r2, [pc, #72]	@ (800163c <TIM_Base_SetConfig+0xa4>)
 80015f2:	4013      	ands	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	4393      	bics	r3, r2
 8001606:	001a      	movs	r2, r3
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	689a      	ldr	r2, [r3, #8]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	615a      	str	r2, [r3, #20]
}
 800162c:	46c0      	nop			@ (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40010800 	.word	0x40010800
 8001638:	40011400 	.word	0x40011400
 800163c:	fffffcff 	.word	0xfffffcff

08001640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2238      	movs	r2, #56	@ 0x38
 800164e:	5c9b      	ldrb	r3, [r3, r2]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d101      	bne.n	8001658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001654:	2302      	movs	r3, #2
 8001656:	e042      	b.n	80016de <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2238      	movs	r2, #56	@ 0x38
 800165c:	2101      	movs	r1, #1
 800165e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2239      	movs	r2, #57	@ 0x39
 8001664:	2102      	movs	r1, #2
 8001666:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2270      	movs	r2, #112	@ 0x70
 800167c:	4393      	bics	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	4313      	orrs	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	2380      	movs	r3, #128	@ 0x80
 8001698:	05db      	lsls	r3, r3, #23
 800169a:	429a      	cmp	r2, r3
 800169c:	d009      	beq.n	80016b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a11      	ldr	r2, [pc, #68]	@ (80016e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d004      	beq.n	80016b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d10c      	bne.n	80016cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	2280      	movs	r2, #128	@ 0x80
 80016b6:	4393      	bics	r3, r2
 80016b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68ba      	ldr	r2, [r7, #8]
 80016ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2239      	movs	r2, #57	@ 0x39
 80016d0:	2101      	movs	r1, #1
 80016d2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2238      	movs	r2, #56	@ 0x38
 80016d8:	2100      	movs	r1, #0
 80016da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b004      	add	sp, #16
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			@ (mov r8, r8)
 80016e8:	40010800 	.word	0x40010800
 80016ec:	40011400 	.word	0x40011400

080016f0 <memset>:
 80016f0:	0003      	movs	r3, r0
 80016f2:	1882      	adds	r2, r0, r2
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d100      	bne.n	80016fa <memset+0xa>
 80016f8:	4770      	bx	lr
 80016fa:	7019      	strb	r1, [r3, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	e7f9      	b.n	80016f4 <memset+0x4>

08001700 <__libc_init_array>:
 8001700:	b570      	push	{r4, r5, r6, lr}
 8001702:	2600      	movs	r6, #0
 8001704:	4c0c      	ldr	r4, [pc, #48]	@ (8001738 <__libc_init_array+0x38>)
 8001706:	4d0d      	ldr	r5, [pc, #52]	@ (800173c <__libc_init_array+0x3c>)
 8001708:	1b64      	subs	r4, r4, r5
 800170a:	10a4      	asrs	r4, r4, #2
 800170c:	42a6      	cmp	r6, r4
 800170e:	d109      	bne.n	8001724 <__libc_init_array+0x24>
 8001710:	2600      	movs	r6, #0
 8001712:	f000 f819 	bl	8001748 <_init>
 8001716:	4c0a      	ldr	r4, [pc, #40]	@ (8001740 <__libc_init_array+0x40>)
 8001718:	4d0a      	ldr	r5, [pc, #40]	@ (8001744 <__libc_init_array+0x44>)
 800171a:	1b64      	subs	r4, r4, r5
 800171c:	10a4      	asrs	r4, r4, #2
 800171e:	42a6      	cmp	r6, r4
 8001720:	d105      	bne.n	800172e <__libc_init_array+0x2e>
 8001722:	bd70      	pop	{r4, r5, r6, pc}
 8001724:	00b3      	lsls	r3, r6, #2
 8001726:	58eb      	ldr	r3, [r5, r3]
 8001728:	4798      	blx	r3
 800172a:	3601      	adds	r6, #1
 800172c:	e7ee      	b.n	800170c <__libc_init_array+0xc>
 800172e:	00b3      	lsls	r3, r6, #2
 8001730:	58eb      	ldr	r3, [r5, r3]
 8001732:	4798      	blx	r3
 8001734:	3601      	adds	r6, #1
 8001736:	e7f2      	b.n	800171e <__libc_init_array+0x1e>
 8001738:	08001784 	.word	0x08001784
 800173c:	08001784 	.word	0x08001784
 8001740:	08001788 	.word	0x08001788
 8001744:	08001784 	.word	0x08001784

08001748 <_init>:
 8001748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800174a:	46c0      	nop			@ (mov r8, r8)
 800174c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800174e:	bc08      	pop	{r3}
 8001750:	469e      	mov	lr, r3
 8001752:	4770      	bx	lr

08001754 <_fini>:
 8001754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800175a:	bc08      	pop	{r3}
 800175c:	469e      	mov	lr, r3
 800175e:	4770      	bx	lr
