{"vcs1":{"timestamp_begin":1711619234.510894954, "rt":1.16, "ut":0.26, "st":0.20}}
{"vcselab":{"timestamp_begin":1711619235.738748544, "rt":0.84, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1711619236.639473506, "rt":0.34, "ut":0.11, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619233.994344734}
{"VCS_COMP_START_TIME": 1711619233.994344734}
{"VCS_COMP_END_TIME": 1711619238.216023562}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329720}}
{"stitch_vcselab": {"peak_mem": 215176}}
