/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [33:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_14z & celloutsig_0_7z[8]);
  assign celloutsig_1_9z = ~in_data[144];
  assign celloutsig_1_16z = ~celloutsig_1_5z;
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_13z = ~celloutsig_0_1z[5];
  assign celloutsig_0_20z = ~celloutsig_0_11z;
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_13z[0]) & celloutsig_1_8z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z[4] | celloutsig_0_11z) & celloutsig_0_1z[9]);
  assign celloutsig_0_19z = ~((celloutsig_0_3z[1] | celloutsig_0_7z[0]) & celloutsig_0_3z[1]);
  assign celloutsig_1_10z = celloutsig_1_5z | ~(celloutsig_1_7z);
  assign celloutsig_0_12z = in_data[41] | ~(celloutsig_0_0z[8]);
  reg [18:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 19'h00000;
    else _12_ <= { celloutsig_0_31z[8], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_8z };
  assign out_data[18:0] = _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 20'h00000;
    else _00_ <= { celloutsig_0_5z[7:6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[72:63] / { 1'h1, in_data[10:2] };
  assign celloutsig_1_0z = in_data[146:142] / { 1'h1, in_data[149:146] };
  assign celloutsig_0_7z = { celloutsig_0_0z[8:4], celloutsig_0_5z, celloutsig_0_2z } / { 1'h1, celloutsig_0_5z[3:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[95:92], celloutsig_0_0z } / { 1'h1, in_data[84:82], celloutsig_0_0z[9:1], in_data[0] };
  assign celloutsig_0_31z = { celloutsig_0_16z[32:22], celloutsig_0_25z } / { 1'h1, celloutsig_0_26z[11:7], celloutsig_0_23z };
  assign celloutsig_0_4z = { celloutsig_0_3z[1], celloutsig_0_3z } === celloutsig_0_0z[5:1];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_0z[4:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = { celloutsig_0_0z[1], celloutsig_0_0z } > celloutsig_0_1z[13:3];
  assign celloutsig_1_4z = ! { in_data[180:166], celloutsig_1_3z };
  assign celloutsig_0_36z = celloutsig_0_21z[5:0] || { celloutsig_0_7z[8:4], celloutsig_0_27z };
  assign celloutsig_1_8z = { in_data[98:96], celloutsig_1_3z } || in_data[134:131];
  assign celloutsig_1_12z = { in_data[133], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z } || { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_6z = celloutsig_1_5z & ~(celloutsig_1_0z[4]);
  assign celloutsig_0_16z = { in_data[32:0], celloutsig_0_14z } % { 1'h1, in_data[93:62], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_7z[12:0], celloutsig_0_4z } % { 1'h1, _00_[16:8], celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_18z[9:0] % { 1'h1, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z } * { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_2z = in_data[135:126] != { in_data[190:186], celloutsig_1_0z };
  assign celloutsig_0_22z = { _00_[10:7], celloutsig_0_11z, celloutsig_0_15z } != celloutsig_0_16z[30:25];
  assign celloutsig_1_7z = { in_data[172:169], celloutsig_1_4z } !== { in_data[127:125], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_16z[17:12], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z } !== in_data[20:12];
  assign celloutsig_0_27z = in_data[76:70] !== { celloutsig_0_23z[6:1], celloutsig_0_20z };
  assign celloutsig_1_1z = & in_data[180:176];
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, in_data[185:165] };
  assign celloutsig_0_11z = & in_data[25:16];
  assign celloutsig_0_8z = | celloutsig_0_1z[12:0];
  assign celloutsig_0_3z = celloutsig_0_0z[4:1] << in_data[26:23];
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_16z } << { celloutsig_1_13z[3:1], celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_26z = in_data[58:36] << { celloutsig_0_16z[25:18], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_19z } >>> { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_5z = celloutsig_0_0z - { celloutsig_0_0z[7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[76:74], celloutsig_0_2z, celloutsig_0_4z } - { celloutsig_0_0z[3:1], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_16z[13:1], celloutsig_0_11z, celloutsig_0_9z } - { celloutsig_0_5z[8:0], celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_25z[9:8], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_3z } - celloutsig_0_1z[11:1];
  assign celloutsig_1_3z = ~((in_data[173] & celloutsig_1_2z) | in_data[179]);
  assign { out_data[136:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
