

================================================================
== Vivado HLS Report for 'Array2Mat'
================================================================
* Date:           Mon Mar 25 16:43:13 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fpga_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2085481|    1|  2085481|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |    Loop Name    | min |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-----------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |- loop_pixel     |    0|  2085480| 10 ~ 1931 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_pixel.1  |    0|     1921|          3|          1|          1| 0 ~ 1920 |    yes   |
        +-----------------+-----+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond)
	11  / (!exitcond)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_cols_V_read)"   --->   Operation 15 'read' 'img_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_rows_V_read)"   --->   Operation 16 'read' 'img_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fb_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fb_offset)"   --->   Operation 17 'read' 'fb_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_cols_V_read_cast = sext i12 %img_cols_V_read_1 to i32"   --->   Operation 18 'sext' 'img_cols_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_rows_V_read_cast = sext i12 %img_rows_V_read_1 to i32"   --->   Operation 19 'sext' 'img_rows_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %fb, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2073600, [9 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %fb_offset_read to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 21 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge ], [ %row_V, %4 ]"   --->   Operation 23 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %t_V, %img_rows_V_read_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 24 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%row_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 26 'add' 'row_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i32 %t_V to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 28 'trunc' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_40, i11 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i32 %t_V to i15" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 30 'trunc' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = call i22 @_ssdm_op_BitConcatenate.i22.i15.i7(i15 %tmp_41, i7 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.25ns)   --->   "%ret_V = sub i22 %p_shl, %p_shl2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 32 'sub' 'ret_V' <Predicate = (!exitcond2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i22 %ret_V to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 33 'sext' 'tmp_28_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%sum1 = add i33 %tmp_28_cast, %sext_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 34 'add' 'sum1' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum1_cast = sext i33 %sum1 to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 35 'sext' 'sum1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr i8* %fb, i64 %sum1_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 36 'getelementptr' 'fb_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 38 [7/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 38 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 39 [6/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 39 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 40 [5/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 40 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 41 [4/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 41 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 42 [3/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 42 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 43 [2/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 43 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str13)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/7] (8.75ns)   --->   "%fb_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fb_addr, i32 %img_cols_V_read_cast)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 46 'readreq' 'fb_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %1 ], [ %col_V, %3 ]"   --->   Operation 48 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %t_V_3, %img_cols_V_read_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (2.55ns)   --->   "%col_V = add i32 %t_V_3, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 51 'add' 'col_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 53 [1/1] (8.75ns)   --->   "%fb_pix = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 53 'read' 'fb_pix' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str46)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 54 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:177]   --->   Operation 55 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str47)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 57 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %fb_pix)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 58 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str47, i32 %tmp_1)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 59 'specregionend' 'empty_51' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str46, i32 %tmp_s)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:187]   --->   Operation 60 'specregionend' 'empty_52' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 61 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str13, i32 %tmp)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:188]   --->   Operation 62 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fb_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (specinterface    ) [ 00000000000000]
img_cols_V_read_1    (read             ) [ 00000000000000]
img_rows_V_read_1    (read             ) [ 00000000000000]
fb_offset_read       (read             ) [ 00000000000000]
img_cols_V_read_cast (sext             ) [ 00111111111111]
img_rows_V_read_cast (sext             ) [ 00111111111111]
StgValue_20          (specinterface    ) [ 00000000000000]
sext_cast            (sext             ) [ 00111111111111]
StgValue_22          (br               ) [ 01111111111111]
t_V                  (phi              ) [ 00100000000000]
exitcond2            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
row_V                (add              ) [ 01111111111111]
StgValue_27          (br               ) [ 00000000000000]
tmp_40               (trunc            ) [ 00000000000000]
p_shl                (bitconcatenate   ) [ 00000000000000]
tmp_41               (trunc            ) [ 00000000000000]
p_shl2               (bitconcatenate   ) [ 00000000000000]
ret_V                (sub              ) [ 00000000000000]
tmp_28_cast          (sext             ) [ 00000000000000]
sum1                 (add              ) [ 00000000000000]
sum1_cast            (sext             ) [ 00000000000000]
fb_addr              (getelementptr    ) [ 00011111111110]
StgValue_37          (ret              ) [ 00000000000000]
StgValue_44          (specloopname     ) [ 00000000000000]
tmp                  (specregionbegin  ) [ 00000000001111]
fb_addr_rd_req       (readreq          ) [ 00000000000000]
StgValue_47          (br               ) [ 00111111111111]
t_V_3                (phi              ) [ 00000000001000]
exitcond             (icmp             ) [ 00111111111111]
empty_50             (speclooptripcount) [ 00000000000000]
col_V                (add              ) [ 00111111111111]
StgValue_52          (br               ) [ 00000000000000]
fb_pix               (read             ) [ 00000000001010]
tmp_s                (specregionbegin  ) [ 00000000000000]
StgValue_55          (specpipeline     ) [ 00000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000]
StgValue_57          (specprotocol     ) [ 00000000000000]
StgValue_58          (write            ) [ 00000000000000]
empty_51             (specregionend    ) [ 00000000000000]
empty_52             (specregionend    ) [ 00000000000000]
StgValue_61          (br               ) [ 00111111111111]
empty_53             (specregionend    ) [ 00000000000000]
StgValue_63          (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fb_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="img_cols_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_rows_V_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="fb_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fb_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="1"/>
<pin id="107" dir="0" index="2" bw="12" slack="2"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fb_addr_rd_req/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="fb_pix_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="9"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fb_pix/11 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_58_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="1"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/12 "/>
</bind>
</comp>

<comp id="122" class="1005" name="t_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="t_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="t_V_3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="t_V_3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="img_cols_V_read_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img_cols_V_read_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="img_rows_V_read_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="img_rows_V_read_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="1"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="row_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_40_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="22" slack="0"/>
<pin id="173" dir="0" index="1" bw="11" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_41_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_shl2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="22" slack="0"/>
<pin id="185" dir="0" index="1" bw="15" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ret_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="0" index="1" bw="22" slack="0"/>
<pin id="194" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_28_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="0"/>
<pin id="199" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum1_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="33" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum1_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fb_addr_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="33" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="9"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="col_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/10 "/>
</bind>
</comp>

<comp id="227" class="1005" name="img_cols_V_read_cast_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="img_cols_V_read_cast "/>
</bind>
</comp>

<comp id="233" class="1005" name="img_rows_V_read_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_rows_V_read_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="sext_cast_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="33" slack="1"/>
<pin id="240" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="246" class="1005" name="row_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="251" class="1005" name="fb_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fb_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="exitcond_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="261" class="1005" name="col_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="fb_pix_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fb_pix "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="86" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="98" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="126" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="126" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="126" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="126" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="171" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="137" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="137" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="144" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="236"><net_src comp="148" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="241"><net_src comp="152" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="249"><net_src comp="161" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="254"><net_src comp="210" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="260"><net_src comp="216" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="221" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="269"><net_src comp="110" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_V | {12 }
 - Input state : 
	Port: Array2Mat : fb | {3 4 5 6 7 8 9 11 }
	Port: Array2Mat : fb_offset | {1 }
	Port: Array2Mat : img_rows_V_read | {1 }
	Port: Array2Mat : img_cols_V_read | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		row_V : 1
		StgValue_27 : 2
		tmp_40 : 1
		p_shl : 2
		tmp_41 : 1
		p_shl2 : 2
		ret_V : 3
		tmp_28_cast : 4
		sum1 : 5
		sum1_cast : 6
		fb_addr : 7
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond : 1
		col_V : 1
		StgValue_52 : 2
	State 11
	State 12
		empty_51 : 1
		empty_52 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         row_V_fu_161         |    0    |    39   |
|    add   |          sum1_fu_201         |    0    |    39   |
|          |         col_V_fu_221         |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       exitcond2_fu_156       |    0    |    18   |
|          |        exitcond_fu_216       |    0    |    18   |
|----------|------------------------------|---------|---------|
|    sub   |         ret_V_fu_191         |    0    |    29   |
|----------|------------------------------|---------|---------|
|          | img_cols_V_read_1_read_fu_86 |    0    |    0    |
|   read   | img_rows_V_read_1_read_fu_92 |    0    |    0    |
|          |   fb_offset_read_read_fu_98  |    0    |    0    |
|          |      fb_pix_read_fu_110      |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_104      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_58_write_fu_115   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |  img_cols_V_read_cast_fu_144 |    0    |    0    |
|          |  img_rows_V_read_cast_fu_148 |    0    |    0    |
|   sext   |       sext_cast_fu_152       |    0    |    0    |
|          |      tmp_28_cast_fu_197      |    0    |    0    |
|          |       sum1_cast_fu_206       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_40_fu_167        |    0    |    0    |
|          |         tmp_41_fu_179        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         p_shl_fu_171         |    0    |    0    |
|          |         p_shl2_fu_183        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   182   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        col_V_reg_261       |   32   |
|      exitcond_reg_257      |    1   |
|       fb_addr_reg_251      |    8   |
|       fb_pix_reg_266       |    8   |
|img_cols_V_read_cast_reg_227|   32   |
|img_rows_V_read_cast_reg_233|   32   |
|        row_V_reg_246       |   32   |
|      sext_cast_reg_238     |   33   |
|        t_V_3_reg_133       |   32   |
|         t_V_reg_122        |   32   |
+----------------------------+--------+
|            Total           |   242  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   182  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   242  |    -   |
+-----------+--------+--------+
|   Total   |   242  |   182  |
+-----------+--------+--------+
