{
	"author": ["Nevine AbouGhazaleh", "Alexandre Peixoto Ferreira", "Cosmin Rusu", "Ruibin Xu", "Frank Liberato", "Bruce R. Childers", "Daniel Moss√©", "Rami G. Melhem"],
	"booktitle": "LCTES",
	"crossref": "conf/lctrts/2007",
	"dblpkey": "conf/lctrts/AbouGhazalehFRXLCMM07",
	"doi": "10.1145/1254766.1254773",
	"ee": "http://doi.acm.org/10.1145/1254766.1254773",
	"pages": "41-50",
	"publisher": "ACM",
	"stemmed": ["integr", "cpu", "and", "l", "cach", "voltag", "scale", "use", "machin", "learn"],
	"title": "Integrated CPU and l2 cache voltage scaling using machine learning",
	"type": "inproceedings",
	"venue": "LCTES",
	"year": 2007
}