// Seed: 455997412
module module_0;
  wire id_1 = id_1#(.id_1(1'b0));
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    output supply1 id_4
    , id_11,
    output wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri1 id_9
);
  assign id_4 = id_3 * 1'b0 - id_9;
  module_0();
endmodule
module module_2 (
    input  logic   id_0,
    output supply1 id_1
);
  task id_3;
    id_3 <= 1'd0 == id_3 < id_3;
    id_3.id_0 = 1;
  endtask
  module_0();
endmodule
