BRAM_16384_32.v,verilog,xil_defaultlib,../../../../HaccPL.srcs/sources_1/ip/BRAM_16384_32/sim/BRAM_16384_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
