Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Dejan\13m041vs_projekat\ivs_project\system.qsys --synthesis=VERILOG --output-directory=C:\Users\Dejan\13m041vs_projekat\ivs_project\system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading ivs_project/system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding manager [altera_nios2_gen2 18.1]
Progress: Parameterizing module manager
Progress: Adding manager_jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module manager_jtag_uart
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module shared_ocm
Progress: Adding shared_ocm_mutex [altera_avalon_mutex 18.1]
Progress: Parameterizing module shared_ocm_mutex
Progress: Adding worker_0 [worker 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module worker_0
Progress: Adding worker_1 [worker 1.0]
Progress: Parameterizing module worker_1
Progress: Adding worker_2 [worker 1.0]
Progress: Parameterizing module worker_2
Progress: Adding worker_3 [worker 1.0]
Progress: Parameterizing module worker_3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.manager_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.shared_ocm_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: system.worker_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker_2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker_3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_005.sink2
Info: Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_005.sink3
Info: Inserting clock-crossing logic between cmd_demux_005.src1 and cmd_mux_005.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src3 and rsp_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src4 and rsp_mux_005.sink1
Info: altpll_0: "system" instantiated altpll "altpll_0"
Info: manager: "system" instantiated altera_nios2_gen2 "manager"
Info: manager_jtag_uart: Starting RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_manager_jtag_uart --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0004_manager_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0004_manager_jtag_uart_gen//system_manager_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: manager_jtag_uart: Done RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart: "system" instantiated altera_avalon_jtag_uart "manager_jtag_uart"
Info: performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0005_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0005_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'system_performance_counter_0'
Info: performance_counter_0: "system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0006_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: shared_ocm: Starting RTL generation for module 'system_shared_ocm'
Info: shared_ocm:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0007_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0007_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: shared_ocm: Done RTL generation for module 'system_shared_ocm'
Info: shared_ocm: "system" instantiated altera_avalon_onchip_memory2 "shared_ocm"
Info: shared_ocm_mutex: Starting RTL generation for module 'system_shared_ocm_mutex'
Info: shared_ocm_mutex:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_shared_ocm_mutex --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0008_shared_ocm_mutex_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0008_shared_ocm_mutex_gen//system_shared_ocm_mutex_component_configuration.pl  --do_build_sim=0  ]
Info: shared_ocm_mutex: Done RTL generation for module 'system_shared_ocm_mutex'
Info: shared_ocm_mutex: "system" instantiated altera_avalon_mutex "shared_ocm_mutex"
Info: worker_0: "system" instantiated worker "worker_0"
Info: worker_1: "system" instantiated worker "worker_1"
Info: worker_2: "system" instantiated worker "worker_2"
Info: worker_3: "system" instantiated worker "worker_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_manager_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.08 16:22:41 (*) Starting Nios II generation
Info: cpu: # 2019.08.08 16:22:41 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.08 16:22:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:22:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:22:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:22:43 (*)   Plaintext license not found.
Info: cpu: # 2019.08.08 16:22:43 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.08 16:22:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:22:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:22:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:22:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.08 16:22:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.08 16:22:44 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.08 16:22:44 (*)     Testbench
Info: cpu: # 2019.08.08 16:22:45 (*)     Instruction decoding
Info: cpu: # 2019.08.08 16:22:45 (*)       Instruction fields
Info: cpu: # 2019.08.08 16:22:45 (*)       Instruction decodes
Info: cpu: # 2019.08.08 16:22:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.08 16:22:46 (*)       Instruction controls
Info: cpu: # 2019.08.08 16:22:46 (*)     Pipeline frontend
Info: cpu: # 2019.08.08 16:22:47 (*)     Pipeline backend
Info: cpu: # 2019.08.08 16:22:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.08 16:22:56 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.08 16:22:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_manager_cpu'
Info: cpu: "manager" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: "worker_0" instantiated altera_nios2_gen2 "cpu"
Info: mm_bridge_0: "worker_0" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "worker_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu: "worker_1" instantiated altera_nios2_gen2 "cpu"
Info: cpu: "worker_2" instantiated altera_nios2_gen2 "cpu"
Info: cpu: "worker_3" instantiated altera_nios2_gen2 "cpu"
Info: manager_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "manager_data_master_translator"
Info: manager_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "manager_jtag_uart_avalon_jtag_slave_translator"
Info: manager_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "manager_data_master_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "manager_jtag_uart_avalon_jtag_slave_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: manager_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "manager_data_master_limiter"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: cpu: Starting RTL generation for module 'system_worker_0_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker_0_cpu_cpu --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0044_cpu_gen//system_worker_0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.08 16:23:16 (*) Starting Nios II generation
Info: cpu: # 2019.08.08 16:23:16 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.08 16:23:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:18 (*)   Plaintext license not found.
Info: cpu: # 2019.08.08 16:23:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.08 16:23:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.08 16:23:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.08 16:23:19 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.08 16:23:19 (*)     Testbench
Info: cpu: # 2019.08.08 16:23:20 (*)     Instruction decoding
Info: cpu: # 2019.08.08 16:23:20 (*)       Instruction fields
Info: cpu: # 2019.08.08 16:23:20 (*)       Instruction decodes
Info: cpu: # 2019.08.08 16:23:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.08 16:23:21 (*)       Instruction controls
Info: cpu: # 2019.08.08 16:23:21 (*)     Pipeline frontend
Info: cpu: # 2019.08.08 16:23:21 (*)     Pipeline backend
Info: cpu: # 2019.08.08 16:23:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.08 16:23:30 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.08 16:23:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker_0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'system_worker_1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker_1_cpu_cpu --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0051_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0051_cpu_gen//system_worker_1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.08 16:23:33 (*) Starting Nios II generation
Info: cpu: # 2019.08.08 16:23:33 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.08 16:23:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:35 (*)   Plaintext license not found.
Info: cpu: # 2019.08.08 16:23:35 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.08 16:23:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.08 16:23:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.08 16:23:36 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.08 16:23:36 (*)     Testbench
Info: cpu: # 2019.08.08 16:23:37 (*)     Instruction decoding
Info: cpu: # 2019.08.08 16:23:37 (*)       Instruction fields
Info: cpu: # 2019.08.08 16:23:37 (*)       Instruction decodes
Info: cpu: # 2019.08.08 16:23:38 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.08 16:23:38 (*)       Instruction controls
Info: cpu: # 2019.08.08 16:23:38 (*)     Pipeline frontend
Info: cpu: # 2019.08.08 16:23:38 (*)     Pipeline backend
Info: cpu: # 2019.08.08 16:23:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.08 16:23:47 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.08 16:23:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker_1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'system_worker_2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker_2_cpu_cpu --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0052_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0052_cpu_gen//system_worker_2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.08 16:23:50 (*) Starting Nios II generation
Info: cpu: # 2019.08.08 16:23:50 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.08 16:23:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:51 (*)   Plaintext license not found.
Info: cpu: # 2019.08.08 16:23:51 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.08 16:23:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:23:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:23:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:23:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.08 16:23:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.08 16:23:53 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.08 16:23:53 (*)     Testbench
Info: cpu: # 2019.08.08 16:23:53 (*)     Instruction decoding
Info: cpu: # 2019.08.08 16:23:53 (*)       Instruction fields
Info: cpu: # 2019.08.08 16:23:54 (*)       Instruction decodes
Info: cpu: # 2019.08.08 16:23:55 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.08 16:23:55 (*)       Instruction controls
Info: cpu: # 2019.08.08 16:23:55 (*)     Pipeline frontend
Info: cpu: # 2019.08.08 16:23:55 (*)     Pipeline backend
Info: cpu: # 2019.08.08 16:24:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.08 16:24:03 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.08 16:24:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker_2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'system_worker_3_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker_3_cpu_cpu --dir=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0053_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Dejan/AppData/Local/Temp/alt8116_581206540220072515.dir/0053_cpu_gen//system_worker_3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.08.08 16:24:07 (*) Starting Nios II generation
Info: cpu: # 2019.08.08 16:24:07 (*)   Checking for plaintext license.
Info: cpu: # 2019.08.08 16:24:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:24:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:24:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:24:08 (*)   Plaintext license not found.
Info: cpu: # 2019.08.08 16:24:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.08.08 16:24:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.08.08 16:24:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.08.08 16:24:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.08.08 16:24:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.08.08 16:24:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.08.08 16:24:10 (*)   Creating all objects for CPU
Info: cpu: # 2019.08.08 16:24:10 (*)     Testbench
Info: cpu: # 2019.08.08 16:24:10 (*)     Instruction decoding
Info: cpu: # 2019.08.08 16:24:10 (*)       Instruction fields
Info: cpu: # 2019.08.08 16:24:10 (*)       Instruction decodes
Info: cpu: # 2019.08.08 16:24:11 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.08.08 16:24:11 (*)       Instruction controls
Info: cpu: # 2019.08.08 16:24:12 (*)     Pipeline frontend
Info: cpu: # 2019.08.08 16:24:12 (*)     Pipeline backend
Info: cpu: # 2019.08.08 16:24:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.08.08 16:24:20 (*)   Creating encrypted RTL
Info: cpu: # 2019.08.08 16:24:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker_3_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 67 modules, 150 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
