// Seed: 2983047786
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12
);
  assign id_5 = id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    input logic id_4,
    output supply1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    output logic id_8
);
  always id_8 <= id_4;
  wire id_10;
  wire id_11, id_12;
  wire id_13, id_14;
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_5,
      id_1,
      id_1,
      id_0
  );
endmodule
