
ESP-01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004080  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08004210  08004210  00014210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004388  08004388  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004388  08004388  00014388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004390  08004390  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004390  08004390  00014390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004394  08004394  00014394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004398  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00001224  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  20001294  20001294  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011984  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002502  00000000  00000000  00031a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d08  00000000  00000000  00033f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c10  00000000  00000000  00034c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021caf  00000000  00000000  00035840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001072a  00000000  00000000  000574ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb721  00000000  00000000  00067c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013333a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003974  00000000  00000000  00133390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080041f8 	.word	0x080041f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080041f8 	.word	0x080041f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <MX_DMA_Init+0x30>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	4a08      	ldr	r2, [pc, #32]	; (80005a8 <MX_DMA_Init+0x30>)
 8000588:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800058c:	6313      	str	r3, [r2, #48]	; 0x30
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <MX_DMA_Init+0x30>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

}
 800059a:	bf00      	nop
 800059c:	370c      	adds	r7, #12
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40023800 	.word	0x40023800

080005ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
 80005b6:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <MX_GPIO_Init+0x84>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a1d      	ldr	r2, [pc, #116]	; (8000630 <MX_GPIO_Init+0x84>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <MX_GPIO_Init+0x84>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	4b17      	ldr	r3, [pc, #92]	; (8000630 <MX_GPIO_Init+0x84>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a16      	ldr	r2, [pc, #88]	; (8000630 <MX_GPIO_Init+0x84>)
 80005d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b14      	ldr	r3, [pc, #80]	; (8000630 <MX_GPIO_Init+0x84>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	4b10      	ldr	r3, [pc, #64]	; (8000630 <MX_GPIO_Init+0x84>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	4a0f      	ldr	r2, [pc, #60]	; (8000630 <MX_GPIO_Init+0x84>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	; 0x30
 80005fa:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <MX_GPIO_Init+0x84>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	2300      	movs	r3, #0
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	4b09      	ldr	r3, [pc, #36]	; (8000630 <MX_GPIO_Init+0x84>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	4a08      	ldr	r2, [pc, #32]	; (8000630 <MX_GPIO_Init+0x84>)
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	6313      	str	r3, [r2, #48]	; 0x30
 8000616:	4b06      	ldr	r3, [pc, #24]	; (8000630 <MX_GPIO_Init+0x84>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	603b      	str	r3, [r7, #0]
 8000620:	683b      	ldr	r3, [r7, #0]

}
 8000622:	bf00      	nop
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	40023800 	.word	0x40023800

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b0a2      	sub	sp, #136	; 0x88
 8000638:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fdeb 	bl	8001214 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f86d 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f7ff ffb3 	bl	80005ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000646:	f7ff ff97 	bl	8000578 <MX_DMA_Init>
  MX_UART4_Init();
 800064a:	f000 f9e7 	bl	8000a1c <MX_UART4_Init>
  MX_TIM6_Init();
 800064e:	f000 f97f 	bl	8000950 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8000652:	f000 fa0d 	bl	8000a70 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  char buf[128];

  init();
 8000656:	f000 fda1 	bl	800119c <init>

  sendCmd("ATE0"    , "OK" , 1000);  			//关闭回显
 800065a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800065e:	491f      	ldr	r1, [pc, #124]	; (80006dc <main+0xa8>)
 8000660:	481f      	ldr	r0, [pc, #124]	; (80006e0 <main+0xac>)
 8000662:	f000 fced 	bl	8001040 <sendCmd>
  sendCmd("AT+CWMODE_DEF=3","OK",1500);			//设置ESP8266为AP/STA模式
 8000666:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800066a:	491c      	ldr	r1, [pc, #112]	; (80006dc <main+0xa8>)
 800066c:	481d      	ldr	r0, [pc, #116]	; (80006e4 <main+0xb0>)
 800066e:	f000 fce7 	bl	8001040 <sendCmd>

  //设置模块的AP模式
  sprintf(buf,"AT+CWSAP=\"%s\",\"%s\",%s,%s","ATK_ESP8266","12345678","10","4");
 8000672:	4638      	mov	r0, r7
 8000674:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <main+0xb4>)
 8000676:	9301      	str	r3, [sp, #4]
 8000678:	4b1c      	ldr	r3, [pc, #112]	; (80006ec <main+0xb8>)
 800067a:	9300      	str	r3, [sp, #0]
 800067c:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <main+0xbc>)
 800067e:	4a1d      	ldr	r2, [pc, #116]	; (80006f4 <main+0xc0>)
 8000680:	491d      	ldr	r1, [pc, #116]	; (80006f8 <main+0xc4>)
 8000682:	f003 f96b 	bl	800395c <siprintf>
  sendCmd(buf,"OK",2000);
 8000686:	463b      	mov	r3, r7
 8000688:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800068c:	4913      	ldr	r1, [pc, #76]	; (80006dc <main+0xa8>)
 800068e:	4618      	mov	r0, r3
 8000690:	f000 fcd6 	bl	8001040 <sendCmd>

  /* 设置模块AP当前IP地址 */
  sprintf(buf,"AT+CIPAP_CUR=\"%s\",\"%s\",\"%s\"", "192.168.0.233","192.168.5.1","255.255.255.0");
 8000694:	4638      	mov	r0, r7
 8000696:	4b19      	ldr	r3, [pc, #100]	; (80006fc <main+0xc8>)
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	4b19      	ldr	r3, [pc, #100]	; (8000700 <main+0xcc>)
 800069c:	4a19      	ldr	r2, [pc, #100]	; (8000704 <main+0xd0>)
 800069e:	491a      	ldr	r1, [pc, #104]	; (8000708 <main+0xd4>)
 80006a0:	f003 f95c 	bl	800395c <siprintf>
  sendCmd(buf, "OK", 1500);
 80006a4:	463b      	mov	r3, r7
 80006a6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80006aa:	490c      	ldr	r1, [pc, #48]	; (80006dc <main+0xa8>)
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fcc7 	bl	8001040 <sendCmd>

  //创建多连接
  sendCmd("AT+CIPMUX=1","OK",1000);
 80006b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006b6:	4909      	ldr	r1, [pc, #36]	; (80006dc <main+0xa8>)
 80006b8:	4814      	ldr	r0, [pc, #80]	; (800070c <main+0xd8>)
 80006ba:	f000 fcc1 	bl	8001040 <sendCmd>

  //创建模块TCP服务器
  //创建TCP服务器之后，会自动启动TCP服务监听，当有TCP客户端连接时，会有CONNECT提示
  sprintf(buf,"AT+CIPSERVER=%s,%s","1","1001");
 80006be:	4638      	mov	r0, r7
 80006c0:	4b13      	ldr	r3, [pc, #76]	; (8000710 <main+0xdc>)
 80006c2:	4a14      	ldr	r2, [pc, #80]	; (8000714 <main+0xe0>)
 80006c4:	4914      	ldr	r1, [pc, #80]	; (8000718 <main+0xe4>)
 80006c6:	f003 f949 	bl	800395c <siprintf>
  sendCmd(buf,"OK",2000);
 80006ca:	463b      	mov	r3, r7
 80006cc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80006d0:	4902      	ldr	r1, [pc, #8]	; (80006dc <main+0xa8>)
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fcb4 	bl	8001040 <sendCmd>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <main+0xa4>
 80006da:	bf00      	nop
 80006dc:	08004210 	.word	0x08004210
 80006e0:	08004214 	.word	0x08004214
 80006e4:	0800421c 	.word	0x0800421c
 80006e8:	08004260 	.word	0x08004260
 80006ec:	08004264 	.word	0x08004264
 80006f0:	0800422c 	.word	0x0800422c
 80006f4:	08004238 	.word	0x08004238
 80006f8:	08004244 	.word	0x08004244
 80006fc:	080042a0 	.word	0x080042a0
 8000700:	08004268 	.word	0x08004268
 8000704:	08004274 	.word	0x08004274
 8000708:	08004284 	.word	0x08004284
 800070c:	080042b0 	.word	0x080042b0
 8000710:	080042bc 	.word	0x080042bc
 8000714:	080042c4 	.word	0x080042c4
 8000718:	080042c8 	.word	0x080042c8

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b094      	sub	sp, #80	; 0x50
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0320 	add.w	r3, r7, #32
 8000726:	2230      	movs	r2, #48	; 0x30
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f003 f90e 	bl	800394c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000740:	2300      	movs	r3, #0
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	4b28      	ldr	r3, [pc, #160]	; (80007e8 <SystemClock_Config+0xcc>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	4a27      	ldr	r2, [pc, #156]	; (80007e8 <SystemClock_Config+0xcc>)
 800074a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074e:	6413      	str	r3, [r2, #64]	; 0x40
 8000750:	4b25      	ldr	r3, [pc, #148]	; (80007e8 <SystemClock_Config+0xcc>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075c:	2300      	movs	r3, #0
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	4b22      	ldr	r3, [pc, #136]	; (80007ec <SystemClock_Config+0xd0>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a21      	ldr	r2, [pc, #132]	; (80007ec <SystemClock_Config+0xd0>)
 8000766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076a:	6013      	str	r3, [r2, #0]
 800076c:	4b1f      	ldr	r3, [pc, #124]	; (80007ec <SystemClock_Config+0xd0>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000778:	2302      	movs	r3, #2
 800077a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077c:	2301      	movs	r3, #1
 800077e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000780:	2310      	movs	r3, #16
 8000782:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000788:	2300      	movs	r3, #0
 800078a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800078c:	2308      	movs	r3, #8
 800078e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000790:	23a8      	movs	r3, #168	; 0xa8
 8000792:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000794:	2302      	movs	r3, #2
 8000796:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000798:	2304      	movs	r3, #4
 800079a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079c:	f107 0320 	add.w	r3, r7, #32
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 faad 	bl	8001d00 <HAL_RCC_OscConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007ac:	f000 f820 	bl	80007f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	230f      	movs	r3, #15
 80007b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b4:	2302      	movs	r3, #2
 80007b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	2105      	movs	r1, #5
 80007ce:	4618      	mov	r0, r3
 80007d0:	f001 fd0e 	bl	80021f0 <HAL_RCC_ClockConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007da:	f000 f809 	bl	80007f0 <Error_Handler>
  }
}
 80007de:	bf00      	nop
 80007e0:	3750      	adds	r7, #80	; 0x50
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40007000 	.word	0x40007000

080007f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f4:	b672      	cpsid	i
}
 80007f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f8:	e7fe      	b.n	80007f8 <Error_Handler+0x8>
	...

080007fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <HAL_MspInit+0x4c>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <HAL_MspInit+0x4c>)
 800080c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000810:	6453      	str	r3, [r2, #68]	; 0x44
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	4a08      	ldr	r2, [pc, #32]	; (8000848 <HAL_MspInit+0x4c>)
 8000828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800082c:	6413      	str	r3, [r2, #64]	; 0x40
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000836:	603b      	str	r3, [r7, #0]
 8000838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000850:	e7fe      	b.n	8000850 <NMI_Handler+0x4>

08000852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000856:	e7fe      	b.n	8000856 <HardFault_Handler+0x4>

08000858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800085c:	e7fe      	b.n	800085c <MemManage_Handler+0x4>

0800085e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <BusFault_Handler+0x4>

08000864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <UsageFault_Handler+0x4>

0800086a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000898:	f000 fd0e 	bl	80012b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  RxCallback();
 80008a4:	f000 fa92 	bl	8000dcc <RxCallback>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008b0:	4802      	ldr	r0, [pc, #8]	; (80008bc <TIM6_DAC_IRQHandler+0x10>)
 80008b2:	f001 ffab 	bl	800280c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000098 	.word	0x20000098

080008c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008c8:	4a14      	ldr	r2, [pc, #80]	; (800091c <_sbrk+0x5c>)
 80008ca:	4b15      	ldr	r3, [pc, #84]	; (8000920 <_sbrk+0x60>)
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008d4:	4b13      	ldr	r3, [pc, #76]	; (8000924 <_sbrk+0x64>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d102      	bne.n	80008e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <_sbrk+0x64>)
 80008de:	4a12      	ldr	r2, [pc, #72]	; (8000928 <_sbrk+0x68>)
 80008e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <_sbrk+0x64>)
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4413      	add	r3, r2
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d207      	bcs.n	8000900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008f0:	f003 f802 	bl	80038f8 <__errno>
 80008f4:	4603      	mov	r3, r0
 80008f6:	220c      	movs	r2, #12
 80008f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008fa:	f04f 33ff 	mov.w	r3, #4294967295
 80008fe:	e009      	b.n	8000914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <_sbrk+0x64>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000906:	4b07      	ldr	r3, [pc, #28]	; (8000924 <_sbrk+0x64>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	4a05      	ldr	r2, [pc, #20]	; (8000924 <_sbrk+0x64>)
 8000910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000912:	68fb      	ldr	r3, [r7, #12]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	20020000 	.word	0x20020000
 8000920:	00000800 	.word	0x00000800
 8000924:	2000008c 	.word	0x2000008c
 8000928:	20001298 	.word	0x20001298

0800092c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <SystemInit+0x20>)
 8000932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000936:	4a05      	ldr	r2, [pc, #20]	; (800094c <SystemInit+0x20>)
 8000938:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800093c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000956:	463b      	mov	r3, r7
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800095e:	4b19      	ldr	r3, [pc, #100]	; (80009c4 <MX_TIM6_Init+0x74>)
 8000960:	4a19      	ldr	r2, [pc, #100]	; (80009c8 <MX_TIM6_Init+0x78>)
 8000962:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000964:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <MX_TIM6_Init+0x74>)
 8000966:	2200      	movs	r2, #0
 8000968:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800096a:	4b16      	ldr	r3, [pc, #88]	; (80009c4 <MX_TIM6_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <MX_TIM6_Init+0x74>)
 8000972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000976:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <MX_TIM6_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800097e:	4811      	ldr	r0, [pc, #68]	; (80009c4 <MX_TIM6_Init+0x74>)
 8000980:	f001 fe32 	bl	80025e8 <HAL_TIM_Base_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800098a:	f7ff ff31 	bl	80007f0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 800098e:	2108      	movs	r1, #8
 8000990:	480c      	ldr	r0, [pc, #48]	; (80009c4 <MX_TIM6_Init+0x74>)
 8000992:	f001 fee1 	bl	8002758 <HAL_TIM_OnePulse_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 800099c:	f7ff ff28 	bl	80007f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a0:	2300      	movs	r3, #0
 80009a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a4:	2300      	movs	r3, #0
 80009a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009a8:	463b      	mov	r3, r7
 80009aa:	4619      	mov	r1, r3
 80009ac:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_TIM6_Init+0x74>)
 80009ae:	f002 f907 	bl	8002bc0 <HAL_TIMEx_MasterConfigSynchronization>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 80009b8:	f7ff ff1a 	bl	80007f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20000098 	.word	0x20000098
 80009c8:	40001000 	.word	0x40001000

080009cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a0e      	ldr	r2, [pc, #56]	; (8000a14 <HAL_TIM_Base_MspInit+0x48>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d115      	bne.n	8000a0a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <HAL_TIM_Base_MspInit+0x4c>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e6:	4a0c      	ldr	r2, [pc, #48]	; (8000a18 <HAL_TIM_Base_MspInit+0x4c>)
 80009e8:	f043 0310 	orr.w	r3, r3, #16
 80009ec:	6413      	str	r3, [r2, #64]	; 0x40
 80009ee:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <HAL_TIM_Base_MspInit+0x4c>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f2:	f003 0310 	and.w	r3, r3, #16
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2101      	movs	r1, #1
 80009fe:	2036      	movs	r0, #54	; 0x36
 8000a00:	f000 fd55 	bl	80014ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a04:	2036      	movs	r0, #54	; 0x36
 8000a06:	f000 fd6e 	bl	80014e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40001000 	.word	0x40001000
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_UART4_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a20:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a22:	4a12      	ldr	r2, [pc, #72]	; (8000a6c <MX_UART4_Init+0x50>)
 8000a24:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a2c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000a40:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a42:	220c      	movs	r2, #12
 8000a44:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_UART4_Init+0x4c>)
 8000a54:	f002 f944 	bl	8002ce0 <HAL_UART_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000a5e:	f7ff fec7 	bl	80007f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000184 	.word	0x20000184
 8000a6c:	40004c00 	.word	0x40004c00

08000a70 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	; (8000ac0 <MX_USART3_UART_Init+0x50>)
 8000a78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a7c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000a80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a94:	4b09      	ldr	r3, [pc, #36]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a96:	220c      	movs	r2, #12
 8000a98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_USART3_UART_Init+0x4c>)
 8000aa8:	f002 f91a 	bl	8002ce0 <HAL_UART_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ab2:	f7ff fe9d 	bl	80007f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000140 	.word	0x20000140
 8000ac0:	40004800 	.word	0x40004800

08000ac4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08c      	sub	sp, #48	; 0x30
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 031c 	add.w	r3, r7, #28
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a4e      	ldr	r2, [pc, #312]	; (8000c1c <HAL_UART_MspInit+0x158>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d163      	bne.n	8000bae <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61bb      	str	r3, [r7, #24]
 8000aea:	4b4d      	ldr	r3, [pc, #308]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	4a4c      	ldr	r2, [pc, #304]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000af0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000af4:	6413      	str	r3, [r2, #64]	; 0x40
 8000af6:	4b4a      	ldr	r3, [pc, #296]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000afe:	61bb      	str	r3, [r7, #24]
 8000b00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	4b46      	ldr	r3, [pc, #280]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a45      	ldr	r2, [pc, #276]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b43      	ldr	r3, [pc, #268]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000b2e:	2308      	movs	r3, #8
 8000b30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b32:	f107 031c 	add.w	r3, r7, #28
 8000b36:	4619      	mov	r1, r3
 8000b38:	483a      	ldr	r0, [pc, #232]	; (8000c24 <HAL_UART_MspInit+0x160>)
 8000b3a:	f000 ff45 	bl	80019c8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8000b3e:	4b3a      	ldr	r3, [pc, #232]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b40:	4a3a      	ldr	r2, [pc, #232]	; (8000c2c <HAL_UART_MspInit+0x168>)
 8000b42:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8000b44:	4b38      	ldr	r3, [pc, #224]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b4a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b4c:	4b36      	ldr	r3, [pc, #216]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b52:	4b35      	ldr	r3, [pc, #212]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b58:	4b33      	ldr	r3, [pc, #204]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b5e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b60:	4b31      	ldr	r3, [pc, #196]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b66:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8000b6c:	4b2e      	ldr	r3, [pc, #184]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b72:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b74:	4b2c      	ldr	r3, [pc, #176]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b7a:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000b80:	4829      	ldr	r0, [pc, #164]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b82:	f000 fccb 	bl	800151c <HAL_DMA_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000b8c:	f7ff fe30 	bl	80007f0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a25      	ldr	r2, [pc, #148]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b94:	639a      	str	r2, [r3, #56]	; 0x38
 8000b96:	4a24      	ldr	r2, [pc, #144]	; (8000c28 <HAL_UART_MspInit+0x164>)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2034      	movs	r0, #52	; 0x34
 8000ba2:	f000 fc84 	bl	80014ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000ba6:	2034      	movs	r0, #52	; 0x34
 8000ba8:	f000 fc9d 	bl	80014e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000bac:	e031      	b.n	8000c12 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART3)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a1f      	ldr	r2, [pc, #124]	; (8000c30 <HAL_UART_MspInit+0x16c>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d12c      	bne.n	8000c12 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	4a17      	ldr	r2, [pc, #92]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000bc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc8:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000bde:	f043 0302 	orr.w	r3, r3, #2
 8000be2:	6313      	str	r3, [r2, #48]	; 0x30
 8000be4:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_UART_MspInit+0x15c>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be8:	f003 0302 	and.w	r3, r3, #2
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000bf0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c02:	2307      	movs	r3, #7
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c06:	f107 031c 	add.w	r3, r7, #28
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4809      	ldr	r0, [pc, #36]	; (8000c34 <HAL_UART_MspInit+0x170>)
 8000c0e:	f000 fedb 	bl	80019c8 <HAL_GPIO_Init>
}
 8000c12:	bf00      	nop
 8000c14:	3730      	adds	r7, #48	; 0x30
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40004c00 	.word	0x40004c00
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020000 	.word	0x40020000
 8000c28:	200000e0 	.word	0x200000e0
 8000c2c:	40026040 	.word	0x40026040
 8000c30:	40004800 	.word	0x40004800
 8000c34:	40020400 	.word	0x40020400

08000c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c3c:	480d      	ldr	r0, [pc, #52]	; (8000c74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c3e:	490e      	ldr	r1, [pc, #56]	; (8000c78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c40:	4a0e      	ldr	r2, [pc, #56]	; (8000c7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c44:	e002      	b.n	8000c4c <LoopCopyDataInit>

08000c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4a:	3304      	adds	r3, #4

08000c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c50:	d3f9      	bcc.n	8000c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c52:	4a0b      	ldr	r2, [pc, #44]	; (8000c80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c54:	4c0b      	ldr	r4, [pc, #44]	; (8000c84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c58:	e001      	b.n	8000c5e <LoopFillZerobss>

08000c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c5c:	3204      	adds	r2, #4

08000c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c60:	d3fb      	bcc.n	8000c5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c62:	f7ff fe63 	bl	800092c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c66:	f002 fe4d 	bl	8003904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c6a:	f7ff fce3 	bl	8000634 <main>
  bx  lr    
 8000c6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c7c:	08004398 	.word	0x08004398
  ldr r2, =_sbss
 8000c80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c84:	20001294 	.word	0x20001294

08000c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC_IRQHandler>
	...

08000c8c <wifiInit>:
 *@retval None
 **/
char _buf[128];
ESP8266 wifi;
void wifiInit(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
	wifi.huart=&huart4;
 8000c90:	4b24      	ldr	r3, [pc, #144]	; (8000d24 <wifiInit+0x98>)
 8000c92:	4a25      	ldr	r2, [pc, #148]	; (8000d28 <wifiInit+0x9c>)
 8000c94:	601a      	str	r2, [r3, #0]
	wifi.dma_rx=&hdma_uart4_rx;
 8000c96:	4b23      	ldr	r3, [pc, #140]	; (8000d24 <wifiInit+0x98>)
 8000c98:	4a24      	ldr	r2, [pc, #144]	; (8000d2c <wifiInit+0xa0>)
 8000c9a:	605a      	str	r2, [r3, #4]
	wifi.tim=&htim6;
 8000c9c:	4b21      	ldr	r3, [pc, #132]	; (8000d24 <wifiInit+0x98>)
 8000c9e:	4a24      	ldr	r2, [pc, #144]	; (8000d30 <wifiInit+0xa4>)
 8000ca0:	609a      	str	r2, [r3, #8]
	wifi.send=send;
 8000ca2:	4b20      	ldr	r3, [pc, #128]	; (8000d24 <wifiInit+0x98>)
 8000ca4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000ca8:	3310      	adds	r3, #16
 8000caa:	4a22      	ldr	r2, [pc, #136]	; (8000d34 <wifiInit+0xa8>)
 8000cac:	601a      	str	r2, [r3, #0]
	wifi.sendNoAck=sendNoAck;
 8000cae:	4b1d      	ldr	r3, [pc, #116]	; (8000d24 <wifiInit+0x98>)
 8000cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000cb4:	3314      	adds	r3, #20
 8000cb6:	4a20      	ldr	r2, [pc, #128]	; (8000d38 <wifiInit+0xac>)
 8000cb8:	601a      	str	r2, [r3, #0]
	wifi.sendCmd=sendCmd;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <wifiInit+0x98>)
 8000cbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000cc0:	3318      	adds	r3, #24
 8000cc2:	4a1e      	ldr	r2, [pc, #120]	; (8000d3c <wifiInit+0xb0>)
 8000cc4:	601a      	str	r2, [r3, #0]
	wifi.quitTrans=quitTrans;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <wifiInit+0x98>)
 8000cc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000ccc:	331c      	adds	r3, #28
 8000cce:	4a1c      	ldr	r2, [pc, #112]	; (8000d40 <wifiInit+0xb4>)
 8000cd0:	601a      	str	r2, [r3, #0]
	wifi.RxCallback=RxCallback;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <wifiInit+0x98>)
 8000cd4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000cd8:	4a1a      	ldr	r2, [pc, #104]	; (8000d44 <wifiInit+0xb8>)
 8000cda:	601a      	str	r2, [r3, #0]
	wifi.setTimeout=setTimeout;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <wifiInit+0x98>)
 8000cde:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	4a18      	ldr	r2, [pc, #96]	; (8000d48 <wifiInit+0xbc>)
 8000ce6:	601a      	str	r2, [r3, #0]
	wifi.isTimeout=isTimeout;
 8000ce8:	4b0e      	ldr	r3, [pc, #56]	; (8000d24 <wifiInit+0x98>)
 8000cea:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000cee:	3308      	adds	r3, #8
 8000cf0:	4a16      	ldr	r2, [pc, #88]	; (8000d4c <wifiInit+0xc0>)
 8000cf2:	601a      	str	r2, [r3, #0]
	wifi.delay=delay;
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <wifiInit+0x98>)
 8000cf6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000cfa:	330c      	adds	r3, #12
 8000cfc:	4a14      	ldr	r2, [pc, #80]	; (8000d50 <wifiInit+0xc4>)
 8000cfe:	601a      	str	r2, [r3, #0]
	wifi.isResponded=isResponded;
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <wifiInit+0x98>)
 8000d02:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000d06:	3310      	adds	r3, #16
 8000d08:	4a12      	ldr	r2, [pc, #72]	; (8000d54 <wifiInit+0xc8>)
 8000d0a:	601a      	str	r2, [r3, #0]
	wifi.init=init;
 8000d0c:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <wifiInit+0x98>)
 8000d0e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8000d12:	3314      	adds	r3, #20
 8000d14:	4a10      	ldr	r2, [pc, #64]	; (8000d58 <wifiInit+0xcc>)
 8000d16:	601a      	str	r2, [r3, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000248 	.word	0x20000248
 8000d28:	20000184 	.word	0x20000184
 8000d2c:	200000e0 	.word	0x200000e0
 8000d30:	20000098 	.word	0x20000098
 8000d34:	08000fd9 	.word	0x08000fd9
 8000d38:	08000f89 	.word	0x08000f89
 8000d3c:	08001041 	.word	0x08001041
 8000d40:	080010b5 	.word	0x080010b5
 8000d44:	08000dcd 	.word	0x08000dcd
 8000d48:	08000efd 	.word	0x08000efd
 8000d4c:	08000f65 	.word	0x08000f65
 8000d50:	080010f9 	.word	0x080010f9
 8000d54:	08001129 	.word	0x08001129
 8000d58:	0800119d 	.word	0x0800119d

08000d5c <print>:
/**
 * @brief  多串口重定向
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 8000d5c:	b40e      	push	{r1, r2, r3}
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 8000d6a:	f107 0310 	add.w	r3, r7, #16
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	3304      	adds	r3, #4
 8000d74:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f002 fde6 	bl	800394c <memset>
  va_list v;
  va_start(v, buf);
 8000d80:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//使用可变参数的字符串打印。类似sprintf
 8000d8a:	f107 030c 	add.w	r3, r7, #12
 8000d8e:	f107 0010 	add.w	r0, r7, #16
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 8000d98:	f002 fe16 	bl	80039c8 <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fa15 	bl	80001d0 <strlen>
 8000da6:	4603      	mov	r3, r0
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	f107 0110 	add.w	r1, r7, #16
 8000dae:	1d38      	adds	r0, r7, #4
 8000db0:	f04f 33ff 	mov.w	r3, #4294967295
 8000db4:	6800      	ldr	r0, [r0, #0]
 8000db6:	f001 ffe0 	bl	8002d7a <HAL_UART_Transmit>
  va_end(v);
}
 8000dba:	bf00      	nop
 8000dbc:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dc6:	b003      	add	sp, #12
 8000dc8:	4770      	bx	lr
	...

08000dcc <RxCallback>:

/**
 * @brief  ESP8266 串口接收回调函数
 * @retval None
 **/
void RxCallback(){
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266用到的串口
 8000dd2:	4b44      	ldr	r3, [pc, #272]	; (8000ee4 <RxCallback+0x118>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60bb      	str	r3, [r7, #8]

	/* 判断是否发生空闲中断 */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0310 	and.w	r3, r3, #16
 8000de2:	2b10      	cmp	r3, #16
 8000de4:	d179      	bne.n	8000eda <RxCallback+0x10e>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //清除IDLE中断标志位
 8000de6:	2300      	movs	r3, #0
 8000de8:	603b      	str	r3, [r7, #0]
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	603b      	str	r3, [r7, #0]
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // 停止DMA接收
 8000dfc:	68b8      	ldr	r0, [r7, #8]
 8000dfe:	f002 f87e 	bl	8002efe <HAL_UART_DMAStop>

		//以下步骤是将接收到的内容存入 AckBuffer 中
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 得到接收到的字符长度
 8000e02:	4b38      	ldr	r3, [pc, #224]	; (8000ee4 <RxCallback+0x118>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000e0e:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 接收到的内容地起始索引
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	425a      	negs	r2, r3
 8000e14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000e18:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8000e1c:	bf58      	it	pl
 8000e1e:	4253      	negpl	r3, r2
 8000e20:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //找出接收的起始
 8000e22:	e009      	b.n	8000e38 <RxCallback+0x6c>
			recv_start = (recv_start + 1) % RxBufferSize;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	3301      	adds	r3, #1
 8000e28:	425a      	negs	r2, r3
 8000e2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000e2e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8000e32:	bf58      	it	pl
 8000e34:	4253      	negpl	r3, r2
 8000e36:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //找出接收的起始
 8000e38:	4a2a      	ldr	r2, [pc, #168]	; (8000ee4 <RxCallback+0x118>)
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	330e      	adds	r3, #14
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0ee      	beq.n	8000e24 <RxCallback+0x58>
		}
		int index = recv_start;
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	e01e      	b.n	8000e8e <RxCallback+0xc2>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 8000e50:	4a24      	ldr	r2, [pc, #144]	; (8000ee4 <RxCallback+0x118>)
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	4413      	add	r3, r2
 8000e56:	330e      	adds	r3, #14
 8000e58:	7819      	ldrb	r1, [r3, #0]
 8000e5a:	4a22      	ldr	r2, [pc, #136]	; (8000ee4 <RxCallback+0x118>)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4413      	add	r3, r2
 8000e60:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8000e64:	460a      	mov	r2, r1
 8000e66:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 8000e68:	4a1e      	ldr	r2, [pc, #120]	; (8000ee4 <RxCallback+0x118>)
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	330e      	adds	r3, #14
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	3301      	adds	r3, #1
 8000e78:	425a      	negs	r2, r3
 8000e7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000e7e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8000e82:	bf58      	it	pl
 8000e84:	4253      	negpl	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d1dc      	bne.n	8000e50 <RxCallback+0x84>
		}
		wifi.AckBuffer[i] = 0; //用作字符串分隔符
 8000e96:	4a13      	ldr	r2, [pc, #76]	; (8000ee4 <RxCallback+0x118>)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]

		//调试用，将接收到的响应通过串口输出
		print(&huart3,"\r\n接收:\r\n");
 8000ea4:	4910      	ldr	r1, [pc, #64]	; (8000ee8 <RxCallback+0x11c>)
 8000ea6:	4811      	ldr	r0, [pc, #68]	; (8000eec <RxCallback+0x120>)
 8000ea8:	f7ff ff58 	bl	8000d5c <print>
		print(&huart3,"%s",wifi.AckBuffer);
 8000eac:	4a10      	ldr	r2, [pc, #64]	; (8000ef0 <RxCallback+0x124>)
 8000eae:	4911      	ldr	r1, [pc, #68]	; (8000ef4 <RxCallback+0x128>)
 8000eb0:	480e      	ldr	r0, [pc, #56]	; (8000eec <RxCallback+0x120>)
 8000eb2:	f7ff ff53 	bl	8000d5c <print>
		//使用队列来接收
		if(wifi.uart_state == Sent) {	//如果串口发送完毕，等待接收
 8000eb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <RxCallback+0x118>)
 8000eb8:	7b5b      	ldrb	r3, [r3, #13]
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d102      	bne.n	8000ec4 <RxCallback+0xf8>
			wifi.uart_state = Idle; 	//变为空闲模式
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <RxCallback+0x118>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	735a      	strb	r2, [r3, #13]
		//for(;;); //TODO:

		}

		/* 准备下一次DMA接收 */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 8000ec4:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <RxCallback+0x118>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 8000ece:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed2:	4909      	ldr	r1, [pc, #36]	; (8000ef8 <RxCallback+0x12c>)
 8000ed4:	68b8      	ldr	r0, [r7, #8]
 8000ed6:	f001 ffe2 	bl	8002e9e <HAL_UART_Receive_DMA>
	}
}
 8000eda:	bf00      	nop
 8000edc:	3718      	adds	r7, #24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000248 	.word	0x20000248
 8000ee8:	080042dc 	.word	0x080042dc
 8000eec:	20000140 	.word	0x20000140
 8000ef0:	20000a56 	.word	0x20000a56
 8000ef4:	080042e8 	.word	0x080042e8
 8000ef8:	20000256 	.word	0x20000256

08000efc <setTimeout>:
/**
 * @brief  ESP8266 设置发送指令或内容后，最大的等待超时时间
 * @note ms不能超过43,690
 * @retval None
 **/
void setTimeout(uint16_t ms){
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_AUTORELOAD(wifi.tim, ms*3/2);  //要设置延迟10ms的中断，则需要设置 ARR 为 10*3/2;
 8000f06:	88fa      	ldrh	r2, [r7, #6]
 8000f08:	4613      	mov	r3, r2
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	4413      	add	r3, r2
 8000f0e:	0fda      	lsrs	r2, r3, #31
 8000f10:	4413      	add	r3, r2
 8000f12:	105b      	asrs	r3, r3, #1
 8000f14:	461a      	mov	r2, r3
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <setTimeout+0x64>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f1e:	88fa      	ldrh	r2, [r7, #6]
 8000f20:	4613      	mov	r3, r2
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	4413      	add	r3, r2
 8000f26:	0fda      	lsrs	r2, r3, #31
 8000f28:	4413      	add	r3, r2
 8000f2a:	105b      	asrs	r3, r3, #1
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <setTimeout+0x64>)
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COUNTER(wifi.tim, 1);          //因为要根据CNT是否为0来判断是否超时，所以这里设置为1
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <setTimeout+0x64>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(wifi.tim);                  //开启定时器，定时器在溢出后自动归0，并停止运作
 8000f3e:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <setTimeout+0x64>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <setTimeout+0x64>)
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f042 0201 	orr.w	r2, r2, #1
 8000f50:	601a      	str	r2, [r3, #0]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000248 	.word	0x20000248

08000f64 <isTimeout>:
/**
 * @brief  ESP8266 判断是否超时
 * @note   必须在setTimeout之后才能使用
 * @retval None
 **/
bool isTimeout(void){
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_COUNTER(wifi.tim) == 0){
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <isTimeout+0x20>)
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d101      	bne.n	8000f78 <isTimeout+0x14>
		return true;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <isTimeout+0x16>
	}
	else {
		return false;
 8000f78:	2300      	movs	r3, #0
	}
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	20000248 	.word	0x20000248

08000f88 <sendNoAck>:


/*
 *
 * */
void sendNoAck(uint8_t *str) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	print(&huart4,"%s",(char*)str);
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	490d      	ldr	r1, [pc, #52]	; (8000fc8 <sendNoAck+0x40>)
 8000f94:	480d      	ldr	r0, [pc, #52]	; (8000fcc <sendNoAck+0x44>)
 8000f96:	f7ff fee1 	bl	8000d5c <print>
//TODO: 调试用
	if(!(str[0] == '\r' && str[1] == '\n')) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b0d      	cmp	r3, #13
 8000fa0:	d104      	bne.n	8000fac <sendNoAck+0x24>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b0a      	cmp	r3, #10
 8000faa:	d008      	beq.n	8000fbe <sendNoAck+0x36>
		print(&huart3,"\r\n发送:\r\n");
 8000fac:	4908      	ldr	r1, [pc, #32]	; (8000fd0 <sendNoAck+0x48>)
 8000fae:	4809      	ldr	r0, [pc, #36]	; (8000fd4 <sendNoAck+0x4c>)
 8000fb0:	f7ff fed4 	bl	8000d5c <print>
		print(&huart3,"%s",(char*)str);
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	4904      	ldr	r1, [pc, #16]	; (8000fc8 <sendNoAck+0x40>)
 8000fb8:	4806      	ldr	r0, [pc, #24]	; (8000fd4 <sendNoAck+0x4c>)
 8000fba:	f7ff fecf 	bl	8000d5c <print>
	}
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	080042e8 	.word	0x080042e8
 8000fcc:	20000184 	.word	0x20000184
 8000fd0:	080042ec 	.word	0x080042ec
 8000fd4:	20000140 	.word	0x20000140

08000fd8 <send>:


result send(char *str,const char* response,uint16_t timeout){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	80fb      	strh	r3, [r7, #6]
	/* 发送内容 */
	sendNoAck((uint8_t*)str);
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f7ff ffce 	bl	8000f88 <sendNoAck>

	/* 等待响应 */
	wifi.uart_state = Sent;
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <send+0x64>)
 8000fee:	2202      	movs	r2, #2
 8000ff0:	735a      	strb	r2, [r3, #13]
	setTimeout(timeout); //设置超时时间
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff81 	bl	8000efc <setTimeout>
	while(!isTimeout() && !isResponded(response));
 8000ffa:	bf00      	nop
 8000ffc:	f7ff ffb2 	bl	8000f64 <isTimeout>
 8001000:	4603      	mov	r3, r0
 8001002:	f083 0301 	eor.w	r3, r3, #1
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	d008      	beq.n	800101e <send+0x46>
 800100c:	68b8      	ldr	r0, [r7, #8]
 800100e:	f000 f88b 	bl	8001128 <isResponded>
 8001012:	4603      	mov	r3, r0
 8001014:	f083 0301 	eor.w	r3, r3, #1
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1ee      	bne.n	8000ffc <send+0x24>
	wifi.uart_state = Idle;
 800101e:	4b07      	ldr	r3, [pc, #28]	; (800103c <send+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	735a      	strb	r2, [r3, #13]

	/* 判断执行的结果 */
	if(isTimeout()) {
 8001024:	f7ff ff9e 	bl	8000f64 <isTimeout>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <send+0x5a>
		return Timeout; //发送失败或者超时
 800102e:	2302      	movs	r3, #2
 8001030:	e000      	b.n	8001034 <send+0x5c>
	}
	else {
		return Success; //内容成功发送
 8001032:	2301      	movs	r3, #1
	}
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000248 	.word	0x20000248

08001040 <sendCmd>:

result sendCmd(const char *str,const char* response,uint16_t timeout){
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	4613      	mov	r3, r2
 800104c:	80fb      	strh	r3, [r7, #6]
	/* 发送内容 */
	sendNoAck((uint8_t*)str);
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f7ff ff9a 	bl	8000f88 <sendNoAck>
	sendNoAck((uint8_t*)"\r\n");
 8001054:	4815      	ldr	r0, [pc, #84]	; (80010ac <sendCmd+0x6c>)
 8001056:	f7ff ff97 	bl	8000f88 <sendNoAck>

	/* 等待响应 */
	wifi.uart_state = Sent;
 800105a:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <sendCmd+0x70>)
 800105c:	2202      	movs	r2, #2
 800105e:	735a      	strb	r2, [r3, #13]
	setTimeout(timeout); //设置超时时间
 8001060:	88fb      	ldrh	r3, [r7, #6]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff4a 	bl	8000efc <setTimeout>
	while(!isTimeout() && !isResponded(response));
 8001068:	bf00      	nop
 800106a:	f7ff ff7b 	bl	8000f64 <isTimeout>
 800106e:	4603      	mov	r3, r0
 8001070:	f083 0301 	eor.w	r3, r3, #1
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b00      	cmp	r3, #0
 8001078:	d008      	beq.n	800108c <sendCmd+0x4c>
 800107a:	68b8      	ldr	r0, [r7, #8]
 800107c:	f000 f854 	bl	8001128 <isResponded>
 8001080:	4603      	mov	r3, r0
 8001082:	f083 0301 	eor.w	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1ee      	bne.n	800106a <sendCmd+0x2a>
	wifi.uart_state = Idle;
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <sendCmd+0x70>)
 800108e:	2200      	movs	r2, #0
 8001090:	735a      	strb	r2, [r3, #13]

	/* 判断执行的结果 */
	if(isResponded(response)) {
 8001092:	68b8      	ldr	r0, [r7, #8]
 8001094:	f000 f848 	bl	8001128 <isResponded>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <sendCmd+0x62>
		return Success;
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <sendCmd+0x64>
	}
	else {
		return Timeout; //发送失败或者超时
 80010a2:	2302      	movs	r3, #2
	}
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	080042f8 	.word	0x080042f8
 80010b0:	20000248 	.word	0x20000248

080010b4 <quitTrans>:

/**
 * @brief  退出透传模式
 * @retval None
 **/
void quitTrans(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	/* 发送 "+++" 退出透传状态 */
	sendNoAck((uint8_t*)"+"); delay(15);//大于串口组帧时间(10ms)
 80010b8:	480c      	ldr	r0, [pc, #48]	; (80010ec <quitTrans+0x38>)
 80010ba:	f7ff ff65 	bl	8000f88 <sendNoAck>
 80010be:	200f      	movs	r0, #15
 80010c0:	f000 f81a 	bl	80010f8 <delay>
	sendNoAck((uint8_t*)"+"); delay(15);
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <quitTrans+0x38>)
 80010c6:	f7ff ff5f 	bl	8000f88 <sendNoAck>
 80010ca:	200f      	movs	r0, #15
 80010cc:	f000 f814 	bl	80010f8 <delay>
	sendNoAck((uint8_t*)"+"); delay(500);
 80010d0:	4806      	ldr	r0, [pc, #24]	; (80010ec <quitTrans+0x38>)
 80010d2:	f7ff ff59 	bl	8000f88 <sendNoAck>
 80010d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010da:	f000 f80d 	bl	80010f8 <delay>
	/* 关闭透传模式 */
	sendCmd("AT+CIPMODE=0", "OK", 200);
 80010de:	22c8      	movs	r2, #200	; 0xc8
 80010e0:	4903      	ldr	r1, [pc, #12]	; (80010f0 <quitTrans+0x3c>)
 80010e2:	4804      	ldr	r0, [pc, #16]	; (80010f4 <quitTrans+0x40>)
 80010e4:	f7ff ffac 	bl	8001040 <sendCmd>
}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	0800431c 	.word	0x0800431c
 80010f0:	08004320 	.word	0x08004320
 80010f4:	08004324 	.word	0x08004324

080010f8 <delay>:
/**
 * @brief  延迟函数
 * @note   通过定时器实现的延迟，只是使用在quitTrans函数
 * @retval None
 **/
void delay(uint16_t ms) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	80fb      	strh	r3, [r7, #6]
	setTimeout(ms);
 8001102:	88fb      	ldrh	r3, [r7, #6]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fef9 	bl	8000efc <setTimeout>
	while(!isTimeout());
 800110a:	bf00      	nop
 800110c:	f7ff ff2a 	bl	8000f64 <isTimeout>
 8001110:	4603      	mov	r3, r0
 8001112:	f083 0301 	eor.w	r3, r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1f7      	bne.n	800110c <delay+0x14>
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <isResponded>:

/**
 * @brief  判断是否从ESP8266得到期望的响应（母串找子串）
 * @retval 是否得到期望的响应
 **/
bool isResponded(const char* response){
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	int responseLen = strlen(response);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff f84d 	bl	80001d0 <strlen>
 8001136:	4603      	mov	r3, r0
 8001138:	60fb      	str	r3, [r7, #12]
	int rxBufferLen = strlen(wifi.RxBuffer);
 800113a:	4816      	ldr	r0, [pc, #88]	; (8001194 <isResponded+0x6c>)
 800113c:	f7ff f848 	bl	80001d0 <strlen>
 8001140:	4603      	mov	r3, r0
 8001142:	60bb      	str	r3, [r7, #8]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	e018      	b.n	8001180 <isResponded+0x58>
		if(wifi.RxBuffer[i] == response[j])	{
 800114e:	4a12      	ldr	r2, [pc, #72]	; (8001198 <isResponded+0x70>)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	4413      	add	r3, r2
 8001154:	330e      	adds	r3, #14
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	440b      	add	r3, r1
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	429a      	cmp	r2, r3
 8001162:	d108      	bne.n	8001176 <isResponded+0x4e>
			if(++j == responseLen) { //找到字串 （即找到响应）
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	3301      	adds	r3, #1
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	429a      	cmp	r2, r3
 8001170:	d103      	bne.n	800117a <isResponded+0x52>
				return true;
 8001172:	2301      	movs	r3, #1
 8001174:	e009      	b.n	800118a <isResponded+0x62>
			}
		}
		else{
			j = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	613b      	str	r3, [r7, #16]
	for(int i=0,j=0; i<rxBufferLen; i++) {
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	429a      	cmp	r2, r3
 8001186:	dbe2      	blt.n	800114e <isResponded+0x26>
		}
	}
	return false; //未找到子串
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000256 	.word	0x20000256
 8001198:	20000248 	.word	0x20000248

0800119c <init>:

/**
 * @brief  ESP8266 初始化函数
 * @retval 初始化是否成功
 **/
result init(){
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	wifiInit();
 80011a2:	f7ff fd73 	bl	8000c8c <wifiInit>
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266用到的串口
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <init+0x6c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	607b      	str	r3, [r7, #4]
	/* 开启DMA接收 */
	HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 80011ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011b0:	4916      	ldr	r1, [pc, #88]	; (800120c <init+0x70>)
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f001 fe73 	bl	8002e9e <HAL_UART_Receive_DMA>
	__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE); //开启空闲中断
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f042 0210 	orr.w	r2, r2, #16
 80011c6:	60da      	str	r2, [r3, #12]

	/* 注意这个时候定时器并没有开始运作 */
	HAL_TIM_Base_Start(wifi.tim);
 80011c8:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <init+0x6c>)
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f001 fa5b 	bl	8002688 <HAL_TIM_Base_Start>
	HAL_TIM_OnePulse_Init(wifi.tim, TIM_OPMODE_SINGLE);                 //设置为 OnePulse 模式
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <init+0x6c>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	2108      	movs	r1, #8
 80011d8:	4618      	mov	r0, r3
 80011da:	f001 fabd 	bl	8002758 <HAL_TIM_OnePulse_Init>
	__HAL_TIM_SET_PRESCALER(wifi.tim, HAL_RCC_GetHCLKFreq()/3/1000-1);  //设置分频数为 56,000
 80011de:	f001 f9cf 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80011e2:	4603      	mov	r3, r0
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <init+0x74>)
 80011e6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ea:	099a      	lsrs	r2, r3, #6
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <init+0x6c>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3a01      	subs	r2, #1
 80011f4:	629a      	str	r2, [r3, #40]	; 0x28

	delay(100);
 80011f6:	2064      	movs	r0, #100	; 0x64
 80011f8:	f7ff ff7e 	bl	80010f8 <delay>
	return Success;
 80011fc:	2301      	movs	r3, #1
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000248 	.word	0x20000248
 800120c:	20000256 	.word	0x20000256
 8001210:	057619f1 	.word	0x057619f1

08001214 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <HAL_Init+0x40>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0d      	ldr	r2, [pc, #52]	; (8001254 <HAL_Init+0x40>)
 800121e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001222:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001224:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <HAL_Init+0x40>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a0a      	ldr	r2, [pc, #40]	; (8001254 <HAL_Init+0x40>)
 800122a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800122e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001230:	4b08      	ldr	r3, [pc, #32]	; (8001254 <HAL_Init+0x40>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a07      	ldr	r2, [pc, #28]	; (8001254 <HAL_Init+0x40>)
 8001236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800123a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800123c:	2003      	movs	r0, #3
 800123e:	f000 f92b 	bl	8001498 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001242:	200f      	movs	r0, #15
 8001244:	f000 f808 	bl	8001258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001248:	f7ff fad8 	bl	80007fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40023c00 	.word	0x40023c00

08001258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <HAL_InitTick+0x54>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <HAL_InitTick+0x58>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001272:	fbb2 f3f3 	udiv	r3, r2, r3
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f943 	bl	8001502 <HAL_SYSTICK_Config>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e00e      	b.n	80012a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b0f      	cmp	r3, #15
 800128a:	d80a      	bhi.n	80012a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800128c:	2200      	movs	r2, #0
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	f04f 30ff 	mov.w	r0, #4294967295
 8001294:	f000 f90b 	bl	80014ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001298:	4a06      	ldr	r2, [pc, #24]	; (80012b4 <HAL_InitTick+0x5c>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800129e:	2300      	movs	r3, #0
 80012a0:	e000      	b.n	80012a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000008 	.word	0x20000008
 80012b4:	20000004 	.word	0x20000004

080012b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <HAL_IncTick+0x20>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_IncTick+0x24>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4413      	add	r3, r2
 80012c8:	4a04      	ldr	r2, [pc, #16]	; (80012dc <HAL_IncTick+0x24>)
 80012ca:	6013      	str	r3, [r2, #0]
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	20000008 	.word	0x20000008
 80012dc:	20001280 	.word	0x20001280

080012e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return uwTick;
 80012e4:	4b03      	ldr	r3, [pc, #12]	; (80012f4 <HAL_GetTick+0x14>)
 80012e6:	681b      	ldr	r3, [r3, #0]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20001280 	.word	0x20001280

080012f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <__NVIC_SetPriorityGrouping+0x44>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001314:	4013      	ands	r3, r2
 8001316:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001320:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001324:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001328:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132a:	4a04      	ldr	r2, [pc, #16]	; (800133c <__NVIC_SetPriorityGrouping+0x44>)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	60d3      	str	r3, [r2, #12]
}
 8001330:	bf00      	nop
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <__NVIC_GetPriorityGrouping+0x18>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	0a1b      	lsrs	r3, r3, #8
 800134a:	f003 0307 	and.w	r3, r3, #7
}
 800134e:	4618      	mov	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	2b00      	cmp	r3, #0
 800136c:	db0b      	blt.n	8001386 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	f003 021f 	and.w	r2, r3, #31
 8001374:	4907      	ldr	r1, [pc, #28]	; (8001394 <__NVIC_EnableIRQ+0x38>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	095b      	lsrs	r3, r3, #5
 800137c:	2001      	movs	r0, #1
 800137e:	fa00 f202 	lsl.w	r2, r0, r2
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000e100 	.word	0xe000e100

08001398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	6039      	str	r1, [r7, #0]
 80013a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	db0a      	blt.n	80013c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	490c      	ldr	r1, [pc, #48]	; (80013e4 <__NVIC_SetPriority+0x4c>)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	0112      	lsls	r2, r2, #4
 80013b8:	b2d2      	uxtb	r2, r2
 80013ba:	440b      	add	r3, r1
 80013bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c0:	e00a      	b.n	80013d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4908      	ldr	r1, [pc, #32]	; (80013e8 <__NVIC_SetPriority+0x50>)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	f003 030f 	and.w	r3, r3, #15
 80013ce:	3b04      	subs	r3, #4
 80013d0:	0112      	lsls	r2, r2, #4
 80013d2:	b2d2      	uxtb	r2, r2
 80013d4:	440b      	add	r3, r1
 80013d6:	761a      	strb	r2, [r3, #24]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e000e100 	.word	0xe000e100
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b089      	sub	sp, #36	; 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	f1c3 0307 	rsb	r3, r3, #7
 8001406:	2b04      	cmp	r3, #4
 8001408:	bf28      	it	cs
 800140a:	2304      	movcs	r3, #4
 800140c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3304      	adds	r3, #4
 8001412:	2b06      	cmp	r3, #6
 8001414:	d902      	bls.n	800141c <NVIC_EncodePriority+0x30>
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3b03      	subs	r3, #3
 800141a:	e000      	b.n	800141e <NVIC_EncodePriority+0x32>
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	f04f 32ff 	mov.w	r2, #4294967295
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43da      	mvns	r2, r3
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	401a      	ands	r2, r3
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001434:	f04f 31ff 	mov.w	r1, #4294967295
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	43d9      	mvns	r1, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001444:	4313      	orrs	r3, r2
         );
}
 8001446:	4618      	mov	r0, r3
 8001448:	3724      	adds	r7, #36	; 0x24
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3b01      	subs	r3, #1
 8001460:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001464:	d301      	bcc.n	800146a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001466:	2301      	movs	r3, #1
 8001468:	e00f      	b.n	800148a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146a:	4a0a      	ldr	r2, [pc, #40]	; (8001494 <SysTick_Config+0x40>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3b01      	subs	r3, #1
 8001470:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001472:	210f      	movs	r1, #15
 8001474:	f04f 30ff 	mov.w	r0, #4294967295
 8001478:	f7ff ff8e 	bl	8001398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800147c:	4b05      	ldr	r3, [pc, #20]	; (8001494 <SysTick_Config+0x40>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001482:	4b04      	ldr	r3, [pc, #16]	; (8001494 <SysTick_Config+0x40>)
 8001484:	2207      	movs	r2, #7
 8001486:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	e000e010 	.word	0xe000e010

08001498 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff ff29 	bl	80012f8 <__NVIC_SetPriorityGrouping>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b086      	sub	sp, #24
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	4603      	mov	r3, r0
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c0:	f7ff ff3e 	bl	8001340 <__NVIC_GetPriorityGrouping>
 80014c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	68b9      	ldr	r1, [r7, #8]
 80014ca:	6978      	ldr	r0, [r7, #20]
 80014cc:	f7ff ff8e 	bl	80013ec <NVIC_EncodePriority>
 80014d0:	4602      	mov	r2, r0
 80014d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d6:	4611      	mov	r1, r2
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff5d 	bl	8001398 <__NVIC_SetPriority>
}
 80014de:	bf00      	nop
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	4603      	mov	r3, r0
 80014ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff31 	bl	800135c <__NVIC_EnableIRQ>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ffa2 	bl	8001454 <SysTick_Config>
 8001510:	4603      	mov	r3, r0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff feda 	bl	80012e0 <HAL_GetTick>
 800152c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e099      	b.n	800166c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2202      	movs	r2, #2
 800153c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f022 0201 	bic.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001558:	e00f      	b.n	800157a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800155a:	f7ff fec1 	bl	80012e0 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b05      	cmp	r3, #5
 8001566:	d908      	bls.n	800157a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2220      	movs	r2, #32
 800156c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2203      	movs	r2, #3
 8001572:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e078      	b.n	800166c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b00      	cmp	r3, #0
 8001586:	d1e8      	bne.n	800155a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	4b38      	ldr	r3, [pc, #224]	; (8001674 <HAL_DMA_Init+0x158>)
 8001594:	4013      	ands	r3, r2
 8001596:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d107      	bne.n	80015e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	4313      	orrs	r3, r2
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f023 0307 	bic.w	r3, r3, #7
 80015fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	4313      	orrs	r3, r2
 8001604:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160a:	2b04      	cmp	r3, #4
 800160c:	d117      	bne.n	800163e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	4313      	orrs	r3, r2
 8001616:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00e      	beq.n	800163e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 f955 	bl	80018d0 <DMA_CheckFifoParam>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d008      	beq.n	800163e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2240      	movs	r2, #64	; 0x40
 8001630:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2201      	movs	r2, #1
 8001636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800163a:	2301      	movs	r3, #1
 800163c:	e016      	b.n	800166c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f90c 	bl	8001864 <DMA_CalcBaseAndBitshift>
 800164c:	4603      	mov	r3, r0
 800164e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001654:	223f      	movs	r2, #63	; 0x3f
 8001656:	409a      	lsls	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	f010803f 	.word	0xf010803f

08001678 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
 8001684:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001686:	2300      	movs	r3, #0
 8001688:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001696:	2b01      	cmp	r3, #1
 8001698:	d101      	bne.n	800169e <HAL_DMA_Start_IT+0x26>
 800169a:	2302      	movs	r3, #2
 800169c:	e040      	b.n	8001720 <HAL_DMA_Start_IT+0xa8>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2201      	movs	r2, #1
 80016a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d12f      	bne.n	8001712 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2202      	movs	r2, #2
 80016b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2200      	movs	r2, #0
 80016be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	68b9      	ldr	r1, [r7, #8]
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	f000 f89e 	bl	8001808 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d0:	223f      	movs	r2, #63	; 0x3f
 80016d2:	409a      	lsls	r2, r3
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 0216 	orr.w	r2, r2, #22
 80016e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d007      	beq.n	8001700 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0208 	orr.w	r2, r2, #8
 80016fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f042 0201 	orr.w	r2, r2, #1
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	e005      	b.n	800171e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800171a:	2302      	movs	r3, #2
 800171c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800171e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001736:	f7ff fdd3 	bl	80012e0 <HAL_GetTick>
 800173a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d008      	beq.n	800175a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2280      	movs	r2, #128	; 0x80
 800174c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e052      	b.n	8001800 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0216 	bic.w	r2, r2, #22
 8001768:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	695a      	ldr	r2, [r3, #20]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001778:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	2b00      	cmp	r3, #0
 8001780:	d103      	bne.n	800178a <HAL_DMA_Abort+0x62>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0208 	bic.w	r2, r2, #8
 8001798:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f022 0201 	bic.w	r2, r2, #1
 80017a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017aa:	e013      	b.n	80017d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017ac:	f7ff fd98 	bl	80012e0 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b05      	cmp	r3, #5
 80017b8:	d90c      	bls.n	80017d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2220      	movs	r2, #32
 80017be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2203      	movs	r2, #3
 80017c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e015      	b.n	8001800 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1e4      	bne.n	80017ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017e6:	223f      	movs	r2, #63	; 0x3f
 80017e8:	409a      	lsls	r2, r3
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2201      	movs	r2, #1
 80017f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
 8001814:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001824:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2b40      	cmp	r3, #64	; 0x40
 8001834:	d108      	bne.n	8001848 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001846:	e007      	b.n	8001858 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	60da      	str	r2, [r3, #12]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	3b10      	subs	r3, #16
 8001874:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <DMA_CalcBaseAndBitshift+0x64>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	091b      	lsrs	r3, r3, #4
 800187c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800187e:	4a13      	ldr	r2, [pc, #76]	; (80018cc <DMA_CalcBaseAndBitshift+0x68>)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d909      	bls.n	80018a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800189a:	f023 0303 	bic.w	r3, r3, #3
 800189e:	1d1a      	adds	r2, r3, #4
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	659a      	str	r2, [r3, #88]	; 0x58
 80018a4:	e007      	b.n	80018b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018ae:	f023 0303 	bic.w	r3, r3, #3
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	aaaaaaab 	.word	0xaaaaaaab
 80018cc:	0800434c 	.word	0x0800434c

080018d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d11f      	bne.n	800192a <DMA_CheckFifoParam+0x5a>
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d856      	bhi.n	800199e <DMA_CheckFifoParam+0xce>
 80018f0:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <DMA_CheckFifoParam+0x28>)
 80018f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f6:	bf00      	nop
 80018f8:	08001909 	.word	0x08001909
 80018fc:	0800191b 	.word	0x0800191b
 8001900:	08001909 	.word	0x08001909
 8001904:	0800199f 	.word	0x0800199f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800190c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d046      	beq.n	80019a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001918:	e043      	b.n	80019a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001922:	d140      	bne.n	80019a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001928:	e03d      	b.n	80019a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001932:	d121      	bne.n	8001978 <DMA_CheckFifoParam+0xa8>
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	2b03      	cmp	r3, #3
 8001938:	d837      	bhi.n	80019aa <DMA_CheckFifoParam+0xda>
 800193a:	a201      	add	r2, pc, #4	; (adr r2, 8001940 <DMA_CheckFifoParam+0x70>)
 800193c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001940:	08001951 	.word	0x08001951
 8001944:	08001957 	.word	0x08001957
 8001948:	08001951 	.word	0x08001951
 800194c:	08001969 	.word	0x08001969
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	73fb      	strb	r3, [r7, #15]
      break;
 8001954:	e030      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d025      	beq.n	80019ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001966:	e022      	b.n	80019ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001970:	d11f      	bne.n	80019b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001976:	e01c      	b.n	80019b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d903      	bls.n	8001986 <DMA_CheckFifoParam+0xb6>
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	2b03      	cmp	r3, #3
 8001982:	d003      	beq.n	800198c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001984:	e018      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	73fb      	strb	r3, [r7, #15]
      break;
 800198a:	e015      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00e      	beq.n	80019b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	73fb      	strb	r3, [r7, #15]
      break;
 800199c:	e00b      	b.n	80019b6 <DMA_CheckFifoParam+0xe6>
      break;
 800199e:	bf00      	nop
 80019a0:	e00a      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;
 80019a2:	bf00      	nop
 80019a4:	e008      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;
 80019a6:	bf00      	nop
 80019a8:	e006      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;
 80019aa:	bf00      	nop
 80019ac:	e004      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;
 80019ae:	bf00      	nop
 80019b0:	e002      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80019b2:	bf00      	nop
 80019b4:	e000      	b.n	80019b8 <DMA_CheckFifoParam+0xe8>
      break;
 80019b6:	bf00      	nop
    }
  } 
  
  return status; 
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b089      	sub	sp, #36	; 0x24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
 80019e2:	e16b      	b.n	8001cbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019e4:	2201      	movs	r2, #1
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	697a      	ldr	r2, [r7, #20]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	f040 815a 	bne.w	8001cb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d005      	beq.n	8001a1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d130      	bne.n	8001a7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	2203      	movs	r2, #3
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68da      	ldr	r2, [r3, #12]
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a50:	2201      	movs	r2, #1
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	091b      	lsrs	r3, r3, #4
 8001a66:	f003 0201 	and.w	r2, r3, #1
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	d017      	beq.n	8001ab8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	2203      	movs	r2, #3
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d123      	bne.n	8001b0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	08da      	lsrs	r2, r3, #3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3208      	adds	r2, #8
 8001acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	220f      	movs	r2, #15
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	08da      	lsrs	r2, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3208      	adds	r2, #8
 8001b06:	69b9      	ldr	r1, [r7, #24]
 8001b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	2203      	movs	r2, #3
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0203 	and.w	r2, r3, #3
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80b4 	beq.w	8001cb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b60      	ldr	r3, [pc, #384]	; (8001cd4 <HAL_GPIO_Init+0x30c>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b56:	4a5f      	ldr	r2, [pc, #380]	; (8001cd4 <HAL_GPIO_Init+0x30c>)
 8001b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b5e:	4b5d      	ldr	r3, [pc, #372]	; (8001cd4 <HAL_GPIO_Init+0x30c>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b6a:	4a5b      	ldr	r2, [pc, #364]	; (8001cd8 <HAL_GPIO_Init+0x310>)
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	089b      	lsrs	r3, r3, #2
 8001b70:	3302      	adds	r3, #2
 8001b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	220f      	movs	r2, #15
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a52      	ldr	r2, [pc, #328]	; (8001cdc <HAL_GPIO_Init+0x314>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d02b      	beq.n	8001bee <HAL_GPIO_Init+0x226>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a51      	ldr	r2, [pc, #324]	; (8001ce0 <HAL_GPIO_Init+0x318>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d025      	beq.n	8001bea <HAL_GPIO_Init+0x222>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a50      	ldr	r2, [pc, #320]	; (8001ce4 <HAL_GPIO_Init+0x31c>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01f      	beq.n	8001be6 <HAL_GPIO_Init+0x21e>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4f      	ldr	r2, [pc, #316]	; (8001ce8 <HAL_GPIO_Init+0x320>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d019      	beq.n	8001be2 <HAL_GPIO_Init+0x21a>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4e      	ldr	r2, [pc, #312]	; (8001cec <HAL_GPIO_Init+0x324>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d013      	beq.n	8001bde <HAL_GPIO_Init+0x216>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4d      	ldr	r2, [pc, #308]	; (8001cf0 <HAL_GPIO_Init+0x328>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d00d      	beq.n	8001bda <HAL_GPIO_Init+0x212>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4c      	ldr	r2, [pc, #304]	; (8001cf4 <HAL_GPIO_Init+0x32c>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d007      	beq.n	8001bd6 <HAL_GPIO_Init+0x20e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a4b      	ldr	r2, [pc, #300]	; (8001cf8 <HAL_GPIO_Init+0x330>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d101      	bne.n	8001bd2 <HAL_GPIO_Init+0x20a>
 8001bce:	2307      	movs	r3, #7
 8001bd0:	e00e      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bd2:	2308      	movs	r3, #8
 8001bd4:	e00c      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bd6:	2306      	movs	r3, #6
 8001bd8:	e00a      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bda:	2305      	movs	r3, #5
 8001bdc:	e008      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bde:	2304      	movs	r3, #4
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001be2:	2303      	movs	r3, #3
 8001be4:	e004      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e002      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
 8001bee:	2300      	movs	r3, #0
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	f002 0203 	and.w	r2, r2, #3
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	4093      	lsls	r3, r2
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c00:	4935      	ldr	r1, [pc, #212]	; (8001cd8 <HAL_GPIO_Init+0x310>)
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	089b      	lsrs	r3, r3, #2
 8001c06:	3302      	adds	r3, #2
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c0e:	4b3b      	ldr	r3, [pc, #236]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c32:	4a32      	ldr	r2, [pc, #200]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c38:	4b30      	ldr	r3, [pc, #192]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c5c:	4a27      	ldr	r2, [pc, #156]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c62:	4b26      	ldr	r3, [pc, #152]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c86:	4a1d      	ldr	r2, [pc, #116]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cb0:	4a12      	ldr	r2, [pc, #72]	; (8001cfc <HAL_GPIO_Init+0x334>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	61fb      	str	r3, [r7, #28]
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	2b0f      	cmp	r3, #15
 8001cc0:	f67f ae90 	bls.w	80019e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	3724      	adds	r7, #36	; 0x24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40020000 	.word	0x40020000
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020c00 	.word	0x40020c00
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40021400 	.word	0x40021400
 8001cf4:	40021800 	.word	0x40021800
 8001cf8:	40021c00 	.word	0x40021c00
 8001cfc:	40013c00 	.word	0x40013c00

08001d00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e264      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d075      	beq.n	8001e0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d1e:	4ba3      	ldr	r3, [pc, #652]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d00c      	beq.n	8001d44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d2a:	4ba0      	ldr	r3, [pc, #640]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d112      	bne.n	8001d5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d36:	4b9d      	ldr	r3, [pc, #628]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d42:	d10b      	bne.n	8001d5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d44:	4b99      	ldr	r3, [pc, #612]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d05b      	beq.n	8001e08 <HAL_RCC_OscConfig+0x108>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d157      	bne.n	8001e08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e23f      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d64:	d106      	bne.n	8001d74 <HAL_RCC_OscConfig+0x74>
 8001d66:	4b91      	ldr	r3, [pc, #580]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a90      	ldr	r2, [pc, #576]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e01d      	b.n	8001db0 <HAL_RCC_OscConfig+0xb0>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d7c:	d10c      	bne.n	8001d98 <HAL_RCC_OscConfig+0x98>
 8001d7e:	4b8b      	ldr	r3, [pc, #556]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a8a      	ldr	r2, [pc, #552]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b88      	ldr	r3, [pc, #544]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a87      	ldr	r2, [pc, #540]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e00b      	b.n	8001db0 <HAL_RCC_OscConfig+0xb0>
 8001d98:	4b84      	ldr	r3, [pc, #528]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a83      	ldr	r2, [pc, #524]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b81      	ldr	r3, [pc, #516]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a80      	ldr	r2, [pc, #512]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d013      	beq.n	8001de0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db8:	f7ff fa92 	bl	80012e0 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dc0:	f7ff fa8e 	bl	80012e0 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b64      	cmp	r3, #100	; 0x64
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e204      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd2:	4b76      	ldr	r3, [pc, #472]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0f0      	beq.n	8001dc0 <HAL_RCC_OscConfig+0xc0>
 8001dde:	e014      	b.n	8001e0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff fa7e 	bl	80012e0 <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001de8:	f7ff fa7a 	bl	80012e0 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e1f0      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfa:	4b6c      	ldr	r3, [pc, #432]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0xe8>
 8001e06:	e000      	b.n	8001e0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d063      	beq.n	8001ede <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e16:	4b65      	ldr	r3, [pc, #404]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00b      	beq.n	8001e3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e22:	4b62      	ldr	r3, [pc, #392]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d11c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e2e:	4b5f      	ldr	r3, [pc, #380]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d116      	bne.n	8001e68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	4b5c      	ldr	r3, [pc, #368]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d005      	beq.n	8001e52 <HAL_RCC_OscConfig+0x152>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d001      	beq.n	8001e52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e1c4      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e52:	4b56      	ldr	r3, [pc, #344]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	4952      	ldr	r1, [pc, #328]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e66:	e03a      	b.n	8001ede <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e70:	4b4f      	ldr	r3, [pc, #316]	; (8001fb0 <HAL_RCC_OscConfig+0x2b0>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e76:	f7ff fa33 	bl	80012e0 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e7e:	f7ff fa2f 	bl	80012e0 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e1a5      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e90:	4b46      	ldr	r3, [pc, #280]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9c:	4b43      	ldr	r3, [pc, #268]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4940      	ldr	r1, [pc, #256]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
 8001eb0:	e015      	b.n	8001ede <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb2:	4b3f      	ldr	r3, [pc, #252]	; (8001fb0 <HAL_RCC_OscConfig+0x2b0>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fa12 	bl	80012e0 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ec0:	f7ff fa0e 	bl	80012e0 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e184      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ed2:	4b36      	ldr	r3, [pc, #216]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d030      	beq.n	8001f4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d016      	beq.n	8001f20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ef2:	4b30      	ldr	r3, [pc, #192]	; (8001fb4 <HAL_RCC_OscConfig+0x2b4>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef8:	f7ff f9f2 	bl	80012e0 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f00:	f7ff f9ee 	bl	80012e0 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e164      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f12:	4b26      	ldr	r3, [pc, #152]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x200>
 8001f1e:	e015      	b.n	8001f4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f20:	4b24      	ldr	r3, [pc, #144]	; (8001fb4 <HAL_RCC_OscConfig+0x2b4>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f26:	f7ff f9db 	bl	80012e0 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f2e:	f7ff f9d7 	bl	80012e0 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e14d      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f40:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0304 	and.w	r3, r3, #4
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 80a0 	beq.w	800209a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d10f      	bne.n	8001f8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f78:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_RCC_OscConfig+0x2ac>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f86:	2301      	movs	r3, #1
 8001f88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_OscConfig+0x2b8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d121      	bne.n	8001fda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f96:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <HAL_RCC_OscConfig+0x2b8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <HAL_RCC_OscConfig+0x2b8>)
 8001f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fa2:	f7ff f99d 	bl	80012e0 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa8:	e011      	b.n	8001fce <HAL_RCC_OscConfig+0x2ce>
 8001faa:	bf00      	nop
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	42470000 	.word	0x42470000
 8001fb4:	42470e80 	.word	0x42470e80
 8001fb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fbc:	f7ff f990 	bl	80012e0 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e106      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fce:	4b85      	ldr	r3, [pc, #532]	; (80021e4 <HAL_RCC_OscConfig+0x4e4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d106      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
 8001fe2:	4b81      	ldr	r3, [pc, #516]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8001fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe6:	4a80      	ldr	r2, [pc, #512]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6713      	str	r3, [r2, #112]	; 0x70
 8001fee:	e01c      	b.n	800202a <HAL_RCC_OscConfig+0x32a>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b05      	cmp	r3, #5
 8001ff6:	d10c      	bne.n	8002012 <HAL_RCC_OscConfig+0x312>
 8001ff8:	4b7b      	ldr	r3, [pc, #492]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8001ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ffc:	4a7a      	ldr	r2, [pc, #488]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8001ffe:	f043 0304 	orr.w	r3, r3, #4
 8002002:	6713      	str	r3, [r2, #112]	; 0x70
 8002004:	4b78      	ldr	r3, [pc, #480]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002008:	4a77      	ldr	r2, [pc, #476]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6713      	str	r3, [r2, #112]	; 0x70
 8002010:	e00b      	b.n	800202a <HAL_RCC_OscConfig+0x32a>
 8002012:	4b75      	ldr	r3, [pc, #468]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002016:	4a74      	ldr	r2, [pc, #464]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002018:	f023 0301 	bic.w	r3, r3, #1
 800201c:	6713      	str	r3, [r2, #112]	; 0x70
 800201e:	4b72      	ldr	r3, [pc, #456]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002022:	4a71      	ldr	r2, [pc, #452]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002024:	f023 0304 	bic.w	r3, r3, #4
 8002028:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d015      	beq.n	800205e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002032:	f7ff f955 	bl	80012e0 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002038:	e00a      	b.n	8002050 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800203a:	f7ff f951 	bl	80012e0 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	f241 3288 	movw	r2, #5000	; 0x1388
 8002048:	4293      	cmp	r3, r2
 800204a:	d901      	bls.n	8002050 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e0c5      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002050:	4b65      	ldr	r3, [pc, #404]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0ee      	beq.n	800203a <HAL_RCC_OscConfig+0x33a>
 800205c:	e014      	b.n	8002088 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800205e:	f7ff f93f 	bl	80012e0 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002064:	e00a      	b.n	800207c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002066:	f7ff f93b 	bl	80012e0 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	f241 3288 	movw	r2, #5000	; 0x1388
 8002074:	4293      	cmp	r3, r2
 8002076:	d901      	bls.n	800207c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e0af      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207c:	4b5a      	ldr	r3, [pc, #360]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 800207e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1ee      	bne.n	8002066 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002088:	7dfb      	ldrb	r3, [r7, #23]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d105      	bne.n	800209a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800208e:	4b56      	ldr	r3, [pc, #344]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	4a55      	ldr	r2, [pc, #340]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002098:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 809b 	beq.w	80021da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020a4:	4b50      	ldr	r3, [pc, #320]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 030c 	and.w	r3, r3, #12
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d05c      	beq.n	800216a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d141      	bne.n	800213c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b8:	4b4c      	ldr	r3, [pc, #304]	; (80021ec <HAL_RCC_OscConfig+0x4ec>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020be:	f7ff f90f 	bl	80012e0 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c6:	f7ff f90b 	bl	80012e0 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e081      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020d8:	4b43      	ldr	r3, [pc, #268]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1f0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	69da      	ldr	r2, [r3, #28]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	431a      	orrs	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	019b      	lsls	r3, r3, #6
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fa:	085b      	lsrs	r3, r3, #1
 80020fc:	3b01      	subs	r3, #1
 80020fe:	041b      	lsls	r3, r3, #16
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	061b      	lsls	r3, r3, #24
 8002108:	4937      	ldr	r1, [pc, #220]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 800210a:	4313      	orrs	r3, r2
 800210c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800210e:	4b37      	ldr	r3, [pc, #220]	; (80021ec <HAL_RCC_OscConfig+0x4ec>)
 8002110:	2201      	movs	r2, #1
 8002112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff f8e4 	bl	80012e0 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800211c:	f7ff f8e0 	bl	80012e0 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e056      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212e:	4b2e      	ldr	r3, [pc, #184]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0f0      	beq.n	800211c <HAL_RCC_OscConfig+0x41c>
 800213a:	e04e      	b.n	80021da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800213c:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <HAL_RCC_OscConfig+0x4ec>)
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7ff f8cd 	bl	80012e0 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800214a:	f7ff f8c9 	bl	80012e0 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e03f      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800215c:	4b22      	ldr	r3, [pc, #136]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1f0      	bne.n	800214a <HAL_RCC_OscConfig+0x44a>
 8002168:	e037      	b.n	80021da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e032      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002176:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <HAL_RCC_OscConfig+0x4e8>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d028      	beq.n	80021d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800218e:	429a      	cmp	r2, r3
 8002190:	d121      	bne.n	80021d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219c:	429a      	cmp	r2, r3
 800219e:	d11a      	bne.n	80021d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80021a6:	4013      	ands	r3, r2
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d111      	bne.n	80021d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021bc:	085b      	lsrs	r3, r3, #1
 80021be:	3b01      	subs	r3, #1
 80021c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d107      	bne.n	80021d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d001      	beq.n	80021da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e000      	b.n	80021dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40007000 	.word	0x40007000
 80021e8:	40023800 	.word	0x40023800
 80021ec:	42470060 	.word	0x42470060

080021f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e0cc      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002204:	4b68      	ldr	r3, [pc, #416]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d90c      	bls.n	800222c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002212:	4b65      	ldr	r3, [pc, #404]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	b2d2      	uxtb	r2, r2
 8002218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800221a:	4b63      	ldr	r3, [pc, #396]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d001      	beq.n	800222c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e0b8      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d020      	beq.n	800227a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002244:	4b59      	ldr	r3, [pc, #356]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	4a58      	ldr	r2, [pc, #352]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 800224a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800224e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0308 	and.w	r3, r3, #8
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800225c:	4b53      	ldr	r3, [pc, #332]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	4a52      	ldr	r2, [pc, #328]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002268:	4b50      	ldr	r3, [pc, #320]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	494d      	ldr	r1, [pc, #308]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002276:	4313      	orrs	r3, r2
 8002278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d044      	beq.n	8002310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d107      	bne.n	800229e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	4b47      	ldr	r3, [pc, #284]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d119      	bne.n	80022ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e07f      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d003      	beq.n	80022ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d107      	bne.n	80022be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ae:	4b3f      	ldr	r3, [pc, #252]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d109      	bne.n	80022ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e06f      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022be:	4b3b      	ldr	r3, [pc, #236]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e067      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ce:	4b37      	ldr	r3, [pc, #220]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f023 0203 	bic.w	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4934      	ldr	r1, [pc, #208]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e0:	f7fe fffe 	bl	80012e0 <HAL_GetTick>
 80022e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	e00a      	b.n	80022fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e8:	f7fe fffa 	bl	80012e0 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e04f      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fe:	4b2b      	ldr	r3, [pc, #172]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 020c 	and.w	r2, r3, #12
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	429a      	cmp	r2, r3
 800230e:	d1eb      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002310:	4b25      	ldr	r3, [pc, #148]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0307 	and.w	r3, r3, #7
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d20c      	bcs.n	8002338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231e:	4b22      	ldr	r3, [pc, #136]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002326:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d001      	beq.n	8002338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e032      	b.n	800239e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b00      	cmp	r3, #0
 8002342:	d008      	beq.n	8002356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002344:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	4916      	ldr	r1, [pc, #88]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	4313      	orrs	r3, r2
 8002354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	2b00      	cmp	r3, #0
 8002360:	d009      	beq.n	8002376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002362:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	490e      	ldr	r1, [pc, #56]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	4313      	orrs	r3, r2
 8002374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002376:	f000 f821 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 800237a:	4602      	mov	r2, r0
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_RCC_ClockConfig+0x1bc>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	091b      	lsrs	r3, r3, #4
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	490a      	ldr	r1, [pc, #40]	; (80023b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002388:	5ccb      	ldrb	r3, [r1, r3]
 800238a:	fa22 f303 	lsr.w	r3, r2, r3
 800238e:	4a09      	ldr	r2, [pc, #36]	; (80023b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002392:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe ff5e 	bl	8001258 <HAL_InitTick>

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023c00 	.word	0x40023c00
 80023ac:	40023800 	.word	0x40023800
 80023b0:	08004334 	.word	0x08004334
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	2300      	movs	r3, #0
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	2300      	movs	r3, #0
 80023ce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023d4:	4b67      	ldr	r3, [pc, #412]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 030c 	and.w	r3, r3, #12
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d00d      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x40>
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	f200 80bd 	bhi.w	8002560 <HAL_RCC_GetSysClockFreq+0x1a4>
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d002      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x34>
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d003      	beq.n	80023f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80023ee:	e0b7      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023f0:	4b61      	ldr	r3, [pc, #388]	; (8002578 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80023f2:	60bb      	str	r3, [r7, #8]
       break;
 80023f4:	e0b7      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023f6:	4b61      	ldr	r3, [pc, #388]	; (800257c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80023f8:	60bb      	str	r3, [r7, #8]
      break;
 80023fa:	e0b4      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023fc:	4b5d      	ldr	r3, [pc, #372]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002404:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002406:	4b5b      	ldr	r3, [pc, #364]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d04d      	beq.n	80024ae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002412:	4b58      	ldr	r3, [pc, #352]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	099b      	lsrs	r3, r3, #6
 8002418:	461a      	mov	r2, r3
 800241a:	f04f 0300 	mov.w	r3, #0
 800241e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002422:	f04f 0100 	mov.w	r1, #0
 8002426:	ea02 0800 	and.w	r8, r2, r0
 800242a:	ea03 0901 	and.w	r9, r3, r1
 800242e:	4640      	mov	r0, r8
 8002430:	4649      	mov	r1, r9
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	014b      	lsls	r3, r1, #5
 800243c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002440:	0142      	lsls	r2, r0, #5
 8002442:	4610      	mov	r0, r2
 8002444:	4619      	mov	r1, r3
 8002446:	ebb0 0008 	subs.w	r0, r0, r8
 800244a:	eb61 0109 	sbc.w	r1, r1, r9
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	018b      	lsls	r3, r1, #6
 8002458:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800245c:	0182      	lsls	r2, r0, #6
 800245e:	1a12      	subs	r2, r2, r0
 8002460:	eb63 0301 	sbc.w	r3, r3, r1
 8002464:	f04f 0000 	mov.w	r0, #0
 8002468:	f04f 0100 	mov.w	r1, #0
 800246c:	00d9      	lsls	r1, r3, #3
 800246e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002472:	00d0      	lsls	r0, r2, #3
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	eb12 0208 	adds.w	r2, r2, r8
 800247c:	eb43 0309 	adc.w	r3, r3, r9
 8002480:	f04f 0000 	mov.w	r0, #0
 8002484:	f04f 0100 	mov.w	r1, #0
 8002488:	0259      	lsls	r1, r3, #9
 800248a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800248e:	0250      	lsls	r0, r2, #9
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	461a      	mov	r2, r3
 800249c:	f04f 0300 	mov.w	r3, #0
 80024a0:	f7fd feee 	bl	8000280 <__aeabi_uldivmod>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4613      	mov	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	e04a      	b.n	8002544 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ae:	4b31      	ldr	r3, [pc, #196]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	099b      	lsrs	r3, r3, #6
 80024b4:	461a      	mov	r2, r3
 80024b6:	f04f 0300 	mov.w	r3, #0
 80024ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80024be:	f04f 0100 	mov.w	r1, #0
 80024c2:	ea02 0400 	and.w	r4, r2, r0
 80024c6:	ea03 0501 	and.w	r5, r3, r1
 80024ca:	4620      	mov	r0, r4
 80024cc:	4629      	mov	r1, r5
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	f04f 0300 	mov.w	r3, #0
 80024d6:	014b      	lsls	r3, r1, #5
 80024d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80024dc:	0142      	lsls	r2, r0, #5
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	1b00      	subs	r0, r0, r4
 80024e4:	eb61 0105 	sbc.w	r1, r1, r5
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	018b      	lsls	r3, r1, #6
 80024f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80024f6:	0182      	lsls	r2, r0, #6
 80024f8:	1a12      	subs	r2, r2, r0
 80024fa:	eb63 0301 	sbc.w	r3, r3, r1
 80024fe:	f04f 0000 	mov.w	r0, #0
 8002502:	f04f 0100 	mov.w	r1, #0
 8002506:	00d9      	lsls	r1, r3, #3
 8002508:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800250c:	00d0      	lsls	r0, r2, #3
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	1912      	adds	r2, r2, r4
 8002514:	eb45 0303 	adc.w	r3, r5, r3
 8002518:	f04f 0000 	mov.w	r0, #0
 800251c:	f04f 0100 	mov.w	r1, #0
 8002520:	0299      	lsls	r1, r3, #10
 8002522:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002526:	0290      	lsls	r0, r2, #10
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4610      	mov	r0, r2
 800252e:	4619      	mov	r1, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	461a      	mov	r2, r3
 8002534:	f04f 0300 	mov.w	r3, #0
 8002538:	f7fd fea2 	bl	8000280 <__aeabi_uldivmod>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4613      	mov	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	3301      	adds	r3, #1
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	60bb      	str	r3, [r7, #8]
      break;
 800255e:	e002      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002562:	60bb      	str	r3, [r7, #8]
      break;
 8002564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002566:	68bb      	ldr	r3, [r7, #8]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	00f42400 	.word	0x00f42400
 800257c:	007a1200 	.word	0x007a1200

08002580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <HAL_RCC_GetHCLKFreq+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000000 	.word	0x20000000

08002598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800259c:	f7ff fff0 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b05      	ldr	r3, [pc, #20]	; (80025b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	0a9b      	lsrs	r3, r3, #10
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4903      	ldr	r1, [pc, #12]	; (80025bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	08004344 	.word	0x08004344

080025c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025c4:	f7ff ffdc 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	0b5b      	lsrs	r3, r3, #13
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	4903      	ldr	r1, [pc, #12]	; (80025e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025dc:	4618      	mov	r0, r3
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40023800 	.word	0x40023800
 80025e4:	08004344 	.word	0x08004344

080025e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e041      	b.n	800267e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d106      	bne.n	8002614 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7fe f9dc 	bl	80009cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3304      	adds	r3, #4
 8002624:	4619      	mov	r1, r3
 8002626:	4610      	mov	r0, r2
 8002628:	f000 fa2a 	bl	8002a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b01      	cmp	r3, #1
 800269a:	d001      	beq.n	80026a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e046      	b.n	800272e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a23      	ldr	r2, [pc, #140]	; (800273c <HAL_TIM_Base_Start+0xb4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d022      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ba:	d01d      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1f      	ldr	r2, [pc, #124]	; (8002740 <HAL_TIM_Base_Start+0xb8>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d018      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a1e      	ldr	r2, [pc, #120]	; (8002744 <HAL_TIM_Base_Start+0xbc>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d013      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a1c      	ldr	r2, [pc, #112]	; (8002748 <HAL_TIM_Base_Start+0xc0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00e      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1b      	ldr	r2, [pc, #108]	; (800274c <HAL_TIM_Base_Start+0xc4>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d009      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a19      	ldr	r2, [pc, #100]	; (8002750 <HAL_TIM_Base_Start+0xc8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d004      	beq.n	80026f8 <HAL_TIM_Base_Start+0x70>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a18      	ldr	r2, [pc, #96]	; (8002754 <HAL_TIM_Base_Start+0xcc>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d111      	bne.n	800271c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2b06      	cmp	r3, #6
 8002708:	d010      	beq.n	800272c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f042 0201 	orr.w	r2, r2, #1
 8002718:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271a:	e007      	b.n	800272c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40010000 	.word	0x40010000
 8002740:	40000400 	.word	0x40000400
 8002744:	40000800 	.word	0x40000800
 8002748:	40000c00 	.word	0x40000c00
 800274c:	40010400 	.word	0x40010400
 8002750:	40014000 	.word	0x40014000
 8002754:	40001800 	.word	0x40001800

08002758 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e041      	b.n	80027f0 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2b00      	cmp	r3, #0
 8002776:	d106      	bne.n	8002786 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f839 	bl	80027f8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3304      	adds	r3, #4
 8002796:	4619      	mov	r1, r3
 8002798:	4610      	mov	r0, r2
 800279a:	f000 f971 	bl	8002a80 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0208 	bic.w	r2, r2, #8
 80027ac:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6819      	ldr	r1, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b02      	cmp	r3, #2
 8002820:	d122      	bne.n	8002868 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b02      	cmp	r3, #2
 800282e:	d11b      	bne.n	8002868 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0202 	mvn.w	r2, #2
 8002838:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2201      	movs	r2, #1
 800283e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f8f8 	bl	8002a44 <HAL_TIM_IC_CaptureCallback>
 8002854:	e005      	b.n	8002862 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f8ea 	bl	8002a30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 f8fb 	bl	8002a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	2b04      	cmp	r3, #4
 8002874:	d122      	bne.n	80028bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b04      	cmp	r3, #4
 8002882:	d11b      	bne.n	80028bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0204 	mvn.w	r2, #4
 800288c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2202      	movs	r2, #2
 8002892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f8ce 	bl	8002a44 <HAL_TIM_IC_CaptureCallback>
 80028a8:	e005      	b.n	80028b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f8c0 	bl	8002a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f8d1 	bl	8002a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d122      	bne.n	8002910 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d11b      	bne.n	8002910 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0208 	mvn.w	r2, #8
 80028e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2204      	movs	r2, #4
 80028e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f8a4 	bl	8002a44 <HAL_TIM_IC_CaptureCallback>
 80028fc:	e005      	b.n	800290a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f896 	bl	8002a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f8a7 	bl	8002a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	f003 0310 	and.w	r3, r3, #16
 800291a:	2b10      	cmp	r3, #16
 800291c:	d122      	bne.n	8002964 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b10      	cmp	r3, #16
 800292a:	d11b      	bne.n	8002964 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0210 	mvn.w	r2, #16
 8002934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2208      	movs	r2, #8
 800293a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f87a 	bl	8002a44 <HAL_TIM_IC_CaptureCallback>
 8002950:	e005      	b.n	800295e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f86c 	bl	8002a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f87d 	bl	8002a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d10e      	bne.n	8002990 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d107      	bne.n	8002990 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f06f 0201 	mvn.w	r2, #1
 8002988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f846 	bl	8002a1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299a:	2b80      	cmp	r3, #128	; 0x80
 800299c:	d10e      	bne.n	80029bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a8:	2b80      	cmp	r3, #128	; 0x80
 80029aa:	d107      	bne.n	80029bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f988 	bl	8002ccc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c6:	2b40      	cmp	r3, #64	; 0x40
 80029c8:	d10e      	bne.n	80029e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d4:	2b40      	cmp	r3, #64	; 0x40
 80029d6:	d107      	bne.n	80029e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f842 	bl	8002a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	2b20      	cmp	r3, #32
 80029f4:	d10e      	bne.n	8002a14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f003 0320 	and.w	r3, r3, #32
 8002a00:	2b20      	cmp	r3, #32
 8002a02:	d107      	bne.n	8002a14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f06f 0220 	mvn.w	r2, #32
 8002a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f952 	bl	8002cb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a40      	ldr	r2, [pc, #256]	; (8002b94 <TIM_Base_SetConfig+0x114>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d013      	beq.n	8002ac0 <TIM_Base_SetConfig+0x40>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9e:	d00f      	beq.n	8002ac0 <TIM_Base_SetConfig+0x40>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a3d      	ldr	r2, [pc, #244]	; (8002b98 <TIM_Base_SetConfig+0x118>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d00b      	beq.n	8002ac0 <TIM_Base_SetConfig+0x40>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a3c      	ldr	r2, [pc, #240]	; (8002b9c <TIM_Base_SetConfig+0x11c>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d007      	beq.n	8002ac0 <TIM_Base_SetConfig+0x40>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a3b      	ldr	r2, [pc, #236]	; (8002ba0 <TIM_Base_SetConfig+0x120>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d003      	beq.n	8002ac0 <TIM_Base_SetConfig+0x40>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a3a      	ldr	r2, [pc, #232]	; (8002ba4 <TIM_Base_SetConfig+0x124>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d108      	bne.n	8002ad2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a2f      	ldr	r2, [pc, #188]	; (8002b94 <TIM_Base_SetConfig+0x114>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d02b      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae0:	d027      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a2c      	ldr	r2, [pc, #176]	; (8002b98 <TIM_Base_SetConfig+0x118>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d023      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a2b      	ldr	r2, [pc, #172]	; (8002b9c <TIM_Base_SetConfig+0x11c>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d01f      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a2a      	ldr	r2, [pc, #168]	; (8002ba0 <TIM_Base_SetConfig+0x120>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d01b      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a29      	ldr	r2, [pc, #164]	; (8002ba4 <TIM_Base_SetConfig+0x124>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d017      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a28      	ldr	r2, [pc, #160]	; (8002ba8 <TIM_Base_SetConfig+0x128>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d013      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a27      	ldr	r2, [pc, #156]	; (8002bac <TIM_Base_SetConfig+0x12c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00f      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a26      	ldr	r2, [pc, #152]	; (8002bb0 <TIM_Base_SetConfig+0x130>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00b      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a25      	ldr	r2, [pc, #148]	; (8002bb4 <TIM_Base_SetConfig+0x134>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d007      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a24      	ldr	r2, [pc, #144]	; (8002bb8 <TIM_Base_SetConfig+0x138>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d003      	beq.n	8002b32 <TIM_Base_SetConfig+0xb2>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a23      	ldr	r2, [pc, #140]	; (8002bbc <TIM_Base_SetConfig+0x13c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d108      	bne.n	8002b44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a0a      	ldr	r2, [pc, #40]	; (8002b94 <TIM_Base_SetConfig+0x114>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d003      	beq.n	8002b78 <TIM_Base_SetConfig+0xf8>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a0c      	ldr	r2, [pc, #48]	; (8002ba4 <TIM_Base_SetConfig+0x124>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d103      	bne.n	8002b80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	615a      	str	r2, [r3, #20]
}
 8002b86:	bf00      	nop
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40010000 	.word	0x40010000
 8002b98:	40000400 	.word	0x40000400
 8002b9c:	40000800 	.word	0x40000800
 8002ba0:	40000c00 	.word	0x40000c00
 8002ba4:	40010400 	.word	0x40010400
 8002ba8:	40014000 	.word	0x40014000
 8002bac:	40014400 	.word	0x40014400
 8002bb0:	40014800 	.word	0x40014800
 8002bb4:	40001800 	.word	0x40001800
 8002bb8:	40001c00 	.word	0x40001c00
 8002bbc:	40002000 	.word	0x40002000

08002bc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d101      	bne.n	8002bd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	e05a      	b.n	8002c8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a21      	ldr	r2, [pc, #132]	; (8002c9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d022      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c24:	d01d      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a1d      	ldr	r2, [pc, #116]	; (8002ca0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d018      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1b      	ldr	r2, [pc, #108]	; (8002ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1a      	ldr	r2, [pc, #104]	; (8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d00e      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a18      	ldr	r2, [pc, #96]	; (8002cac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d009      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a17      	ldr	r2, [pc, #92]	; (8002cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d004      	beq.n	8002c62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a15      	ldr	r2, [pc, #84]	; (8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d10c      	bne.n	8002c7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40010000 	.word	0x40010000
 8002ca0:	40000400 	.word	0x40000400
 8002ca4:	40000800 	.word	0x40000800
 8002ca8:	40000c00 	.word	0x40000c00
 8002cac:	40010400 	.word	0x40010400
 8002cb0:	40014000 	.word	0x40014000
 8002cb4:	40001800 	.word	0x40001800

08002cb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e03f      	b.n	8002d72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d106      	bne.n	8002d0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7fd fedc 	bl	8000ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2224      	movs	r2, #36	; 0x24
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 fc1f 	bl	8003568 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2220      	movs	r2, #32
 8002d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b08a      	sub	sp, #40	; 0x28
 8002d7e:	af02      	add	r7, sp, #8
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	603b      	str	r3, [r7, #0]
 8002d86:	4613      	mov	r3, r2
 8002d88:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d17c      	bne.n	8002e94 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <HAL_UART_Transmit+0x2c>
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e075      	b.n	8002e96 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d101      	bne.n	8002db8 <HAL_UART_Transmit+0x3e>
 8002db4:	2302      	movs	r3, #2
 8002db6:	e06e      	b.n	8002e96 <HAL_UART_Transmit+0x11c>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2221      	movs	r2, #33	; 0x21
 8002dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dce:	f7fe fa87 	bl	80012e0 <HAL_GetTick>
 8002dd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	88fa      	ldrh	r2, [r7, #6]
 8002dd8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	88fa      	ldrh	r2, [r7, #6]
 8002dde:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002de8:	d108      	bne.n	8002dfc <HAL_UART_Transmit+0x82>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d104      	bne.n	8002dfc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	e003      	b.n	8002e04 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002e0c:	e02a      	b.n	8002e64 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2200      	movs	r2, #0
 8002e16:	2180      	movs	r1, #128	; 0x80
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 fa11 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e036      	b.n	8002e96 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10b      	bne.n	8002e46 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	881b      	ldrh	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	3302      	adds	r3, #2
 8002e42:	61bb      	str	r3, [r7, #24]
 8002e44:	e007      	b.n	8002e56 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	781a      	ldrb	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	3301      	adds	r3, #1
 8002e54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1cf      	bne.n	8002e0e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2200      	movs	r2, #0
 8002e76:	2140      	movs	r1, #64	; 0x40
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 f9e1 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e006      	b.n	8002e96 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	e000      	b.n	8002e96 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002e94:	2302      	movs	r3, #2
  }
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3720      	adds	r7, #32
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b084      	sub	sp, #16
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d11d      	bne.n	8002ef4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_UART_Receive_DMA+0x26>
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e016      	b.n	8002ef6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_UART_Receive_DMA+0x38>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e00f      	b.n	8002ef6 <HAL_UART_Receive_DMA+0x58>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fa16 	bl	800331c <UART_Start_Receive_DMA>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	e000      	b.n	8002ef6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002ef4:	2302      	movs	r3, #2
  }
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b090      	sub	sp, #64	; 0x40
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f14:	2b80      	cmp	r3, #128	; 0x80
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b21      	cmp	r3, #33	; 0x21
 8002f2a:	d128      	bne.n	8002f7e <HAL_UART_DMAStop+0x80>
 8002f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d025      	beq.n	8002f7e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3314      	adds	r3, #20
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	e853 3f00 	ldrex	r3, [r3]
 8002f40:	623b      	str	r3, [r7, #32]
   return(result);
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f48:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	3314      	adds	r3, #20
 8002f50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f52:	633a      	str	r2, [r7, #48]	; 0x30
 8002f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f5a:	e841 2300 	strex	r3, r2, [r1]
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1e5      	bne.n	8002f32 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d004      	beq.n	8002f78 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe fbd8 	bl	8001728 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fa69 	bl	8003450 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	bf0c      	ite	eq
 8002f8c:	2301      	moveq	r3, #1
 8002f8e:	2300      	movne	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b22      	cmp	r3, #34	; 0x22
 8002f9e:	d128      	bne.n	8002ff2 <HAL_UART_DMAStop+0xf4>
 8002fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d025      	beq.n	8002ff2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3314      	adds	r3, #20
 8002fac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	e853 3f00 	ldrex	r3, [r3]
 8002fb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fbc:	637b      	str	r3, [r7, #52]	; 0x34
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3314      	adds	r3, #20
 8002fc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fc6:	61fa      	str	r2, [r7, #28]
 8002fc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fca:	69b9      	ldr	r1, [r7, #24]
 8002fcc:	69fa      	ldr	r2, [r7, #28]
 8002fce:	e841 2300 	strex	r3, r2, [r1]
 8002fd2:	617b      	str	r3, [r7, #20]
   return(result);
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1e5      	bne.n	8002fa6 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d004      	beq.n	8002fec <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fb9e 	bl	8001728 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 fa57 	bl	80034a0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3740      	adds	r7, #64	; 0x40
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b09c      	sub	sp, #112	; 0x70
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d172      	bne.n	8003152 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800306c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800306e:	2200      	movs	r2, #0
 8003070:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	330c      	adds	r3, #12
 8003078:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800307a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800307c:	e853 3f00 	ldrex	r3, [r3]
 8003080:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003084:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003088:	66bb      	str	r3, [r7, #104]	; 0x68
 800308a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	330c      	adds	r3, #12
 8003090:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003092:	65ba      	str	r2, [r7, #88]	; 0x58
 8003094:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003096:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003098:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800309a:	e841 2300 	strex	r3, r2, [r1]
 800309e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80030a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1e5      	bne.n	8003072 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	3314      	adds	r3, #20
 80030ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b0:	e853 3f00 	ldrex	r3, [r3]
 80030b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80030b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030b8:	f023 0301 	bic.w	r3, r3, #1
 80030bc:	667b      	str	r3, [r7, #100]	; 0x64
 80030be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	3314      	adds	r3, #20
 80030c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80030c6:	647a      	str	r2, [r7, #68]	; 0x44
 80030c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80030cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030ce:	e841 2300 	strex	r3, r2, [r1]
 80030d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80030d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1e5      	bne.n	80030a6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	3314      	adds	r3, #20
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e4:	e853 3f00 	ldrex	r3, [r3]
 80030e8:	623b      	str	r3, [r7, #32]
   return(result);
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030f0:	663b      	str	r3, [r7, #96]	; 0x60
 80030f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3314      	adds	r3, #20
 80030f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030fa:	633a      	str	r2, [r7, #48]	; 0x30
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003102:	e841 2300 	strex	r3, r2, [r1]
 8003106:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1e5      	bne.n	80030da <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800310e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003110:	2220      	movs	r2, #32
 8003112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003116:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	2b01      	cmp	r3, #1
 800311c:	d119      	bne.n	8003152 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800311e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	330c      	adds	r3, #12
 8003124:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	e853 3f00 	ldrex	r3, [r3]
 800312c:	60fb      	str	r3, [r7, #12]
   return(result);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f023 0310 	bic.w	r3, r3, #16
 8003134:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	330c      	adds	r3, #12
 800313c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800313e:	61fa      	str	r2, [r7, #28]
 8003140:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003142:	69b9      	ldr	r1, [r7, #24]
 8003144:	69fa      	ldr	r2, [r7, #28]
 8003146:	e841 2300 	strex	r3, r2, [r1]
 800314a:	617b      	str	r3, [r7, #20]
   return(result);
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1e5      	bne.n	800311e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	2b01      	cmp	r3, #1
 8003158:	d106      	bne.n	8003168 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800315a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800315c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800315e:	4619      	mov	r1, r3
 8003160:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003162:	f7ff ff69 	bl	8003038 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003166:	e002      	b.n	800316e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003168:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800316a:	f7ff ff47 	bl	8002ffc <HAL_UART_RxCpltCallback>
}
 800316e:	bf00      	nop
 8003170:	3770      	adds	r7, #112	; 0x70
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003182:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	2b01      	cmp	r3, #1
 800318a:	d108      	bne.n	800319e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003190:	085b      	lsrs	r3, r3, #1
 8003192:	b29b      	uxth	r3, r3
 8003194:	4619      	mov	r1, r3
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f7ff ff4e 	bl	8003038 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800319c:	e002      	b.n	80031a4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f7ff ff36 	bl	8003010 <HAL_UART_RxHalfCpltCallback>
}
 80031a4:	bf00      	nop
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c8:	2b80      	cmp	r3, #128	; 0x80
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b21      	cmp	r3, #33	; 0x21
 80031de:	d108      	bne.n	80031f2 <UART_DMAError+0x46>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2200      	movs	r2, #0
 80031ea:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80031ec:	68b8      	ldr	r0, [r7, #8]
 80031ee:	f000 f92f 	bl	8003450 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fc:	2b40      	cmp	r3, #64	; 0x40
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b22      	cmp	r3, #34	; 0x22
 8003212:	d108      	bne.n	8003226 <UART_DMAError+0x7a>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2200      	movs	r2, #0
 800321e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003220:	68b8      	ldr	r0, [r7, #8]
 8003222:	f000 f93d 	bl	80034a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	f043 0210 	orr.w	r2, r3, #16
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003232:	68b8      	ldr	r0, [r7, #8]
 8003234:	f7ff fef6 	bl	8003024 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003238:	bf00      	nop
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b090      	sub	sp, #64	; 0x40
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	4613      	mov	r3, r2
 800324e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003250:	e050      	b.n	80032f4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d04c      	beq.n	80032f4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800325a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800325c:	2b00      	cmp	r3, #0
 800325e:	d007      	beq.n	8003270 <UART_WaitOnFlagUntilTimeout+0x30>
 8003260:	f7fe f83e 	bl	80012e0 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800326c:	429a      	cmp	r2, r3
 800326e:	d241      	bcs.n	80032f4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	330c      	adds	r3, #12
 8003276:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327a:	e853 3f00 	ldrex	r3, [r3]
 800327e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	330c      	adds	r3, #12
 800328e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003290:	637a      	str	r2, [r7, #52]	; 0x34
 8003292:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003294:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003298:	e841 2300 	strex	r3, r2, [r1]
 800329c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800329e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1e5      	bne.n	8003270 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	3314      	adds	r3, #20
 80032aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	e853 3f00 	ldrex	r3, [r3]
 80032b2:	613b      	str	r3, [r7, #16]
   return(result);
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3314      	adds	r3, #20
 80032c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032c4:	623a      	str	r2, [r7, #32]
 80032c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c8:	69f9      	ldr	r1, [r7, #28]
 80032ca:	6a3a      	ldr	r2, [r7, #32]
 80032cc:	e841 2300 	strex	r3, r2, [r1]
 80032d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1e5      	bne.n	80032a4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2220      	movs	r2, #32
 80032dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e00f      	b.n	8003314 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4013      	ands	r3, r2
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	429a      	cmp	r2, r3
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	461a      	mov	r2, r3
 800330c:	79fb      	ldrb	r3, [r7, #7]
 800330e:	429a      	cmp	r2, r3
 8003310:	d09f      	beq.n	8003252 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3740      	adds	r7, #64	; 0x40
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b098      	sub	sp, #96	; 0x60
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	4613      	mov	r3, r2
 8003328:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	88fa      	ldrh	r2, [r7, #6]
 8003334:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2222      	movs	r2, #34	; 0x22
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	4a3e      	ldr	r2, [pc, #248]	; (8003444 <UART_Start_Receive_DMA+0x128>)
 800334a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003350:	4a3d      	ldr	r2, [pc, #244]	; (8003448 <UART_Start_Receive_DMA+0x12c>)
 8003352:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003358:	4a3c      	ldr	r2, [pc, #240]	; (800344c <UART_Start_Receive_DMA+0x130>)
 800335a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	2200      	movs	r2, #0
 8003362:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003364:	f107 0308 	add.w	r3, r7, #8
 8003368:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3304      	adds	r3, #4
 8003374:	4619      	mov	r1, r3
 8003376:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	f7fe f97c 	bl	8001678 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003380:	2300      	movs	r3, #0
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	613b      	str	r3, [r7, #16]
 8003394:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	330c      	adds	r3, #12
 80033a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a8:	e853 3f00 	ldrex	r3, [r3]
 80033ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80033ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	330c      	adds	r3, #12
 80033bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033be:	64fa      	str	r2, [r7, #76]	; 0x4c
 80033c0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80033c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033c6:	e841 2300 	strex	r3, r2, [r1]
 80033ca:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80033cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e5      	bne.n	800339e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	3314      	adds	r3, #20
 80033d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033dc:	e853 3f00 	ldrex	r3, [r3]
 80033e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80033e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	657b      	str	r3, [r7, #84]	; 0x54
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	3314      	adds	r3, #20
 80033f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80033f2:	63ba      	str	r2, [r7, #56]	; 0x38
 80033f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80033f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033fa:	e841 2300 	strex	r3, r2, [r1]
 80033fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1e5      	bne.n	80033d2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	3314      	adds	r3, #20
 800340c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	e853 3f00 	ldrex	r3, [r3]
 8003414:	617b      	str	r3, [r7, #20]
   return(result);
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800341c:	653b      	str	r3, [r7, #80]	; 0x50
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	3314      	adds	r3, #20
 8003424:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003426:	627a      	str	r2, [r7, #36]	; 0x24
 8003428:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800342a:	6a39      	ldr	r1, [r7, #32]
 800342c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800342e:	e841 2300 	strex	r3, r2, [r1]
 8003432:	61fb      	str	r3, [r7, #28]
   return(result);
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e5      	bne.n	8003406 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3760      	adds	r7, #96	; 0x60
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	08003051 	.word	0x08003051
 8003448:	08003177 	.word	0x08003177
 800344c:	080031ad 	.word	0x080031ad

08003450 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003450:	b480      	push	{r7}
 8003452:	b089      	sub	sp, #36	; 0x24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	330c      	adds	r3, #12
 800345e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	e853 3f00 	ldrex	r3, [r3]
 8003466:	60bb      	str	r3, [r7, #8]
   return(result);
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800346e:	61fb      	str	r3, [r7, #28]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	330c      	adds	r3, #12
 8003476:	69fa      	ldr	r2, [r7, #28]
 8003478:	61ba      	str	r2, [r7, #24]
 800347a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347c:	6979      	ldr	r1, [r7, #20]
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	e841 2300 	strex	r3, r2, [r1]
 8003484:	613b      	str	r3, [r7, #16]
   return(result);
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1e5      	bne.n	8003458 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003494:	bf00      	nop
 8003496:	3724      	adds	r7, #36	; 0x24
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b095      	sub	sp, #84	; 0x54
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	330c      	adds	r3, #12
 80034ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034b2:	e853 3f00 	ldrex	r3, [r3]
 80034b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80034b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80034be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	330c      	adds	r3, #12
 80034c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034c8:	643a      	str	r2, [r7, #64]	; 0x40
 80034ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80034ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034d0:	e841 2300 	strex	r3, r2, [r1]
 80034d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1e5      	bne.n	80034a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	3314      	adds	r3, #20
 80034e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e4:	6a3b      	ldr	r3, [r7, #32]
 80034e6:	e853 3f00 	ldrex	r3, [r3]
 80034ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	f023 0301 	bic.w	r3, r3, #1
 80034f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	3314      	adds	r3, #20
 80034fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003500:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003502:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003504:	e841 2300 	strex	r3, r2, [r1]
 8003508:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1e5      	bne.n	80034dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	2b01      	cmp	r3, #1
 8003516:	d119      	bne.n	800354c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	330c      	adds	r3, #12
 800351e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	e853 3f00 	ldrex	r3, [r3]
 8003526:	60bb      	str	r3, [r7, #8]
   return(result);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f023 0310 	bic.w	r3, r3, #16
 800352e:	647b      	str	r3, [r7, #68]	; 0x44
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	330c      	adds	r3, #12
 8003536:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003538:	61ba      	str	r2, [r7, #24]
 800353a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353c:	6979      	ldr	r1, [r7, #20]
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	e841 2300 	strex	r3, r2, [r1]
 8003544:	613b      	str	r3, [r7, #16]
   return(result);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1e5      	bne.n	8003518 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2220      	movs	r2, #32
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	631a      	str	r2, [r3, #48]	; 0x30
}
 800355a:	bf00      	nop
 800355c:	3754      	adds	r7, #84	; 0x54
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
	...

08003568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800356c:	b09f      	sub	sp, #124	; 0x7c
 800356e:	af00      	add	r7, sp, #0
 8003570:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800357c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800357e:	68d9      	ldr	r1, [r3, #12]
 8003580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	ea40 0301 	orr.w	r3, r0, r1
 8003588:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800358a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	431a      	orrs	r2, r3
 8003594:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	431a      	orrs	r2, r3
 800359a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	4313      	orrs	r3, r2
 80035a0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80035a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80035ac:	f021 010c 	bic.w	r1, r1, #12
 80035b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035b6:	430b      	orrs	r3, r1
 80035b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80035c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035c6:	6999      	ldr	r1, [r3, #24]
 80035c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	ea40 0301 	orr.w	r3, r0, r1
 80035d0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	4bc5      	ldr	r3, [pc, #788]	; (80038ec <UART_SetConfig+0x384>)
 80035d8:	429a      	cmp	r2, r3
 80035da:	d004      	beq.n	80035e6 <UART_SetConfig+0x7e>
 80035dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	4bc3      	ldr	r3, [pc, #780]	; (80038f0 <UART_SetConfig+0x388>)
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d103      	bne.n	80035ee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035e6:	f7fe ffeb 	bl	80025c0 <HAL_RCC_GetPCLK2Freq>
 80035ea:	6778      	str	r0, [r7, #116]	; 0x74
 80035ec:	e002      	b.n	80035f4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035ee:	f7fe ffd3 	bl	8002598 <HAL_RCC_GetPCLK1Freq>
 80035f2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035fc:	f040 80b6 	bne.w	800376c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003600:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003602:	461c      	mov	r4, r3
 8003604:	f04f 0500 	mov.w	r5, #0
 8003608:	4622      	mov	r2, r4
 800360a:	462b      	mov	r3, r5
 800360c:	1891      	adds	r1, r2, r2
 800360e:	6439      	str	r1, [r7, #64]	; 0x40
 8003610:	415b      	adcs	r3, r3
 8003612:	647b      	str	r3, [r7, #68]	; 0x44
 8003614:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003618:	1912      	adds	r2, r2, r4
 800361a:	eb45 0303 	adc.w	r3, r5, r3
 800361e:	f04f 0000 	mov.w	r0, #0
 8003622:	f04f 0100 	mov.w	r1, #0
 8003626:	00d9      	lsls	r1, r3, #3
 8003628:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800362c:	00d0      	lsls	r0, r2, #3
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	1911      	adds	r1, r2, r4
 8003634:	6639      	str	r1, [r7, #96]	; 0x60
 8003636:	416b      	adcs	r3, r5
 8003638:	667b      	str	r3, [r7, #100]	; 0x64
 800363a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	461a      	mov	r2, r3
 8003640:	f04f 0300 	mov.w	r3, #0
 8003644:	1891      	adds	r1, r2, r2
 8003646:	63b9      	str	r1, [r7, #56]	; 0x38
 8003648:	415b      	adcs	r3, r3
 800364a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800364c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003650:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003654:	f7fc fe14 	bl	8000280 <__aeabi_uldivmod>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4ba5      	ldr	r3, [pc, #660]	; (80038f4 <UART_SetConfig+0x38c>)
 800365e:	fba3 2302 	umull	r2, r3, r3, r2
 8003662:	095b      	lsrs	r3, r3, #5
 8003664:	011e      	lsls	r6, r3, #4
 8003666:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003668:	461c      	mov	r4, r3
 800366a:	f04f 0500 	mov.w	r5, #0
 800366e:	4622      	mov	r2, r4
 8003670:	462b      	mov	r3, r5
 8003672:	1891      	adds	r1, r2, r2
 8003674:	6339      	str	r1, [r7, #48]	; 0x30
 8003676:	415b      	adcs	r3, r3
 8003678:	637b      	str	r3, [r7, #52]	; 0x34
 800367a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800367e:	1912      	adds	r2, r2, r4
 8003680:	eb45 0303 	adc.w	r3, r5, r3
 8003684:	f04f 0000 	mov.w	r0, #0
 8003688:	f04f 0100 	mov.w	r1, #0
 800368c:	00d9      	lsls	r1, r3, #3
 800368e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003692:	00d0      	lsls	r0, r2, #3
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	1911      	adds	r1, r2, r4
 800369a:	65b9      	str	r1, [r7, #88]	; 0x58
 800369c:	416b      	adcs	r3, r5
 800369e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	461a      	mov	r2, r3
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	1891      	adds	r1, r2, r2
 80036ac:	62b9      	str	r1, [r7, #40]	; 0x28
 80036ae:	415b      	adcs	r3, r3
 80036b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80036ba:	f7fc fde1 	bl	8000280 <__aeabi_uldivmod>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	4b8c      	ldr	r3, [pc, #560]	; (80038f4 <UART_SetConfig+0x38c>)
 80036c4:	fba3 1302 	umull	r1, r3, r3, r2
 80036c8:	095b      	lsrs	r3, r3, #5
 80036ca:	2164      	movs	r1, #100	; 0x64
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	3332      	adds	r3, #50	; 0x32
 80036d6:	4a87      	ldr	r2, [pc, #540]	; (80038f4 <UART_SetConfig+0x38c>)
 80036d8:	fba2 2303 	umull	r2, r3, r2, r3
 80036dc:	095b      	lsrs	r3, r3, #5
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80036e4:	441e      	add	r6, r3
 80036e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036e8:	4618      	mov	r0, r3
 80036ea:	f04f 0100 	mov.w	r1, #0
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	1894      	adds	r4, r2, r2
 80036f4:	623c      	str	r4, [r7, #32]
 80036f6:	415b      	adcs	r3, r3
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
 80036fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036fe:	1812      	adds	r2, r2, r0
 8003700:	eb41 0303 	adc.w	r3, r1, r3
 8003704:	f04f 0400 	mov.w	r4, #0
 8003708:	f04f 0500 	mov.w	r5, #0
 800370c:	00dd      	lsls	r5, r3, #3
 800370e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003712:	00d4      	lsls	r4, r2, #3
 8003714:	4622      	mov	r2, r4
 8003716:	462b      	mov	r3, r5
 8003718:	1814      	adds	r4, r2, r0
 800371a:	653c      	str	r4, [r7, #80]	; 0x50
 800371c:	414b      	adcs	r3, r1
 800371e:	657b      	str	r3, [r7, #84]	; 0x54
 8003720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	461a      	mov	r2, r3
 8003726:	f04f 0300 	mov.w	r3, #0
 800372a:	1891      	adds	r1, r2, r2
 800372c:	61b9      	str	r1, [r7, #24]
 800372e:	415b      	adcs	r3, r3
 8003730:	61fb      	str	r3, [r7, #28]
 8003732:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003736:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800373a:	f7fc fda1 	bl	8000280 <__aeabi_uldivmod>
 800373e:	4602      	mov	r2, r0
 8003740:	460b      	mov	r3, r1
 8003742:	4b6c      	ldr	r3, [pc, #432]	; (80038f4 <UART_SetConfig+0x38c>)
 8003744:	fba3 1302 	umull	r1, r3, r3, r2
 8003748:	095b      	lsrs	r3, r3, #5
 800374a:	2164      	movs	r1, #100	; 0x64
 800374c:	fb01 f303 	mul.w	r3, r1, r3
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	3332      	adds	r3, #50	; 0x32
 8003756:	4a67      	ldr	r2, [pc, #412]	; (80038f4 <UART_SetConfig+0x38c>)
 8003758:	fba2 2303 	umull	r2, r3, r2, r3
 800375c:	095b      	lsrs	r3, r3, #5
 800375e:	f003 0207 	and.w	r2, r3, #7
 8003762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4432      	add	r2, r6
 8003768:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800376a:	e0b9      	b.n	80038e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800376c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800376e:	461c      	mov	r4, r3
 8003770:	f04f 0500 	mov.w	r5, #0
 8003774:	4622      	mov	r2, r4
 8003776:	462b      	mov	r3, r5
 8003778:	1891      	adds	r1, r2, r2
 800377a:	6139      	str	r1, [r7, #16]
 800377c:	415b      	adcs	r3, r3
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003784:	1912      	adds	r2, r2, r4
 8003786:	eb45 0303 	adc.w	r3, r5, r3
 800378a:	f04f 0000 	mov.w	r0, #0
 800378e:	f04f 0100 	mov.w	r1, #0
 8003792:	00d9      	lsls	r1, r3, #3
 8003794:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003798:	00d0      	lsls	r0, r2, #3
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	eb12 0804 	adds.w	r8, r2, r4
 80037a2:	eb43 0905 	adc.w	r9, r3, r5
 80037a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f04f 0100 	mov.w	r1, #0
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	f04f 0300 	mov.w	r3, #0
 80037b8:	008b      	lsls	r3, r1, #2
 80037ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80037be:	0082      	lsls	r2, r0, #2
 80037c0:	4640      	mov	r0, r8
 80037c2:	4649      	mov	r1, r9
 80037c4:	f7fc fd5c 	bl	8000280 <__aeabi_uldivmod>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4b49      	ldr	r3, [pc, #292]	; (80038f4 <UART_SetConfig+0x38c>)
 80037ce:	fba3 2302 	umull	r2, r3, r3, r2
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	011e      	lsls	r6, r3, #4
 80037d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037d8:	4618      	mov	r0, r3
 80037da:	f04f 0100 	mov.w	r1, #0
 80037de:	4602      	mov	r2, r0
 80037e0:	460b      	mov	r3, r1
 80037e2:	1894      	adds	r4, r2, r2
 80037e4:	60bc      	str	r4, [r7, #8]
 80037e6:	415b      	adcs	r3, r3
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037ee:	1812      	adds	r2, r2, r0
 80037f0:	eb41 0303 	adc.w	r3, r1, r3
 80037f4:	f04f 0400 	mov.w	r4, #0
 80037f8:	f04f 0500 	mov.w	r5, #0
 80037fc:	00dd      	lsls	r5, r3, #3
 80037fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003802:	00d4      	lsls	r4, r2, #3
 8003804:	4622      	mov	r2, r4
 8003806:	462b      	mov	r3, r5
 8003808:	1814      	adds	r4, r2, r0
 800380a:	64bc      	str	r4, [r7, #72]	; 0x48
 800380c:	414b      	adcs	r3, r1
 800380e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003810:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	4618      	mov	r0, r3
 8003816:	f04f 0100 	mov.w	r1, #0
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	008b      	lsls	r3, r1, #2
 8003824:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003828:	0082      	lsls	r2, r0, #2
 800382a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800382e:	f7fc fd27 	bl	8000280 <__aeabi_uldivmod>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4b2f      	ldr	r3, [pc, #188]	; (80038f4 <UART_SetConfig+0x38c>)
 8003838:	fba3 1302 	umull	r1, r3, r3, r2
 800383c:	095b      	lsrs	r3, r3, #5
 800383e:	2164      	movs	r1, #100	; 0x64
 8003840:	fb01 f303 	mul.w	r3, r1, r3
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	011b      	lsls	r3, r3, #4
 8003848:	3332      	adds	r3, #50	; 0x32
 800384a:	4a2a      	ldr	r2, [pc, #168]	; (80038f4 <UART_SetConfig+0x38c>)
 800384c:	fba2 2303 	umull	r2, r3, r2, r3
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003856:	441e      	add	r6, r3
 8003858:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800385a:	4618      	mov	r0, r3
 800385c:	f04f 0100 	mov.w	r1, #0
 8003860:	4602      	mov	r2, r0
 8003862:	460b      	mov	r3, r1
 8003864:	1894      	adds	r4, r2, r2
 8003866:	603c      	str	r4, [r7, #0]
 8003868:	415b      	adcs	r3, r3
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003870:	1812      	adds	r2, r2, r0
 8003872:	eb41 0303 	adc.w	r3, r1, r3
 8003876:	f04f 0400 	mov.w	r4, #0
 800387a:	f04f 0500 	mov.w	r5, #0
 800387e:	00dd      	lsls	r5, r3, #3
 8003880:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003884:	00d4      	lsls	r4, r2, #3
 8003886:	4622      	mov	r2, r4
 8003888:	462b      	mov	r3, r5
 800388a:	eb12 0a00 	adds.w	sl, r2, r0
 800388e:	eb43 0b01 	adc.w	fp, r3, r1
 8003892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	4618      	mov	r0, r3
 8003898:	f04f 0100 	mov.w	r1, #0
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	008b      	lsls	r3, r1, #2
 80038a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80038aa:	0082      	lsls	r2, r0, #2
 80038ac:	4650      	mov	r0, sl
 80038ae:	4659      	mov	r1, fp
 80038b0:	f7fc fce6 	bl	8000280 <__aeabi_uldivmod>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <UART_SetConfig+0x38c>)
 80038ba:	fba3 1302 	umull	r1, r3, r3, r2
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	2164      	movs	r1, #100	; 0x64
 80038c2:	fb01 f303 	mul.w	r3, r1, r3
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	3332      	adds	r3, #50	; 0x32
 80038cc:	4a09      	ldr	r2, [pc, #36]	; (80038f4 <UART_SetConfig+0x38c>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	f003 020f 	and.w	r2, r3, #15
 80038d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4432      	add	r2, r6
 80038de:	609a      	str	r2, [r3, #8]
}
 80038e0:	bf00      	nop
 80038e2:	377c      	adds	r7, #124	; 0x7c
 80038e4:	46bd      	mov	sp, r7
 80038e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ea:	bf00      	nop
 80038ec:	40011000 	.word	0x40011000
 80038f0:	40011400 	.word	0x40011400
 80038f4:	51eb851f 	.word	0x51eb851f

080038f8 <__errno>:
 80038f8:	4b01      	ldr	r3, [pc, #4]	; (8003900 <__errno+0x8>)
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	2000000c 	.word	0x2000000c

08003904 <__libc_init_array>:
 8003904:	b570      	push	{r4, r5, r6, lr}
 8003906:	4d0d      	ldr	r5, [pc, #52]	; (800393c <__libc_init_array+0x38>)
 8003908:	4c0d      	ldr	r4, [pc, #52]	; (8003940 <__libc_init_array+0x3c>)
 800390a:	1b64      	subs	r4, r4, r5
 800390c:	10a4      	asrs	r4, r4, #2
 800390e:	2600      	movs	r6, #0
 8003910:	42a6      	cmp	r6, r4
 8003912:	d109      	bne.n	8003928 <__libc_init_array+0x24>
 8003914:	4d0b      	ldr	r5, [pc, #44]	; (8003944 <__libc_init_array+0x40>)
 8003916:	4c0c      	ldr	r4, [pc, #48]	; (8003948 <__libc_init_array+0x44>)
 8003918:	f000 fc6e 	bl	80041f8 <_init>
 800391c:	1b64      	subs	r4, r4, r5
 800391e:	10a4      	asrs	r4, r4, #2
 8003920:	2600      	movs	r6, #0
 8003922:	42a6      	cmp	r6, r4
 8003924:	d105      	bne.n	8003932 <__libc_init_array+0x2e>
 8003926:	bd70      	pop	{r4, r5, r6, pc}
 8003928:	f855 3b04 	ldr.w	r3, [r5], #4
 800392c:	4798      	blx	r3
 800392e:	3601      	adds	r6, #1
 8003930:	e7ee      	b.n	8003910 <__libc_init_array+0xc>
 8003932:	f855 3b04 	ldr.w	r3, [r5], #4
 8003936:	4798      	blx	r3
 8003938:	3601      	adds	r6, #1
 800393a:	e7f2      	b.n	8003922 <__libc_init_array+0x1e>
 800393c:	08004390 	.word	0x08004390
 8003940:	08004390 	.word	0x08004390
 8003944:	08004390 	.word	0x08004390
 8003948:	08004394 	.word	0x08004394

0800394c <memset>:
 800394c:	4402      	add	r2, r0
 800394e:	4603      	mov	r3, r0
 8003950:	4293      	cmp	r3, r2
 8003952:	d100      	bne.n	8003956 <memset+0xa>
 8003954:	4770      	bx	lr
 8003956:	f803 1b01 	strb.w	r1, [r3], #1
 800395a:	e7f9      	b.n	8003950 <memset+0x4>

0800395c <siprintf>:
 800395c:	b40e      	push	{r1, r2, r3}
 800395e:	b500      	push	{lr}
 8003960:	b09c      	sub	sp, #112	; 0x70
 8003962:	ab1d      	add	r3, sp, #116	; 0x74
 8003964:	9002      	str	r0, [sp, #8]
 8003966:	9006      	str	r0, [sp, #24]
 8003968:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800396c:	4809      	ldr	r0, [pc, #36]	; (8003994 <siprintf+0x38>)
 800396e:	9107      	str	r1, [sp, #28]
 8003970:	9104      	str	r1, [sp, #16]
 8003972:	4909      	ldr	r1, [pc, #36]	; (8003998 <siprintf+0x3c>)
 8003974:	f853 2b04 	ldr.w	r2, [r3], #4
 8003978:	9105      	str	r1, [sp, #20]
 800397a:	6800      	ldr	r0, [r0, #0]
 800397c:	9301      	str	r3, [sp, #4]
 800397e:	a902      	add	r1, sp, #8
 8003980:	f000 f888 	bl	8003a94 <_svfiprintf_r>
 8003984:	9b02      	ldr	r3, [sp, #8]
 8003986:	2200      	movs	r2, #0
 8003988:	701a      	strb	r2, [r3, #0]
 800398a:	b01c      	add	sp, #112	; 0x70
 800398c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003990:	b003      	add	sp, #12
 8003992:	4770      	bx	lr
 8003994:	2000000c 	.word	0x2000000c
 8003998:	ffff0208 	.word	0xffff0208

0800399c <_vsiprintf_r>:
 800399c:	b500      	push	{lr}
 800399e:	b09b      	sub	sp, #108	; 0x6c
 80039a0:	9100      	str	r1, [sp, #0]
 80039a2:	9104      	str	r1, [sp, #16]
 80039a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039a8:	9105      	str	r1, [sp, #20]
 80039aa:	9102      	str	r1, [sp, #8]
 80039ac:	4905      	ldr	r1, [pc, #20]	; (80039c4 <_vsiprintf_r+0x28>)
 80039ae:	9103      	str	r1, [sp, #12]
 80039b0:	4669      	mov	r1, sp
 80039b2:	f000 f86f 	bl	8003a94 <_svfiprintf_r>
 80039b6:	9b00      	ldr	r3, [sp, #0]
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
 80039bc:	b01b      	add	sp, #108	; 0x6c
 80039be:	f85d fb04 	ldr.w	pc, [sp], #4
 80039c2:	bf00      	nop
 80039c4:	ffff0208 	.word	0xffff0208

080039c8 <vsiprintf>:
 80039c8:	4613      	mov	r3, r2
 80039ca:	460a      	mov	r2, r1
 80039cc:	4601      	mov	r1, r0
 80039ce:	4802      	ldr	r0, [pc, #8]	; (80039d8 <vsiprintf+0x10>)
 80039d0:	6800      	ldr	r0, [r0, #0]
 80039d2:	f7ff bfe3 	b.w	800399c <_vsiprintf_r>
 80039d6:	bf00      	nop
 80039d8:	2000000c 	.word	0x2000000c

080039dc <__ssputs_r>:
 80039dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039e0:	688e      	ldr	r6, [r1, #8]
 80039e2:	429e      	cmp	r6, r3
 80039e4:	4682      	mov	sl, r0
 80039e6:	460c      	mov	r4, r1
 80039e8:	4690      	mov	r8, r2
 80039ea:	461f      	mov	r7, r3
 80039ec:	d838      	bhi.n	8003a60 <__ssputs_r+0x84>
 80039ee:	898a      	ldrh	r2, [r1, #12]
 80039f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80039f4:	d032      	beq.n	8003a5c <__ssputs_r+0x80>
 80039f6:	6825      	ldr	r5, [r4, #0]
 80039f8:	6909      	ldr	r1, [r1, #16]
 80039fa:	eba5 0901 	sub.w	r9, r5, r1
 80039fe:	6965      	ldr	r5, [r4, #20]
 8003a00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a08:	3301      	adds	r3, #1
 8003a0a:	444b      	add	r3, r9
 8003a0c:	106d      	asrs	r5, r5, #1
 8003a0e:	429d      	cmp	r5, r3
 8003a10:	bf38      	it	cc
 8003a12:	461d      	movcc	r5, r3
 8003a14:	0553      	lsls	r3, r2, #21
 8003a16:	d531      	bpl.n	8003a7c <__ssputs_r+0xa0>
 8003a18:	4629      	mov	r1, r5
 8003a1a:	f000 fb47 	bl	80040ac <_malloc_r>
 8003a1e:	4606      	mov	r6, r0
 8003a20:	b950      	cbnz	r0, 8003a38 <__ssputs_r+0x5c>
 8003a22:	230c      	movs	r3, #12
 8003a24:	f8ca 3000 	str.w	r3, [sl]
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a2e:	81a3      	strh	r3, [r4, #12]
 8003a30:	f04f 30ff 	mov.w	r0, #4294967295
 8003a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a38:	6921      	ldr	r1, [r4, #16]
 8003a3a:	464a      	mov	r2, r9
 8003a3c:	f000 fabe 	bl	8003fbc <memcpy>
 8003a40:	89a3      	ldrh	r3, [r4, #12]
 8003a42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a4a:	81a3      	strh	r3, [r4, #12]
 8003a4c:	6126      	str	r6, [r4, #16]
 8003a4e:	6165      	str	r5, [r4, #20]
 8003a50:	444e      	add	r6, r9
 8003a52:	eba5 0509 	sub.w	r5, r5, r9
 8003a56:	6026      	str	r6, [r4, #0]
 8003a58:	60a5      	str	r5, [r4, #8]
 8003a5a:	463e      	mov	r6, r7
 8003a5c:	42be      	cmp	r6, r7
 8003a5e:	d900      	bls.n	8003a62 <__ssputs_r+0x86>
 8003a60:	463e      	mov	r6, r7
 8003a62:	4632      	mov	r2, r6
 8003a64:	6820      	ldr	r0, [r4, #0]
 8003a66:	4641      	mov	r1, r8
 8003a68:	f000 fab6 	bl	8003fd8 <memmove>
 8003a6c:	68a3      	ldr	r3, [r4, #8]
 8003a6e:	6822      	ldr	r2, [r4, #0]
 8003a70:	1b9b      	subs	r3, r3, r6
 8003a72:	4432      	add	r2, r6
 8003a74:	60a3      	str	r3, [r4, #8]
 8003a76:	6022      	str	r2, [r4, #0]
 8003a78:	2000      	movs	r0, #0
 8003a7a:	e7db      	b.n	8003a34 <__ssputs_r+0x58>
 8003a7c:	462a      	mov	r2, r5
 8003a7e:	f000 fb6f 	bl	8004160 <_realloc_r>
 8003a82:	4606      	mov	r6, r0
 8003a84:	2800      	cmp	r0, #0
 8003a86:	d1e1      	bne.n	8003a4c <__ssputs_r+0x70>
 8003a88:	6921      	ldr	r1, [r4, #16]
 8003a8a:	4650      	mov	r0, sl
 8003a8c:	f000 fabe 	bl	800400c <_free_r>
 8003a90:	e7c7      	b.n	8003a22 <__ssputs_r+0x46>
	...

08003a94 <_svfiprintf_r>:
 8003a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a98:	4698      	mov	r8, r3
 8003a9a:	898b      	ldrh	r3, [r1, #12]
 8003a9c:	061b      	lsls	r3, r3, #24
 8003a9e:	b09d      	sub	sp, #116	; 0x74
 8003aa0:	4607      	mov	r7, r0
 8003aa2:	460d      	mov	r5, r1
 8003aa4:	4614      	mov	r4, r2
 8003aa6:	d50e      	bpl.n	8003ac6 <_svfiprintf_r+0x32>
 8003aa8:	690b      	ldr	r3, [r1, #16]
 8003aaa:	b963      	cbnz	r3, 8003ac6 <_svfiprintf_r+0x32>
 8003aac:	2140      	movs	r1, #64	; 0x40
 8003aae:	f000 fafd 	bl	80040ac <_malloc_r>
 8003ab2:	6028      	str	r0, [r5, #0]
 8003ab4:	6128      	str	r0, [r5, #16]
 8003ab6:	b920      	cbnz	r0, 8003ac2 <_svfiprintf_r+0x2e>
 8003ab8:	230c      	movs	r3, #12
 8003aba:	603b      	str	r3, [r7, #0]
 8003abc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac0:	e0d1      	b.n	8003c66 <_svfiprintf_r+0x1d2>
 8003ac2:	2340      	movs	r3, #64	; 0x40
 8003ac4:	616b      	str	r3, [r5, #20]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	9309      	str	r3, [sp, #36]	; 0x24
 8003aca:	2320      	movs	r3, #32
 8003acc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ad0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ad4:	2330      	movs	r3, #48	; 0x30
 8003ad6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003c80 <_svfiprintf_r+0x1ec>
 8003ada:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ade:	f04f 0901 	mov.w	r9, #1
 8003ae2:	4623      	mov	r3, r4
 8003ae4:	469a      	mov	sl, r3
 8003ae6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003aea:	b10a      	cbz	r2, 8003af0 <_svfiprintf_r+0x5c>
 8003aec:	2a25      	cmp	r2, #37	; 0x25
 8003aee:	d1f9      	bne.n	8003ae4 <_svfiprintf_r+0x50>
 8003af0:	ebba 0b04 	subs.w	fp, sl, r4
 8003af4:	d00b      	beq.n	8003b0e <_svfiprintf_r+0x7a>
 8003af6:	465b      	mov	r3, fp
 8003af8:	4622      	mov	r2, r4
 8003afa:	4629      	mov	r1, r5
 8003afc:	4638      	mov	r0, r7
 8003afe:	f7ff ff6d 	bl	80039dc <__ssputs_r>
 8003b02:	3001      	adds	r0, #1
 8003b04:	f000 80aa 	beq.w	8003c5c <_svfiprintf_r+0x1c8>
 8003b08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b0a:	445a      	add	r2, fp
 8003b0c:	9209      	str	r2, [sp, #36]	; 0x24
 8003b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 80a2 	beq.w	8003c5c <_svfiprintf_r+0x1c8>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b22:	f10a 0a01 	add.w	sl, sl, #1
 8003b26:	9304      	str	r3, [sp, #16]
 8003b28:	9307      	str	r3, [sp, #28]
 8003b2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b2e:	931a      	str	r3, [sp, #104]	; 0x68
 8003b30:	4654      	mov	r4, sl
 8003b32:	2205      	movs	r2, #5
 8003b34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b38:	4851      	ldr	r0, [pc, #324]	; (8003c80 <_svfiprintf_r+0x1ec>)
 8003b3a:	f7fc fb51 	bl	80001e0 <memchr>
 8003b3e:	9a04      	ldr	r2, [sp, #16]
 8003b40:	b9d8      	cbnz	r0, 8003b7a <_svfiprintf_r+0xe6>
 8003b42:	06d0      	lsls	r0, r2, #27
 8003b44:	bf44      	itt	mi
 8003b46:	2320      	movmi	r3, #32
 8003b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b4c:	0711      	lsls	r1, r2, #28
 8003b4e:	bf44      	itt	mi
 8003b50:	232b      	movmi	r3, #43	; 0x2b
 8003b52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b56:	f89a 3000 	ldrb.w	r3, [sl]
 8003b5a:	2b2a      	cmp	r3, #42	; 0x2a
 8003b5c:	d015      	beq.n	8003b8a <_svfiprintf_r+0xf6>
 8003b5e:	9a07      	ldr	r2, [sp, #28]
 8003b60:	4654      	mov	r4, sl
 8003b62:	2000      	movs	r0, #0
 8003b64:	f04f 0c0a 	mov.w	ip, #10
 8003b68:	4621      	mov	r1, r4
 8003b6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b6e:	3b30      	subs	r3, #48	; 0x30
 8003b70:	2b09      	cmp	r3, #9
 8003b72:	d94e      	bls.n	8003c12 <_svfiprintf_r+0x17e>
 8003b74:	b1b0      	cbz	r0, 8003ba4 <_svfiprintf_r+0x110>
 8003b76:	9207      	str	r2, [sp, #28]
 8003b78:	e014      	b.n	8003ba4 <_svfiprintf_r+0x110>
 8003b7a:	eba0 0308 	sub.w	r3, r0, r8
 8003b7e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b82:	4313      	orrs	r3, r2
 8003b84:	9304      	str	r3, [sp, #16]
 8003b86:	46a2      	mov	sl, r4
 8003b88:	e7d2      	b.n	8003b30 <_svfiprintf_r+0x9c>
 8003b8a:	9b03      	ldr	r3, [sp, #12]
 8003b8c:	1d19      	adds	r1, r3, #4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	9103      	str	r1, [sp, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	bfbb      	ittet	lt
 8003b96:	425b      	neglt	r3, r3
 8003b98:	f042 0202 	orrlt.w	r2, r2, #2
 8003b9c:	9307      	strge	r3, [sp, #28]
 8003b9e:	9307      	strlt	r3, [sp, #28]
 8003ba0:	bfb8      	it	lt
 8003ba2:	9204      	strlt	r2, [sp, #16]
 8003ba4:	7823      	ldrb	r3, [r4, #0]
 8003ba6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ba8:	d10c      	bne.n	8003bc4 <_svfiprintf_r+0x130>
 8003baa:	7863      	ldrb	r3, [r4, #1]
 8003bac:	2b2a      	cmp	r3, #42	; 0x2a
 8003bae:	d135      	bne.n	8003c1c <_svfiprintf_r+0x188>
 8003bb0:	9b03      	ldr	r3, [sp, #12]
 8003bb2:	1d1a      	adds	r2, r3, #4
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	9203      	str	r2, [sp, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	bfb8      	it	lt
 8003bbc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bc0:	3402      	adds	r4, #2
 8003bc2:	9305      	str	r3, [sp, #20]
 8003bc4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003c90 <_svfiprintf_r+0x1fc>
 8003bc8:	7821      	ldrb	r1, [r4, #0]
 8003bca:	2203      	movs	r2, #3
 8003bcc:	4650      	mov	r0, sl
 8003bce:	f7fc fb07 	bl	80001e0 <memchr>
 8003bd2:	b140      	cbz	r0, 8003be6 <_svfiprintf_r+0x152>
 8003bd4:	2340      	movs	r3, #64	; 0x40
 8003bd6:	eba0 000a 	sub.w	r0, r0, sl
 8003bda:	fa03 f000 	lsl.w	r0, r3, r0
 8003bde:	9b04      	ldr	r3, [sp, #16]
 8003be0:	4303      	orrs	r3, r0
 8003be2:	3401      	adds	r4, #1
 8003be4:	9304      	str	r3, [sp, #16]
 8003be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bea:	4826      	ldr	r0, [pc, #152]	; (8003c84 <_svfiprintf_r+0x1f0>)
 8003bec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003bf0:	2206      	movs	r2, #6
 8003bf2:	f7fc faf5 	bl	80001e0 <memchr>
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d038      	beq.n	8003c6c <_svfiprintf_r+0x1d8>
 8003bfa:	4b23      	ldr	r3, [pc, #140]	; (8003c88 <_svfiprintf_r+0x1f4>)
 8003bfc:	bb1b      	cbnz	r3, 8003c46 <_svfiprintf_r+0x1b2>
 8003bfe:	9b03      	ldr	r3, [sp, #12]
 8003c00:	3307      	adds	r3, #7
 8003c02:	f023 0307 	bic.w	r3, r3, #7
 8003c06:	3308      	adds	r3, #8
 8003c08:	9303      	str	r3, [sp, #12]
 8003c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c0c:	4433      	add	r3, r6
 8003c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c10:	e767      	b.n	8003ae2 <_svfiprintf_r+0x4e>
 8003c12:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c16:	460c      	mov	r4, r1
 8003c18:	2001      	movs	r0, #1
 8003c1a:	e7a5      	b.n	8003b68 <_svfiprintf_r+0xd4>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	3401      	adds	r4, #1
 8003c20:	9305      	str	r3, [sp, #20]
 8003c22:	4619      	mov	r1, r3
 8003c24:	f04f 0c0a 	mov.w	ip, #10
 8003c28:	4620      	mov	r0, r4
 8003c2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c2e:	3a30      	subs	r2, #48	; 0x30
 8003c30:	2a09      	cmp	r2, #9
 8003c32:	d903      	bls.n	8003c3c <_svfiprintf_r+0x1a8>
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0c5      	beq.n	8003bc4 <_svfiprintf_r+0x130>
 8003c38:	9105      	str	r1, [sp, #20]
 8003c3a:	e7c3      	b.n	8003bc4 <_svfiprintf_r+0x130>
 8003c3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c40:	4604      	mov	r4, r0
 8003c42:	2301      	movs	r3, #1
 8003c44:	e7f0      	b.n	8003c28 <_svfiprintf_r+0x194>
 8003c46:	ab03      	add	r3, sp, #12
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	462a      	mov	r2, r5
 8003c4c:	4b0f      	ldr	r3, [pc, #60]	; (8003c8c <_svfiprintf_r+0x1f8>)
 8003c4e:	a904      	add	r1, sp, #16
 8003c50:	4638      	mov	r0, r7
 8003c52:	f3af 8000 	nop.w
 8003c56:	1c42      	adds	r2, r0, #1
 8003c58:	4606      	mov	r6, r0
 8003c5a:	d1d6      	bne.n	8003c0a <_svfiprintf_r+0x176>
 8003c5c:	89ab      	ldrh	r3, [r5, #12]
 8003c5e:	065b      	lsls	r3, r3, #25
 8003c60:	f53f af2c 	bmi.w	8003abc <_svfiprintf_r+0x28>
 8003c64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c66:	b01d      	add	sp, #116	; 0x74
 8003c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c6c:	ab03      	add	r3, sp, #12
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	462a      	mov	r2, r5
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <_svfiprintf_r+0x1f8>)
 8003c74:	a904      	add	r1, sp, #16
 8003c76:	4638      	mov	r0, r7
 8003c78:	f000 f87a 	bl	8003d70 <_printf_i>
 8003c7c:	e7eb      	b.n	8003c56 <_svfiprintf_r+0x1c2>
 8003c7e:	bf00      	nop
 8003c80:	08004354 	.word	0x08004354
 8003c84:	0800435e 	.word	0x0800435e
 8003c88:	00000000 	.word	0x00000000
 8003c8c:	080039dd 	.word	0x080039dd
 8003c90:	0800435a 	.word	0x0800435a

08003c94 <_printf_common>:
 8003c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c98:	4616      	mov	r6, r2
 8003c9a:	4699      	mov	r9, r3
 8003c9c:	688a      	ldr	r2, [r1, #8]
 8003c9e:	690b      	ldr	r3, [r1, #16]
 8003ca0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	bfb8      	it	lt
 8003ca8:	4613      	movlt	r3, r2
 8003caa:	6033      	str	r3, [r6, #0]
 8003cac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cb0:	4607      	mov	r7, r0
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	b10a      	cbz	r2, 8003cba <_printf_common+0x26>
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	6033      	str	r3, [r6, #0]
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	0699      	lsls	r1, r3, #26
 8003cbe:	bf42      	ittt	mi
 8003cc0:	6833      	ldrmi	r3, [r6, #0]
 8003cc2:	3302      	addmi	r3, #2
 8003cc4:	6033      	strmi	r3, [r6, #0]
 8003cc6:	6825      	ldr	r5, [r4, #0]
 8003cc8:	f015 0506 	ands.w	r5, r5, #6
 8003ccc:	d106      	bne.n	8003cdc <_printf_common+0x48>
 8003cce:	f104 0a19 	add.w	sl, r4, #25
 8003cd2:	68e3      	ldr	r3, [r4, #12]
 8003cd4:	6832      	ldr	r2, [r6, #0]
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	42ab      	cmp	r3, r5
 8003cda:	dc26      	bgt.n	8003d2a <_printf_common+0x96>
 8003cdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ce0:	1e13      	subs	r3, r2, #0
 8003ce2:	6822      	ldr	r2, [r4, #0]
 8003ce4:	bf18      	it	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	0692      	lsls	r2, r2, #26
 8003cea:	d42b      	bmi.n	8003d44 <_printf_common+0xb0>
 8003cec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003cf0:	4649      	mov	r1, r9
 8003cf2:	4638      	mov	r0, r7
 8003cf4:	47c0      	blx	r8
 8003cf6:	3001      	adds	r0, #1
 8003cf8:	d01e      	beq.n	8003d38 <_printf_common+0xa4>
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	68e5      	ldr	r5, [r4, #12]
 8003cfe:	6832      	ldr	r2, [r6, #0]
 8003d00:	f003 0306 	and.w	r3, r3, #6
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	bf08      	it	eq
 8003d08:	1aad      	subeq	r5, r5, r2
 8003d0a:	68a3      	ldr	r3, [r4, #8]
 8003d0c:	6922      	ldr	r2, [r4, #16]
 8003d0e:	bf0c      	ite	eq
 8003d10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d14:	2500      	movne	r5, #0
 8003d16:	4293      	cmp	r3, r2
 8003d18:	bfc4      	itt	gt
 8003d1a:	1a9b      	subgt	r3, r3, r2
 8003d1c:	18ed      	addgt	r5, r5, r3
 8003d1e:	2600      	movs	r6, #0
 8003d20:	341a      	adds	r4, #26
 8003d22:	42b5      	cmp	r5, r6
 8003d24:	d11a      	bne.n	8003d5c <_printf_common+0xc8>
 8003d26:	2000      	movs	r0, #0
 8003d28:	e008      	b.n	8003d3c <_printf_common+0xa8>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	4652      	mov	r2, sl
 8003d2e:	4649      	mov	r1, r9
 8003d30:	4638      	mov	r0, r7
 8003d32:	47c0      	blx	r8
 8003d34:	3001      	adds	r0, #1
 8003d36:	d103      	bne.n	8003d40 <_printf_common+0xac>
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d40:	3501      	adds	r5, #1
 8003d42:	e7c6      	b.n	8003cd2 <_printf_common+0x3e>
 8003d44:	18e1      	adds	r1, r4, r3
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	2030      	movs	r0, #48	; 0x30
 8003d4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d4e:	4422      	add	r2, r4
 8003d50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d58:	3302      	adds	r3, #2
 8003d5a:	e7c7      	b.n	8003cec <_printf_common+0x58>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4622      	mov	r2, r4
 8003d60:	4649      	mov	r1, r9
 8003d62:	4638      	mov	r0, r7
 8003d64:	47c0      	blx	r8
 8003d66:	3001      	adds	r0, #1
 8003d68:	d0e6      	beq.n	8003d38 <_printf_common+0xa4>
 8003d6a:	3601      	adds	r6, #1
 8003d6c:	e7d9      	b.n	8003d22 <_printf_common+0x8e>
	...

08003d70 <_printf_i>:
 8003d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d74:	460c      	mov	r4, r1
 8003d76:	4691      	mov	r9, r2
 8003d78:	7e27      	ldrb	r7, [r4, #24]
 8003d7a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d7c:	2f78      	cmp	r7, #120	; 0x78
 8003d7e:	4680      	mov	r8, r0
 8003d80:	469a      	mov	sl, r3
 8003d82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d86:	d807      	bhi.n	8003d98 <_printf_i+0x28>
 8003d88:	2f62      	cmp	r7, #98	; 0x62
 8003d8a:	d80a      	bhi.n	8003da2 <_printf_i+0x32>
 8003d8c:	2f00      	cmp	r7, #0
 8003d8e:	f000 80d8 	beq.w	8003f42 <_printf_i+0x1d2>
 8003d92:	2f58      	cmp	r7, #88	; 0x58
 8003d94:	f000 80a3 	beq.w	8003ede <_printf_i+0x16e>
 8003d98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003d9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003da0:	e03a      	b.n	8003e18 <_printf_i+0xa8>
 8003da2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003da6:	2b15      	cmp	r3, #21
 8003da8:	d8f6      	bhi.n	8003d98 <_printf_i+0x28>
 8003daa:	a001      	add	r0, pc, #4	; (adr r0, 8003db0 <_printf_i+0x40>)
 8003dac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003db0:	08003e09 	.word	0x08003e09
 8003db4:	08003e1d 	.word	0x08003e1d
 8003db8:	08003d99 	.word	0x08003d99
 8003dbc:	08003d99 	.word	0x08003d99
 8003dc0:	08003d99 	.word	0x08003d99
 8003dc4:	08003d99 	.word	0x08003d99
 8003dc8:	08003e1d 	.word	0x08003e1d
 8003dcc:	08003d99 	.word	0x08003d99
 8003dd0:	08003d99 	.word	0x08003d99
 8003dd4:	08003d99 	.word	0x08003d99
 8003dd8:	08003d99 	.word	0x08003d99
 8003ddc:	08003f29 	.word	0x08003f29
 8003de0:	08003e4d 	.word	0x08003e4d
 8003de4:	08003f0b 	.word	0x08003f0b
 8003de8:	08003d99 	.word	0x08003d99
 8003dec:	08003d99 	.word	0x08003d99
 8003df0:	08003f4b 	.word	0x08003f4b
 8003df4:	08003d99 	.word	0x08003d99
 8003df8:	08003e4d 	.word	0x08003e4d
 8003dfc:	08003d99 	.word	0x08003d99
 8003e00:	08003d99 	.word	0x08003d99
 8003e04:	08003f13 	.word	0x08003f13
 8003e08:	680b      	ldr	r3, [r1, #0]
 8003e0a:	1d1a      	adds	r2, r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	600a      	str	r2, [r1, #0]
 8003e10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e0a3      	b.n	8003f64 <_printf_i+0x1f4>
 8003e1c:	6825      	ldr	r5, [r4, #0]
 8003e1e:	6808      	ldr	r0, [r1, #0]
 8003e20:	062e      	lsls	r6, r5, #24
 8003e22:	f100 0304 	add.w	r3, r0, #4
 8003e26:	d50a      	bpl.n	8003e3e <_printf_i+0xce>
 8003e28:	6805      	ldr	r5, [r0, #0]
 8003e2a:	600b      	str	r3, [r1, #0]
 8003e2c:	2d00      	cmp	r5, #0
 8003e2e:	da03      	bge.n	8003e38 <_printf_i+0xc8>
 8003e30:	232d      	movs	r3, #45	; 0x2d
 8003e32:	426d      	negs	r5, r5
 8003e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e38:	485e      	ldr	r0, [pc, #376]	; (8003fb4 <_printf_i+0x244>)
 8003e3a:	230a      	movs	r3, #10
 8003e3c:	e019      	b.n	8003e72 <_printf_i+0x102>
 8003e3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003e42:	6805      	ldr	r5, [r0, #0]
 8003e44:	600b      	str	r3, [r1, #0]
 8003e46:	bf18      	it	ne
 8003e48:	b22d      	sxthne	r5, r5
 8003e4a:	e7ef      	b.n	8003e2c <_printf_i+0xbc>
 8003e4c:	680b      	ldr	r3, [r1, #0]
 8003e4e:	6825      	ldr	r5, [r4, #0]
 8003e50:	1d18      	adds	r0, r3, #4
 8003e52:	6008      	str	r0, [r1, #0]
 8003e54:	0628      	lsls	r0, r5, #24
 8003e56:	d501      	bpl.n	8003e5c <_printf_i+0xec>
 8003e58:	681d      	ldr	r5, [r3, #0]
 8003e5a:	e002      	b.n	8003e62 <_printf_i+0xf2>
 8003e5c:	0669      	lsls	r1, r5, #25
 8003e5e:	d5fb      	bpl.n	8003e58 <_printf_i+0xe8>
 8003e60:	881d      	ldrh	r5, [r3, #0]
 8003e62:	4854      	ldr	r0, [pc, #336]	; (8003fb4 <_printf_i+0x244>)
 8003e64:	2f6f      	cmp	r7, #111	; 0x6f
 8003e66:	bf0c      	ite	eq
 8003e68:	2308      	moveq	r3, #8
 8003e6a:	230a      	movne	r3, #10
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e72:	6866      	ldr	r6, [r4, #4]
 8003e74:	60a6      	str	r6, [r4, #8]
 8003e76:	2e00      	cmp	r6, #0
 8003e78:	bfa2      	ittt	ge
 8003e7a:	6821      	ldrge	r1, [r4, #0]
 8003e7c:	f021 0104 	bicge.w	r1, r1, #4
 8003e80:	6021      	strge	r1, [r4, #0]
 8003e82:	b90d      	cbnz	r5, 8003e88 <_printf_i+0x118>
 8003e84:	2e00      	cmp	r6, #0
 8003e86:	d04d      	beq.n	8003f24 <_printf_i+0x1b4>
 8003e88:	4616      	mov	r6, r2
 8003e8a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e8e:	fb03 5711 	mls	r7, r3, r1, r5
 8003e92:	5dc7      	ldrb	r7, [r0, r7]
 8003e94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e98:	462f      	mov	r7, r5
 8003e9a:	42bb      	cmp	r3, r7
 8003e9c:	460d      	mov	r5, r1
 8003e9e:	d9f4      	bls.n	8003e8a <_printf_i+0x11a>
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d10b      	bne.n	8003ebc <_printf_i+0x14c>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07df      	lsls	r7, r3, #31
 8003ea8:	d508      	bpl.n	8003ebc <_printf_i+0x14c>
 8003eaa:	6923      	ldr	r3, [r4, #16]
 8003eac:	6861      	ldr	r1, [r4, #4]
 8003eae:	4299      	cmp	r1, r3
 8003eb0:	bfde      	ittt	le
 8003eb2:	2330      	movle	r3, #48	; 0x30
 8003eb4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eb8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ebc:	1b92      	subs	r2, r2, r6
 8003ebe:	6122      	str	r2, [r4, #16]
 8003ec0:	f8cd a000 	str.w	sl, [sp]
 8003ec4:	464b      	mov	r3, r9
 8003ec6:	aa03      	add	r2, sp, #12
 8003ec8:	4621      	mov	r1, r4
 8003eca:	4640      	mov	r0, r8
 8003ecc:	f7ff fee2 	bl	8003c94 <_printf_common>
 8003ed0:	3001      	adds	r0, #1
 8003ed2:	d14c      	bne.n	8003f6e <_printf_i+0x1fe>
 8003ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed8:	b004      	add	sp, #16
 8003eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ede:	4835      	ldr	r0, [pc, #212]	; (8003fb4 <_printf_i+0x244>)
 8003ee0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ee4:	6823      	ldr	r3, [r4, #0]
 8003ee6:	680e      	ldr	r6, [r1, #0]
 8003ee8:	061f      	lsls	r7, r3, #24
 8003eea:	f856 5b04 	ldr.w	r5, [r6], #4
 8003eee:	600e      	str	r6, [r1, #0]
 8003ef0:	d514      	bpl.n	8003f1c <_printf_i+0x1ac>
 8003ef2:	07d9      	lsls	r1, r3, #31
 8003ef4:	bf44      	itt	mi
 8003ef6:	f043 0320 	orrmi.w	r3, r3, #32
 8003efa:	6023      	strmi	r3, [r4, #0]
 8003efc:	b91d      	cbnz	r5, 8003f06 <_printf_i+0x196>
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	f023 0320 	bic.w	r3, r3, #32
 8003f04:	6023      	str	r3, [r4, #0]
 8003f06:	2310      	movs	r3, #16
 8003f08:	e7b0      	b.n	8003e6c <_printf_i+0xfc>
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	f043 0320 	orr.w	r3, r3, #32
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	2378      	movs	r3, #120	; 0x78
 8003f14:	4828      	ldr	r0, [pc, #160]	; (8003fb8 <_printf_i+0x248>)
 8003f16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f1a:	e7e3      	b.n	8003ee4 <_printf_i+0x174>
 8003f1c:	065e      	lsls	r6, r3, #25
 8003f1e:	bf48      	it	mi
 8003f20:	b2ad      	uxthmi	r5, r5
 8003f22:	e7e6      	b.n	8003ef2 <_printf_i+0x182>
 8003f24:	4616      	mov	r6, r2
 8003f26:	e7bb      	b.n	8003ea0 <_printf_i+0x130>
 8003f28:	680b      	ldr	r3, [r1, #0]
 8003f2a:	6826      	ldr	r6, [r4, #0]
 8003f2c:	6960      	ldr	r0, [r4, #20]
 8003f2e:	1d1d      	adds	r5, r3, #4
 8003f30:	600d      	str	r5, [r1, #0]
 8003f32:	0635      	lsls	r5, r6, #24
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	d501      	bpl.n	8003f3c <_printf_i+0x1cc>
 8003f38:	6018      	str	r0, [r3, #0]
 8003f3a:	e002      	b.n	8003f42 <_printf_i+0x1d2>
 8003f3c:	0671      	lsls	r1, r6, #25
 8003f3e:	d5fb      	bpl.n	8003f38 <_printf_i+0x1c8>
 8003f40:	8018      	strh	r0, [r3, #0]
 8003f42:	2300      	movs	r3, #0
 8003f44:	6123      	str	r3, [r4, #16]
 8003f46:	4616      	mov	r6, r2
 8003f48:	e7ba      	b.n	8003ec0 <_printf_i+0x150>
 8003f4a:	680b      	ldr	r3, [r1, #0]
 8003f4c:	1d1a      	adds	r2, r3, #4
 8003f4e:	600a      	str	r2, [r1, #0]
 8003f50:	681e      	ldr	r6, [r3, #0]
 8003f52:	6862      	ldr	r2, [r4, #4]
 8003f54:	2100      	movs	r1, #0
 8003f56:	4630      	mov	r0, r6
 8003f58:	f7fc f942 	bl	80001e0 <memchr>
 8003f5c:	b108      	cbz	r0, 8003f62 <_printf_i+0x1f2>
 8003f5e:	1b80      	subs	r0, r0, r6
 8003f60:	6060      	str	r0, [r4, #4]
 8003f62:	6863      	ldr	r3, [r4, #4]
 8003f64:	6123      	str	r3, [r4, #16]
 8003f66:	2300      	movs	r3, #0
 8003f68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f6c:	e7a8      	b.n	8003ec0 <_printf_i+0x150>
 8003f6e:	6923      	ldr	r3, [r4, #16]
 8003f70:	4632      	mov	r2, r6
 8003f72:	4649      	mov	r1, r9
 8003f74:	4640      	mov	r0, r8
 8003f76:	47d0      	blx	sl
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d0ab      	beq.n	8003ed4 <_printf_i+0x164>
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	079b      	lsls	r3, r3, #30
 8003f80:	d413      	bmi.n	8003faa <_printf_i+0x23a>
 8003f82:	68e0      	ldr	r0, [r4, #12]
 8003f84:	9b03      	ldr	r3, [sp, #12]
 8003f86:	4298      	cmp	r0, r3
 8003f88:	bfb8      	it	lt
 8003f8a:	4618      	movlt	r0, r3
 8003f8c:	e7a4      	b.n	8003ed8 <_printf_i+0x168>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	4632      	mov	r2, r6
 8003f92:	4649      	mov	r1, r9
 8003f94:	4640      	mov	r0, r8
 8003f96:	47d0      	blx	sl
 8003f98:	3001      	adds	r0, #1
 8003f9a:	d09b      	beq.n	8003ed4 <_printf_i+0x164>
 8003f9c:	3501      	adds	r5, #1
 8003f9e:	68e3      	ldr	r3, [r4, #12]
 8003fa0:	9903      	ldr	r1, [sp, #12]
 8003fa2:	1a5b      	subs	r3, r3, r1
 8003fa4:	42ab      	cmp	r3, r5
 8003fa6:	dcf2      	bgt.n	8003f8e <_printf_i+0x21e>
 8003fa8:	e7eb      	b.n	8003f82 <_printf_i+0x212>
 8003faa:	2500      	movs	r5, #0
 8003fac:	f104 0619 	add.w	r6, r4, #25
 8003fb0:	e7f5      	b.n	8003f9e <_printf_i+0x22e>
 8003fb2:	bf00      	nop
 8003fb4:	08004365 	.word	0x08004365
 8003fb8:	08004376 	.word	0x08004376

08003fbc <memcpy>:
 8003fbc:	440a      	add	r2, r1
 8003fbe:	4291      	cmp	r1, r2
 8003fc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fc4:	d100      	bne.n	8003fc8 <memcpy+0xc>
 8003fc6:	4770      	bx	lr
 8003fc8:	b510      	push	{r4, lr}
 8003fca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fd2:	4291      	cmp	r1, r2
 8003fd4:	d1f9      	bne.n	8003fca <memcpy+0xe>
 8003fd6:	bd10      	pop	{r4, pc}

08003fd8 <memmove>:
 8003fd8:	4288      	cmp	r0, r1
 8003fda:	b510      	push	{r4, lr}
 8003fdc:	eb01 0402 	add.w	r4, r1, r2
 8003fe0:	d902      	bls.n	8003fe8 <memmove+0x10>
 8003fe2:	4284      	cmp	r4, r0
 8003fe4:	4623      	mov	r3, r4
 8003fe6:	d807      	bhi.n	8003ff8 <memmove+0x20>
 8003fe8:	1e43      	subs	r3, r0, #1
 8003fea:	42a1      	cmp	r1, r4
 8003fec:	d008      	beq.n	8004000 <memmove+0x28>
 8003fee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ff2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ff6:	e7f8      	b.n	8003fea <memmove+0x12>
 8003ff8:	4402      	add	r2, r0
 8003ffa:	4601      	mov	r1, r0
 8003ffc:	428a      	cmp	r2, r1
 8003ffe:	d100      	bne.n	8004002 <memmove+0x2a>
 8004000:	bd10      	pop	{r4, pc}
 8004002:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004006:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800400a:	e7f7      	b.n	8003ffc <memmove+0x24>

0800400c <_free_r>:
 800400c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800400e:	2900      	cmp	r1, #0
 8004010:	d048      	beq.n	80040a4 <_free_r+0x98>
 8004012:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004016:	9001      	str	r0, [sp, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	f1a1 0404 	sub.w	r4, r1, #4
 800401e:	bfb8      	it	lt
 8004020:	18e4      	addlt	r4, r4, r3
 8004022:	f000 f8d3 	bl	80041cc <__malloc_lock>
 8004026:	4a20      	ldr	r2, [pc, #128]	; (80040a8 <_free_r+0x9c>)
 8004028:	9801      	ldr	r0, [sp, #4]
 800402a:	6813      	ldr	r3, [r2, #0]
 800402c:	4615      	mov	r5, r2
 800402e:	b933      	cbnz	r3, 800403e <_free_r+0x32>
 8004030:	6063      	str	r3, [r4, #4]
 8004032:	6014      	str	r4, [r2, #0]
 8004034:	b003      	add	sp, #12
 8004036:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800403a:	f000 b8cd 	b.w	80041d8 <__malloc_unlock>
 800403e:	42a3      	cmp	r3, r4
 8004040:	d90b      	bls.n	800405a <_free_r+0x4e>
 8004042:	6821      	ldr	r1, [r4, #0]
 8004044:	1862      	adds	r2, r4, r1
 8004046:	4293      	cmp	r3, r2
 8004048:	bf04      	itt	eq
 800404a:	681a      	ldreq	r2, [r3, #0]
 800404c:	685b      	ldreq	r3, [r3, #4]
 800404e:	6063      	str	r3, [r4, #4]
 8004050:	bf04      	itt	eq
 8004052:	1852      	addeq	r2, r2, r1
 8004054:	6022      	streq	r2, [r4, #0]
 8004056:	602c      	str	r4, [r5, #0]
 8004058:	e7ec      	b.n	8004034 <_free_r+0x28>
 800405a:	461a      	mov	r2, r3
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	b10b      	cbz	r3, 8004064 <_free_r+0x58>
 8004060:	42a3      	cmp	r3, r4
 8004062:	d9fa      	bls.n	800405a <_free_r+0x4e>
 8004064:	6811      	ldr	r1, [r2, #0]
 8004066:	1855      	adds	r5, r2, r1
 8004068:	42a5      	cmp	r5, r4
 800406a:	d10b      	bne.n	8004084 <_free_r+0x78>
 800406c:	6824      	ldr	r4, [r4, #0]
 800406e:	4421      	add	r1, r4
 8004070:	1854      	adds	r4, r2, r1
 8004072:	42a3      	cmp	r3, r4
 8004074:	6011      	str	r1, [r2, #0]
 8004076:	d1dd      	bne.n	8004034 <_free_r+0x28>
 8004078:	681c      	ldr	r4, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	6053      	str	r3, [r2, #4]
 800407e:	4421      	add	r1, r4
 8004080:	6011      	str	r1, [r2, #0]
 8004082:	e7d7      	b.n	8004034 <_free_r+0x28>
 8004084:	d902      	bls.n	800408c <_free_r+0x80>
 8004086:	230c      	movs	r3, #12
 8004088:	6003      	str	r3, [r0, #0]
 800408a:	e7d3      	b.n	8004034 <_free_r+0x28>
 800408c:	6825      	ldr	r5, [r4, #0]
 800408e:	1961      	adds	r1, r4, r5
 8004090:	428b      	cmp	r3, r1
 8004092:	bf04      	itt	eq
 8004094:	6819      	ldreq	r1, [r3, #0]
 8004096:	685b      	ldreq	r3, [r3, #4]
 8004098:	6063      	str	r3, [r4, #4]
 800409a:	bf04      	itt	eq
 800409c:	1949      	addeq	r1, r1, r5
 800409e:	6021      	streq	r1, [r4, #0]
 80040a0:	6054      	str	r4, [r2, #4]
 80040a2:	e7c7      	b.n	8004034 <_free_r+0x28>
 80040a4:	b003      	add	sp, #12
 80040a6:	bd30      	pop	{r4, r5, pc}
 80040a8:	20000090 	.word	0x20000090

080040ac <_malloc_r>:
 80040ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ae:	1ccd      	adds	r5, r1, #3
 80040b0:	f025 0503 	bic.w	r5, r5, #3
 80040b4:	3508      	adds	r5, #8
 80040b6:	2d0c      	cmp	r5, #12
 80040b8:	bf38      	it	cc
 80040ba:	250c      	movcc	r5, #12
 80040bc:	2d00      	cmp	r5, #0
 80040be:	4606      	mov	r6, r0
 80040c0:	db01      	blt.n	80040c6 <_malloc_r+0x1a>
 80040c2:	42a9      	cmp	r1, r5
 80040c4:	d903      	bls.n	80040ce <_malloc_r+0x22>
 80040c6:	230c      	movs	r3, #12
 80040c8:	6033      	str	r3, [r6, #0]
 80040ca:	2000      	movs	r0, #0
 80040cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040ce:	f000 f87d 	bl	80041cc <__malloc_lock>
 80040d2:	4921      	ldr	r1, [pc, #132]	; (8004158 <_malloc_r+0xac>)
 80040d4:	680a      	ldr	r2, [r1, #0]
 80040d6:	4614      	mov	r4, r2
 80040d8:	b99c      	cbnz	r4, 8004102 <_malloc_r+0x56>
 80040da:	4f20      	ldr	r7, [pc, #128]	; (800415c <_malloc_r+0xb0>)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	b923      	cbnz	r3, 80040ea <_malloc_r+0x3e>
 80040e0:	4621      	mov	r1, r4
 80040e2:	4630      	mov	r0, r6
 80040e4:	f000 f862 	bl	80041ac <_sbrk_r>
 80040e8:	6038      	str	r0, [r7, #0]
 80040ea:	4629      	mov	r1, r5
 80040ec:	4630      	mov	r0, r6
 80040ee:	f000 f85d 	bl	80041ac <_sbrk_r>
 80040f2:	1c43      	adds	r3, r0, #1
 80040f4:	d123      	bne.n	800413e <_malloc_r+0x92>
 80040f6:	230c      	movs	r3, #12
 80040f8:	6033      	str	r3, [r6, #0]
 80040fa:	4630      	mov	r0, r6
 80040fc:	f000 f86c 	bl	80041d8 <__malloc_unlock>
 8004100:	e7e3      	b.n	80040ca <_malloc_r+0x1e>
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	1b5b      	subs	r3, r3, r5
 8004106:	d417      	bmi.n	8004138 <_malloc_r+0x8c>
 8004108:	2b0b      	cmp	r3, #11
 800410a:	d903      	bls.n	8004114 <_malloc_r+0x68>
 800410c:	6023      	str	r3, [r4, #0]
 800410e:	441c      	add	r4, r3
 8004110:	6025      	str	r5, [r4, #0]
 8004112:	e004      	b.n	800411e <_malloc_r+0x72>
 8004114:	6863      	ldr	r3, [r4, #4]
 8004116:	42a2      	cmp	r2, r4
 8004118:	bf0c      	ite	eq
 800411a:	600b      	streq	r3, [r1, #0]
 800411c:	6053      	strne	r3, [r2, #4]
 800411e:	4630      	mov	r0, r6
 8004120:	f000 f85a 	bl	80041d8 <__malloc_unlock>
 8004124:	f104 000b 	add.w	r0, r4, #11
 8004128:	1d23      	adds	r3, r4, #4
 800412a:	f020 0007 	bic.w	r0, r0, #7
 800412e:	1ac2      	subs	r2, r0, r3
 8004130:	d0cc      	beq.n	80040cc <_malloc_r+0x20>
 8004132:	1a1b      	subs	r3, r3, r0
 8004134:	50a3      	str	r3, [r4, r2]
 8004136:	e7c9      	b.n	80040cc <_malloc_r+0x20>
 8004138:	4622      	mov	r2, r4
 800413a:	6864      	ldr	r4, [r4, #4]
 800413c:	e7cc      	b.n	80040d8 <_malloc_r+0x2c>
 800413e:	1cc4      	adds	r4, r0, #3
 8004140:	f024 0403 	bic.w	r4, r4, #3
 8004144:	42a0      	cmp	r0, r4
 8004146:	d0e3      	beq.n	8004110 <_malloc_r+0x64>
 8004148:	1a21      	subs	r1, r4, r0
 800414a:	4630      	mov	r0, r6
 800414c:	f000 f82e 	bl	80041ac <_sbrk_r>
 8004150:	3001      	adds	r0, #1
 8004152:	d1dd      	bne.n	8004110 <_malloc_r+0x64>
 8004154:	e7cf      	b.n	80040f6 <_malloc_r+0x4a>
 8004156:	bf00      	nop
 8004158:	20000090 	.word	0x20000090
 800415c:	20000094 	.word	0x20000094

08004160 <_realloc_r>:
 8004160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004162:	4607      	mov	r7, r0
 8004164:	4614      	mov	r4, r2
 8004166:	460e      	mov	r6, r1
 8004168:	b921      	cbnz	r1, 8004174 <_realloc_r+0x14>
 800416a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800416e:	4611      	mov	r1, r2
 8004170:	f7ff bf9c 	b.w	80040ac <_malloc_r>
 8004174:	b922      	cbnz	r2, 8004180 <_realloc_r+0x20>
 8004176:	f7ff ff49 	bl	800400c <_free_r>
 800417a:	4625      	mov	r5, r4
 800417c:	4628      	mov	r0, r5
 800417e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004180:	f000 f830 	bl	80041e4 <_malloc_usable_size_r>
 8004184:	42a0      	cmp	r0, r4
 8004186:	d20f      	bcs.n	80041a8 <_realloc_r+0x48>
 8004188:	4621      	mov	r1, r4
 800418a:	4638      	mov	r0, r7
 800418c:	f7ff ff8e 	bl	80040ac <_malloc_r>
 8004190:	4605      	mov	r5, r0
 8004192:	2800      	cmp	r0, #0
 8004194:	d0f2      	beq.n	800417c <_realloc_r+0x1c>
 8004196:	4631      	mov	r1, r6
 8004198:	4622      	mov	r2, r4
 800419a:	f7ff ff0f 	bl	8003fbc <memcpy>
 800419e:	4631      	mov	r1, r6
 80041a0:	4638      	mov	r0, r7
 80041a2:	f7ff ff33 	bl	800400c <_free_r>
 80041a6:	e7e9      	b.n	800417c <_realloc_r+0x1c>
 80041a8:	4635      	mov	r5, r6
 80041aa:	e7e7      	b.n	800417c <_realloc_r+0x1c>

080041ac <_sbrk_r>:
 80041ac:	b538      	push	{r3, r4, r5, lr}
 80041ae:	4d06      	ldr	r5, [pc, #24]	; (80041c8 <_sbrk_r+0x1c>)
 80041b0:	2300      	movs	r3, #0
 80041b2:	4604      	mov	r4, r0
 80041b4:	4608      	mov	r0, r1
 80041b6:	602b      	str	r3, [r5, #0]
 80041b8:	f7fc fb82 	bl	80008c0 <_sbrk>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d102      	bne.n	80041c6 <_sbrk_r+0x1a>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	b103      	cbz	r3, 80041c6 <_sbrk_r+0x1a>
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	bd38      	pop	{r3, r4, r5, pc}
 80041c8:	20001284 	.word	0x20001284

080041cc <__malloc_lock>:
 80041cc:	4801      	ldr	r0, [pc, #4]	; (80041d4 <__malloc_lock+0x8>)
 80041ce:	f000 b811 	b.w	80041f4 <__retarget_lock_acquire_recursive>
 80041d2:	bf00      	nop
 80041d4:	2000128c 	.word	0x2000128c

080041d8 <__malloc_unlock>:
 80041d8:	4801      	ldr	r0, [pc, #4]	; (80041e0 <__malloc_unlock+0x8>)
 80041da:	f000 b80c 	b.w	80041f6 <__retarget_lock_release_recursive>
 80041de:	bf00      	nop
 80041e0:	2000128c 	.word	0x2000128c

080041e4 <_malloc_usable_size_r>:
 80041e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e8:	1f18      	subs	r0, r3, #4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	bfbc      	itt	lt
 80041ee:	580b      	ldrlt	r3, [r1, r0]
 80041f0:	18c0      	addlt	r0, r0, r3
 80041f2:	4770      	bx	lr

080041f4 <__retarget_lock_acquire_recursive>:
 80041f4:	4770      	bx	lr

080041f6 <__retarget_lock_release_recursive>:
 80041f6:	4770      	bx	lr

080041f8 <_init>:
 80041f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fa:	bf00      	nop
 80041fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041fe:	bc08      	pop	{r3}
 8004200:	469e      	mov	lr, r3
 8004202:	4770      	bx	lr

08004204 <_fini>:
 8004204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004206:	bf00      	nop
 8004208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420a:	bc08      	pop	{r3}
 800420c:	469e      	mov	lr, r3
 800420e:	4770      	bx	lr
