

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Tue Apr 23 18:56:43 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+--------+-----+--------+---------+
        |                                |                     |    Latency   |   Interval   | Pipeline|
        |            Instance            |        Module       | min |   max  | min |   max  |   Type  |
        +--------------------------------+---------------------+-----+--------+-----+--------+---------+
        |grp_k2c_dot_1_fu_368            |k2c_dot_1            |    ?|       ?|    ?|       ?|   none  |
        |grp_k2c_affine_matmul_1_fu_434  |k2c_affine_matmul_1  |    5|  262174|    5|  262174|   none  |
        |grp_k2c_bias_add_1_fu_451       |k2c_bias_add_1       |    ?|       ?|    ?|       ?|   none  |
        +--------------------------------+---------------------+-----+--------+-----+--------+---------+

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  192|  24576|         6|          -|          -| 32 ~ 4096 |    no    |
        |- Loop 2  |    ?|      ?|         5|          -|          -|          ?|    no    |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     350|
|FIFO             |        -|      -|       -|       -|
|Instance         |       29|     83|   14239|   11520|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1073|
|Register         |        -|      -|     351|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       30|     83|   14590|   12943|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|     11|       5|      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+-------+------+
    |grp_k2c_affine_matmul_1_fu_434  |k2c_affine_matmul_1   |        0|     10|   1577|  1374|
    |grp_k2c_bias_add_1_fu_451       |k2c_bias_add_1        |        1|      2|    648|   704|
    |grp_k2c_dot_1_fu_368            |k2c_dot_1             |       28|     71|  11948|  9293|
    |sample_fcmp_32ns_yd2_U198       |sample_fcmp_32ns_yd2  |        0|      0|     66|    67|
    |sample_mux_864_32rcU_U199       |sample_mux_864_32rcU  |        0|      0|      0|    41|
    |sample_mux_864_32rcU_U200       |sample_mux_864_32rcU  |        0|      0|      0|    41|
    +--------------------------------+----------------------+---------+-------+-------+------+
    |Total                           |                      |       29|     83|  14239| 11520|
    +--------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |dense_14_bias_array_U  |k2c_dense_2_denseQgW  |        1|  0|   0|    32|   32|     1|         1024|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        1|  0|   0|    32|   32|     1|         1024|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_29_fu_533_p2              |     +    |      0|  0|  71|          64|           1|
    |i_30_fu_644_p2              |     +    |      0|  0|  20|          13|           1|
    |tmp_16_fu_486_p2            |     +    |      0|  0|  71|          64|           2|
    |tmp_36_fu_734_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_41_fu_623_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_639_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond4_fu_528_p2         |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_508_p2              |   icmp   |      0|  0|  29|          63|           1|
    |notlhs6_fu_718_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_607_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_724_p2           |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_613_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_480_p2               |   icmp   |      0|  0|  29|          64|           2|
    |tmp_34_fu_730_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_619_p2            |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_514_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp_18_cast_cast_fu_628_p3  |  select  |      0|  0|  13|           1|          13|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 350|         414|         117|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  85|         17|    1|         17|
    |dense_13_output_arra_6_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_6_ce0       |  15|          3|    1|          3|
    |dense_13_output_arra_7_address0  |  15|          3|    4|         12|
    |dense_13_output_arra_7_ce0       |  15|          3|    1|          3|
    |dense_14_bias_array_address0     |  15|          3|    5|         15|
    |dense_14_bias_array_ce0          |   9|          2|    1|          2|
    |dense_14_output_arra_1_address0  |  38|          7|    2|         14|
    |dense_14_output_arra_1_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_1_d0        |  21|          4|   32|        128|
    |dense_14_output_arra_1_we0       |  21|          4|    1|          4|
    |dense_14_output_arra_2_address0  |  38|          7|    2|         14|
    |dense_14_output_arra_2_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_2_d0        |  21|          4|   32|        128|
    |dense_14_output_arra_2_we0       |  21|          4|    1|          4|
    |dense_14_output_arra_3_address0  |  38|          7|    2|         14|
    |dense_14_output_arra_3_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_3_d0        |  21|          4|   32|        128|
    |dense_14_output_arra_3_we0       |  21|          4|    1|          4|
    |dense_14_output_arra_4_address0  |  38|          7|    2|         14|
    |dense_14_output_arra_4_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_4_d0        |  21|          4|   32|        128|
    |dense_14_output_arra_4_we0       |  21|          4|    1|          4|
    |dense_14_output_arra_5_address0  |  38|          7|    2|         14|
    |dense_14_output_arra_5_ce0       |  21|          4|    1|          4|
    |dense_14_output_arra_5_d0        |  21|          4|   32|        128|
    |dense_14_output_arra_5_we0       |  21|          4|    1|          4|
    |dense_14_output_arra_6_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_6_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_6_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_6_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_7_address0  |  41|          8|    2|         16|
    |dense_14_output_arra_7_ce0       |  27|          5|    1|          5|
    |dense_14_output_arra_7_d0        |  27|          5|   32|        160|
    |dense_14_output_arra_7_we0       |  27|          5|    1|          5|
    |dense_14_output_arra_address0    |  41|          8|    2|         16|
    |dense_14_output_arra_ce0         |  27|          5|    1|          5|
    |dense_14_output_arra_d0          |  27|          5|   32|        160|
    |dense_14_output_arra_we0         |  27|          5|    1|          5|
    |grp_fu_475_p0                    |  15|          3|   32|         96|
    |i_2_reg_346                      |   9|          2|   64|        128|
    |i_reg_357                        |   9|          2|   13|         26|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1073|        205|  414|       1622|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  16|   0|   16|          0|
    |dense_14_bias_numel                          |   0|   0|   64|         64|
    |dense_14_kernel_nume                         |   0|   0|   64|         64|
    |dense_14_output_arra_10_reg_894              |   2|   0|    2|          0|
    |dense_14_output_arra_11_reg_899              |   2|   0|    2|          0|
    |dense_14_output_arra_12_reg_904              |   2|   0|    2|          0|
    |dense_14_output_arra_13_reg_909              |   2|   0|    2|          0|
    |dense_14_output_arra_14_reg_914              |   2|   0|    2|          0|
    |dense_14_output_arra_15_reg_919              |   2|   0|    2|          0|
    |dense_14_output_arra_24_reg_802              |   2|   0|    2|          0|
    |dense_14_output_arra_25_reg_807              |   2|   0|    2|          0|
    |dense_14_output_arra_26_reg_812              |   2|   0|    2|          0|
    |dense_14_output_arra_27_reg_817              |   2|   0|    2|          0|
    |dense_14_output_arra_28_reg_822              |   2|   0|    2|          0|
    |dense_14_output_arra_29_reg_827              |   2|   0|    2|          0|
    |dense_14_output_arra_30_reg_832              |   2|   0|    2|          0|
    |dense_14_output_arra_31_reg_837              |   2|   0|    2|          0|
    |dense_14_output_arra_8_reg_884               |   2|   0|    2|          0|
    |dense_14_output_arra_9_reg_889               |   2|   0|    2|          0|
    |grp_k2c_affine_matmul_1_fu_434_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_bias_add_1_fu_451_ap_start_reg       |   1|   0|    1|          0|
    |grp_k2c_dot_1_fu_368_ap_start_reg            |   1|   0|    1|          0|
    |i_29_reg_792                                 |  64|   0|   64|          0|
    |i_2_reg_346                                  |  64|   0|   64|          0|
    |i_30_reg_874                                 |  13|   0|   13|          0|
    |i_reg_357                                    |  13|   0|   13|          0|
    |icmp_reg_774                                 |   1|   0|    1|          0|
    |notlhs6_reg_930                              |   1|   0|    1|          0|
    |notlhs_reg_848                               |   1|   0|    1|          0|
    |notrhs7_reg_935                              |   1|   0|    1|          0|
    |notrhs_reg_853                               |   1|   0|    1|          0|
    |p_s_reg_779                                  |   2|   0|    8|          6|
    |tmp_16_reg_764                               |  64|   0|   64|          0|
    |tmp_18_cast_cast_reg_866                     |   2|   0|   14|         12|
    |tmp_35_reg_940                               |   1|   0|    1|          0|
    |tmp_37_reg_842                               |  32|   0|   32|          0|
    |tmp_40_reg_858                               |   1|   0|    1|          0|
    |tmp_74_reg_879                               |   3|   0|    3|          0|
    |tmp_76_reg_797                               |   3|   0|    3|          0|
    |tmp_reg_760                                  |   1|   0|    1|          0|
    |tmp_s_reg_924                                |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 351|   0|  497|        146|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       k2c_dense.2      | return value |
|output_numel_read                |  in |   64|   ap_none  |    output_numel_read   |    scalar    |
|input_dim                        |  in |   64|   ap_none  |        input_dim       |    scalar    |
|input_numel_read                 |  in |   64|   ap_none  |    input_numel_read    |    scalar    |
|kernel_dim                       |  in |   64|   ap_none  |       kernel_dim       |    scalar    |
|dense_14_output_arra_7_address0  | out |    2|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_ce0       | out |    1|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_we0       | out |    1|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_d0        | out |   32|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_7_q0        |  in |   32|  ap_memory | dense_14_output_arra_7 |     array    |
|dense_14_output_arra_6_address0  | out |    2|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_ce0       | out |    1|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_we0       | out |    1|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_d0        | out |   32|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_6_q0        |  in |   32|  ap_memory | dense_14_output_arra_6 |     array    |
|dense_14_output_arra_address0    | out |    2|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_ce0         | out |    1|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_we0         | out |    1|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_d0          | out |   32|  ap_memory |  dense_14_output_arra  |     array    |
|dense_14_output_arra_q0          |  in |   32|  ap_memory |  dense_14_output_arra  |     array    |
|dense_13_output_arra_7_address0  | out |    4|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_ce0       | out |    1|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_q0        |  in |   32|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_6_address0  | out |    4|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_ce0       | out |    1|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_q0        |  in |   32|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_14_output_arra_5_address0  | out |    2|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_ce0       | out |    1|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_we0       | out |    1|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_d0        | out |   32|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_5_q0        |  in |   32|  ap_memory | dense_14_output_arra_5 |     array    |
|dense_14_output_arra_4_address0  | out |    2|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_ce0       | out |    1|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_we0       | out |    1|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_d0        | out |   32|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_4_q0        |  in |   32|  ap_memory | dense_14_output_arra_4 |     array    |
|dense_14_output_arra_3_address0  | out |    2|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_ce0       | out |    1|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_we0       | out |    1|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_d0        | out |   32|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_3_q0        |  in |   32|  ap_memory | dense_14_output_arra_3 |     array    |
|dense_14_output_arra_2_address0  | out |    2|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_ce0       | out |    1|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_we0       | out |    1|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_d0        | out |   32|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_2_q0        |  in |   32|  ap_memory | dense_14_output_arra_2 |     array    |
|dense_14_output_arra_1_address0  | out |    2|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_ce0       | out |    1|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_we0       | out |    1|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_d0        | out |   32|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_14_output_arra_1_q0        |  in |   32|  ap_memory | dense_14_output_arra_1 |     array    |
|dense_13_output_arra_5_address0  | out |    4|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_ce0       | out |    1|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_q0        |  in |   32|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_4_address0  | out |    4|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_ce0       | out |    1|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_q0        |  in |   32|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_3_address0  | out |    4|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_ce0       | out |    1|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_q0        |  in |   32|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_2_address0  | out |    4|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_ce0       | out |    1|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_q0        |  in |   32|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_1_address0  | out |    4|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_ce0       | out |    1|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_q0        |  in |   32|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_address0    | out |    4|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_ce0         | out |    1|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_q0          |  in |   32|  ap_memory |  dense_13_output_arra  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	10  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp & !exitcond4)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond1)
	5  / (exitcond1)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 17 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 19 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 20 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:2014]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %4" [Group_5/sample.c:2014]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.99ns)   --->   "%tmp_16 = add i64 %input_dim_read, -1" [Group_5/sample.c:2043]   --->   Operation 23 'add' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_14_kernel_nume_1 = load i64* @dense_14_kernel_nume, align 8" [Group_5/sample.c:2049]   --->   Operation 24 'load' 'dense_14_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2049]   --->   Operation 25 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_73 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:2016]   --->   Operation 26 'partselect' 'tmp_73' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_73, 0" [Group_5/sample.c:2016]   --->   Operation 27 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.07ns)   --->   "%p_s = select i1 %icmp, i8 -128, i8 1" [Group_5/sample.c:2016]   --->   Operation 28 'select' 'p_s' <Predicate = (tmp)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:2025]   --->   Operation 29 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2049]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%dense_14_bias_numel_s = load i64* @dense_14_bias_numel, align 8" [Group_5/sample.c:2054]   --->   Operation 31 'load' 'dense_14_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, i64 %output_numel_read_2, i64 %dense_14_bias_numel_s)" [Group_5/sample.c:2054]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, i64 %output_numel_read_2, i64 %dense_14_bias_numel_s)" [Group_5/sample.c:2054]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2056]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.99>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_29, %._crit_edge8 ], [ 0, %4 ]"   --->   Operation 35 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_2" [Group_5/sample.c:2058]   --->   Operation 36 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.99ns)   --->   "%i_29 = add i64 %i_2, 1" [Group_5/sample.c:2058]   --->   Operation 37 'add' 'i_29' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %5" [Group_5/sample.c:2058]   --->   Operation 38 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %i_2 to i3" [Group_5/sample.c:2058]   --->   Operation 39 'trunc' 'tmp_76' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%newIndex = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %i_2, i32 3, i32 6)" [Group_5/sample.c:2058]   --->   Operation 40 'partselect' 'newIndex' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i4 %newIndex to i64" [Group_5/sample.c:2058]   --->   Operation 41 'zext' 'newIndex_cast' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%dense_14_output_arra_24 = getelementptr [4 x float]* @dense_14_output_arra_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 42 'getelementptr' 'dense_14_output_arra_24' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%dense_14_output_arra_25 = getelementptr [4 x float]* @dense_14_output_arra_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 43 'getelementptr' 'dense_14_output_arra_25' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%dense_14_output_arra_26 = getelementptr [4 x float]* @dense_14_output_arra_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 44 'getelementptr' 'dense_14_output_arra_26' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%dense_14_output_arra_27 = getelementptr [4 x float]* @dense_14_output_arra_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 45 'getelementptr' 'dense_14_output_arra_27' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%dense_14_output_arra_28 = getelementptr [4 x float]* @dense_14_output_arra_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 46 'getelementptr' 'dense_14_output_arra_28' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%dense_14_output_arra_29 = getelementptr [4 x float]* @dense_14_output_arra_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 47 'getelementptr' 'dense_14_output_arra_29' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%dense_14_output_arra_30 = getelementptr [4 x float]* @dense_14_output_arra_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 48 'getelementptr' 'dense_14_output_arra_30' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%dense_14_output_arra_31 = getelementptr [4 x float]* @dense_14_output_arra, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2059]   --->   Operation 49 'getelementptr' 'dense_14_output_arra_31' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.75ns)   --->   "%dense_14_output_arra_32 = load float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2059]   --->   Operation 50 'load' 'dense_14_output_arra_32' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 51 [2/2] (1.75ns)   --->   "%dense_14_output_arra_33 = load float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2059]   --->   Operation 51 'load' 'dense_14_output_arra_33' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 52 [2/2] (1.75ns)   --->   "%dense_14_output_arra_34 = load float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2059]   --->   Operation 52 'load' 'dense_14_output_arra_34' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 53 [2/2] (1.75ns)   --->   "%dense_14_output_arra_35 = load float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2059]   --->   Operation 53 'load' 'dense_14_output_arra_35' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%dense_14_output_arra_36 = load float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2059]   --->   Operation 54 'load' 'dense_14_output_arra_36' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 55 [2/2] (1.75ns)   --->   "%dense_14_output_arra_37 = load float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2059]   --->   Operation 55 'load' 'dense_14_output_arra_37' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 56 [2/2] (1.75ns)   --->   "%dense_14_output_arra_38 = load float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2059]   --->   Operation 56 'load' 'dense_14_output_arra_38' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 57 [2/2] (1.75ns)   --->   "%dense_14_output_arra_39 = load float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2059]   --->   Operation 57 'load' 'dense_14_output_arra_39' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 58 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2071]   --->   Operation 59 'ret' <Predicate = (tmp) | (exitcond4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_76 to i64" [Group_5/sample.c:2058]   --->   Operation 60 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.75ns)   --->   "%dense_14_output_arra_32 = load float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2059]   --->   Operation 61 'load' 'dense_14_output_arra_32' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 62 [1/2] (1.75ns)   --->   "%dense_14_output_arra_33 = load float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2059]   --->   Operation 62 'load' 'dense_14_output_arra_33' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 63 [1/2] (1.75ns)   --->   "%dense_14_output_arra_34 = load float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2059]   --->   Operation 63 'load' 'dense_14_output_arra_34' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 64 [1/2] (1.75ns)   --->   "%dense_14_output_arra_35 = load float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2059]   --->   Operation 64 'load' 'dense_14_output_arra_35' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 65 [1/2] (1.75ns)   --->   "%dense_14_output_arra_36 = load float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2059]   --->   Operation 65 'load' 'dense_14_output_arra_36' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 66 [1/2] (1.75ns)   --->   "%dense_14_output_arra_37 = load float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2059]   --->   Operation 66 'load' 'dense_14_output_arra_37' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 67 [1/2] (1.75ns)   --->   "%dense_14_output_arra_38 = load float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2059]   --->   Operation 67 'load' 'dense_14_output_arra_38' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/2] (1.75ns)   --->   "%dense_14_output_arra_39 = load float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2059]   --->   Operation 68 'load' 'dense_14_output_arra_39' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 69 [1/1] (1.83ns)   --->   "%tmp_37 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_14_output_arra_32, float %dense_14_output_arra_33, float %dense_14_output_arra_34, float %dense_14_output_arra_35, float %dense_14_output_arra_36, float %dense_14_output_arra_37, float %dense_14_output_arra_38, float %dense_14_output_arra_39, i64 %arrayNo)" [Group_5/sample.c:2059]   --->   Operation 69 'mux' 'tmp_37' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_to_int4 = bitcast float %tmp_37 to i32" [Group_5/sample.c:2059]   --->   Operation 70 'bitcast' 'p_to_int4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int4, i32 23, i32 30)" [Group_5/sample.c:2059]   --->   Operation 71 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i32 %p_to_int4 to i23" [Group_5/sample.c:2059]   --->   Operation 72 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_38, -1" [Group_5/sample.c:2059]   --->   Operation 73 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_77, 0" [Group_5/sample.c:2059]   --->   Operation 74 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/2] (4.24ns)   --->   "%tmp_40 = fcmp ole float %tmp_37, 0.000000e+00" [Group_5/sample.c:2059]   --->   Operation 75 'fcmp' 'tmp_40' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 76 [1/2] (4.24ns)   --->   "%tmp_40 = fcmp ole float %tmp_37, 0.000000e+00" [Group_5/sample.c:2059]   --->   Operation 76 'fcmp' 'tmp_40' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_39 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2059]   --->   Operation 77 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_41 = and i1 %tmp_39, %tmp_40" [Group_5/sample.c:2059]   --->   Operation 78 'and' 'tmp_41' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %6, label %._crit_edge8" [Group_5/sample.c:2059]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.21ns)   --->   "switch i3 %tmp_76, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [Group_5/sample.c:2060]   --->   Operation 80 'switch' <Predicate = (tmp_41)> <Delay = 1.21>
ST_9 : Operation 81 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2060]   --->   Operation 81 'store' <Predicate = (tmp_41 & tmp_76 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 82 'br' <Predicate = (tmp_41 & tmp_76 == 6)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2060]   --->   Operation 83 'store' <Predicate = (tmp_41 & tmp_76 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 84 'br' <Predicate = (tmp_41 & tmp_76 == 5)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2060]   --->   Operation 85 'store' <Predicate = (tmp_41 & tmp_76 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 86 'br' <Predicate = (tmp_41 & tmp_76 == 4)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2060]   --->   Operation 87 'store' <Predicate = (tmp_41 & tmp_76 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 88 'br' <Predicate = (tmp_41 & tmp_76 == 3)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2060]   --->   Operation 89 'store' <Predicate = (tmp_41 & tmp_76 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 90 'br' <Predicate = (tmp_41 & tmp_76 == 2)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2060]   --->   Operation 91 'store' <Predicate = (tmp_41 & tmp_76 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 92 'br' <Predicate = (tmp_41 & tmp_76 == 1)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2060]   --->   Operation 93 'store' <Predicate = (tmp_41 & tmp_76 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 94 'br' <Predicate = (tmp_41 & tmp_76 == 0)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2060]   --->   Operation 95 'store' <Predicate = (tmp_41 & tmp_76 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2060]   --->   Operation 96 'br' <Predicate = (tmp_41 & tmp_76 == 7)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2061]   --->   Operation 97 'br' <Predicate = (tmp_41)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2058]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 1.35>
ST_10 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:2025]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 100 [1/1] (0.61ns)   --->   "%tmp_18_cast_cast = select i1 %icmp, i14 4096, i14 32" [Group_5/sample.c:2016]   --->   Operation 100 'select' 'tmp_18_cast_cast' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:2027]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 2> <Delay = 1.79>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_30, %._crit_edge7 ], [ 0, %._crit_edge ]"   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_cast = zext i13 %i to i14" [Group_5/sample.c:2029]   --->   Operation 103 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.79ns)   --->   "%exitcond1 = icmp eq i14 %i_cast, %tmp_18_cast_cast" [Group_5/sample.c:2029]   --->   Operation 104 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 4096, i64 0)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.79ns)   --->   "%i_30 = add i13 %i, 1" [Group_5/sample.c:2029]   --->   Operation 106 'add' 'i_30' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit8, label %1" [Group_5/sample.c:2029]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i13 %i to i3" [Group_5/sample.c:2029]   --->   Operation 108 'trunc' 'tmp_74' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%newIndex3 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %i, i32 3, i32 6)" [Group_5/sample.c:2029]   --->   Operation 109 'partselect' 'newIndex3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%newIndex3_cast = zext i4 %newIndex3 to i64" [Group_5/sample.c:2029]   --->   Operation 110 'zext' 'newIndex3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%dense_14_output_arra_8 = getelementptr [4 x float]* @dense_14_output_arra_7, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 111 'getelementptr' 'dense_14_output_arra_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%dense_14_output_arra_9 = getelementptr [4 x float]* @dense_14_output_arra_6, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 112 'getelementptr' 'dense_14_output_arra_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%dense_14_output_arra_10 = getelementptr [4 x float]* @dense_14_output_arra_5, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 113 'getelementptr' 'dense_14_output_arra_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%dense_14_output_arra_11 = getelementptr [4 x float]* @dense_14_output_arra_4, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 114 'getelementptr' 'dense_14_output_arra_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%dense_14_output_arra_12 = getelementptr [4 x float]* @dense_14_output_arra_3, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 115 'getelementptr' 'dense_14_output_arra_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%dense_14_output_arra_13 = getelementptr [4 x float]* @dense_14_output_arra_2, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 116 'getelementptr' 'dense_14_output_arra_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%dense_14_output_arra_14 = getelementptr [4 x float]* @dense_14_output_arra_1, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 117 'getelementptr' 'dense_14_output_arra_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%dense_14_output_arra_15 = getelementptr [4 x float]* @dense_14_output_arra, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2030]   --->   Operation 118 'getelementptr' 'dense_14_output_arra_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (1.75ns)   --->   "%dense_14_output_arra_16 = load float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2030]   --->   Operation 119 'load' 'dense_14_output_arra_16' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 120 [2/2] (1.75ns)   --->   "%dense_14_output_arra_17 = load float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2030]   --->   Operation 120 'load' 'dense_14_output_arra_17' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 121 [2/2] (1.75ns)   --->   "%dense_14_output_arra_18 = load float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2030]   --->   Operation 121 'load' 'dense_14_output_arra_18' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 122 [2/2] (1.75ns)   --->   "%dense_14_output_arra_19 = load float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2030]   --->   Operation 122 'load' 'dense_14_output_arra_19' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 123 [2/2] (1.75ns)   --->   "%dense_14_output_arra_20 = load float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2030]   --->   Operation 123 'load' 'dense_14_output_arra_20' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 124 [2/2] (1.75ns)   --->   "%dense_14_output_arra_21 = load float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2030]   --->   Operation 124 'load' 'dense_14_output_arra_21' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 125 [2/2] (1.75ns)   --->   "%dense_14_output_arra_22 = load float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2030]   --->   Operation 125 'load' 'dense_14_output_arra_22' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 126 [2/2] (1.75ns)   --->   "%dense_14_output_arra_23 = load float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2030]   --->   Operation 126 'load' 'dense_14_output_arra_23' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 127 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.58>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%arrayNo8 = zext i3 %tmp_74 to i64" [Group_5/sample.c:2029]   --->   Operation 128 'zext' 'arrayNo8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (1.75ns)   --->   "%dense_14_output_arra_16 = load float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2030]   --->   Operation 129 'load' 'dense_14_output_arra_16' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 130 [1/2] (1.75ns)   --->   "%dense_14_output_arra_17 = load float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2030]   --->   Operation 130 'load' 'dense_14_output_arra_17' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 131 [1/2] (1.75ns)   --->   "%dense_14_output_arra_18 = load float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2030]   --->   Operation 131 'load' 'dense_14_output_arra_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 132 [1/2] (1.75ns)   --->   "%dense_14_output_arra_19 = load float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2030]   --->   Operation 132 'load' 'dense_14_output_arra_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 133 [1/2] (1.75ns)   --->   "%dense_14_output_arra_20 = load float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2030]   --->   Operation 133 'load' 'dense_14_output_arra_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 134 [1/2] (1.75ns)   --->   "%dense_14_output_arra_21 = load float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2030]   --->   Operation 134 'load' 'dense_14_output_arra_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 135 [1/2] (1.75ns)   --->   "%dense_14_output_arra_22 = load float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2030]   --->   Operation 135 'load' 'dense_14_output_arra_22' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 136 [1/2] (1.75ns)   --->   "%dense_14_output_arra_23 = load float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2030]   --->   Operation 136 'load' 'dense_14_output_arra_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 137 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_14_output_arra_16, float %dense_14_output_arra_17, float %dense_14_output_arra_18, float %dense_14_output_arra_19, float %dense_14_output_arra_20, float %dense_14_output_arra_21, float %dense_14_output_arra_22, float %dense_14_output_arra_23, i64 %arrayNo8)" [Group_5/sample.c:2030]   --->   Operation 137 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 4.24>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%p_to_int = bitcast float %tmp_s to i32" [Group_5/sample.c:2030]   --->   Operation 138 'bitcast' 'p_to_int' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 139 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_to_int to i23" [Group_5/sample.c:2030]   --->   Operation 140 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.24ns)   --->   "%notlhs6 = icmp ne i8 %tmp_33, -1" [Group_5/sample.c:2030]   --->   Operation 141 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (2.03ns)   --->   "%notrhs7 = icmp eq i23 %tmp_75, 0" [Group_5/sample.c:2030]   --->   Operation 142 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [2/2] (4.24ns)   --->   "%tmp_35 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 143 'fcmp' 'tmp_35' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 4.24>
ST_14 : Operation 144 [1/2] (4.24ns)   --->   "%tmp_35 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 144 'fcmp' 'tmp_35' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 1.75>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_34 = or i1 %notrhs7, %notlhs6" [Group_5/sample.c:2030]   --->   Operation 145 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_36 = and i1 %tmp_34, %tmp_35" [Group_5/sample.c:2030]   --->   Operation 146 'and' 'tmp_36' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %2, label %._crit_edge7" [Group_5/sample.c:2030]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (1.21ns)   --->   "switch i3 %tmp_74, label %branch31 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
    i3 -3, label %branch29
    i3 -2, label %branch30
  ]" [Group_5/sample.c:2031]   --->   Operation 148 'switch' <Predicate = (tmp_36)> <Delay = 1.21>
ST_15 : Operation 149 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2031]   --->   Operation 149 'store' <Predicate = (tmp_36 & tmp_74 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 150 'br' <Predicate = (tmp_36 & tmp_74 == 6)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2031]   --->   Operation 151 'store' <Predicate = (tmp_36 & tmp_74 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 152 'br' <Predicate = (tmp_36 & tmp_74 == 5)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2031]   --->   Operation 153 'store' <Predicate = (tmp_36 & tmp_74 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 154 'br' <Predicate = (tmp_36 & tmp_74 == 4)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2031]   --->   Operation 155 'store' <Predicate = (tmp_36 & tmp_74 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 156 'br' <Predicate = (tmp_36 & tmp_74 == 3)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2031]   --->   Operation 157 'store' <Predicate = (tmp_36 & tmp_74 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 158 'br' <Predicate = (tmp_36 & tmp_74 == 2)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2031]   --->   Operation 159 'store' <Predicate = (tmp_36 & tmp_74 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 160 'br' <Predicate = (tmp_36 & tmp_74 == 1)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2031]   --->   Operation 161 'store' <Predicate = (tmp_36 & tmp_74 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 162 'br' <Predicate = (tmp_36 & tmp_74 == 0)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2031]   --->   Operation 163 'store' <Predicate = (tmp_36 & tmp_74 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2031]   --->   Operation 164 'br' <Predicate = (tmp_36 & tmp_74 == 7)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2032]   --->   Operation 165 'br' <Predicate = (tmp_36)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2029]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_14_output_arra_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_14_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_14_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_dim_read         (read             ) [ 00100000000000000]
input_numel_read_2      (read             ) [ 00100000000000000]
input_dim_read          (read             ) [ 00100000000000000]
output_numel_read_2     (read             ) [ 00111111111111111]
tmp                     (icmp             ) [ 01111111111111111]
StgValue_22             (br               ) [ 00000000000000000]
tmp_16                  (add              ) [ 00100000000000000]
dense_14_kernel_nume_1  (load             ) [ 00100000000000000]
tmp_73                  (partselect       ) [ 00000000000000000]
icmp                    (icmp             ) [ 00000000001000000]
p_s                     (select           ) [ 00000000001000000]
StgValue_30             (call             ) [ 00000000000000000]
dense_14_bias_numel_s   (load             ) [ 00001000000000000]
StgValue_33             (call             ) [ 00000000000000000]
StgValue_34             (br               ) [ 00001111110000000]
i_2                     (phi              ) [ 00000100000000000]
exitcond4               (icmp             ) [ 00000111110000000]
i_29                    (add              ) [ 00001111110000000]
StgValue_38             (br               ) [ 00000000000000000]
tmp_76                  (trunc            ) [ 00000011110000000]
newIndex                (partselect       ) [ 00000000000000000]
newIndex_cast           (zext             ) [ 00000000000000000]
dense_14_output_arra_24 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_25 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_26 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_27 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_28 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_29 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_30 (getelementptr    ) [ 00000011110000000]
dense_14_output_arra_31 (getelementptr    ) [ 00000011110000000]
StgValue_58             (br               ) [ 00000000000000000]
StgValue_59             (ret              ) [ 00000000000000000]
arrayNo                 (zext             ) [ 00000000000000000]
dense_14_output_arra_32 (load             ) [ 00000000000000000]
dense_14_output_arra_33 (load             ) [ 00000000000000000]
dense_14_output_arra_34 (load             ) [ 00000000000000000]
dense_14_output_arra_35 (load             ) [ 00000000000000000]
dense_14_output_arra_36 (load             ) [ 00000000000000000]
dense_14_output_arra_37 (load             ) [ 00000000000000000]
dense_14_output_arra_38 (load             ) [ 00000000000000000]
dense_14_output_arra_39 (load             ) [ 00000000000000000]
tmp_37                  (mux              ) [ 00000001100000000]
p_to_int4               (bitcast          ) [ 00000000000000000]
tmp_38                  (partselect       ) [ 00000000000000000]
tmp_77                  (trunc            ) [ 00000000000000000]
notlhs                  (icmp             ) [ 00000000110000000]
notrhs                  (icmp             ) [ 00000000110000000]
tmp_40                  (fcmp             ) [ 00000000010000000]
tmp_39                  (or               ) [ 00000000000000000]
tmp_41                  (and              ) [ 00000111110000000]
StgValue_79             (br               ) [ 00000000000000000]
StgValue_80             (switch           ) [ 00000000000000000]
StgValue_81             (store            ) [ 00000000000000000]
StgValue_82             (br               ) [ 00000000000000000]
StgValue_83             (store            ) [ 00000000000000000]
StgValue_84             (br               ) [ 00000000000000000]
StgValue_85             (store            ) [ 00000000000000000]
StgValue_86             (br               ) [ 00000000000000000]
StgValue_87             (store            ) [ 00000000000000000]
StgValue_88             (br               ) [ 00000000000000000]
StgValue_89             (store            ) [ 00000000000000000]
StgValue_90             (br               ) [ 00000000000000000]
StgValue_91             (store            ) [ 00000000000000000]
StgValue_92             (br               ) [ 00000000000000000]
StgValue_93             (store            ) [ 00000000000000000]
StgValue_94             (br               ) [ 00000000000000000]
StgValue_95             (store            ) [ 00000000000000000]
StgValue_96             (br               ) [ 00000000000000000]
StgValue_97             (br               ) [ 00000000000000000]
StgValue_98             (br               ) [ 00001111110000000]
StgValue_99             (call             ) [ 00000000000000000]
tmp_18_cast_cast        (select           ) [ 00000000000111111]
StgValue_101            (br               ) [ 00000000001111111]
i                       (phi              ) [ 00000000000100000]
i_cast                  (zext             ) [ 00000000000000000]
exitcond1               (icmp             ) [ 00000000000111111]
empty                   (speclooptripcount) [ 00000000000000000]
i_30                    (add              ) [ 00000000001111111]
StgValue_107            (br               ) [ 00000000000000000]
tmp_74                  (trunc            ) [ 00000000000011110]
newIndex3               (partselect       ) [ 00000000000000000]
newIndex3_cast          (zext             ) [ 00000000000000000]
dense_14_output_arra_8  (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_9  (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_10 (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_11 (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_12 (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_13 (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_14 (getelementptr    ) [ 00000000000011110]
dense_14_output_arra_15 (getelementptr    ) [ 00000000000011110]
StgValue_127            (br               ) [ 00000000000000000]
arrayNo8                (zext             ) [ 00000000000000000]
dense_14_output_arra_16 (load             ) [ 00000000000000000]
dense_14_output_arra_17 (load             ) [ 00000000000000000]
dense_14_output_arra_18 (load             ) [ 00000000000000000]
dense_14_output_arra_19 (load             ) [ 00000000000000000]
dense_14_output_arra_20 (load             ) [ 00000000000000000]
dense_14_output_arra_21 (load             ) [ 00000000000000000]
dense_14_output_arra_22 (load             ) [ 00000000000000000]
dense_14_output_arra_23 (load             ) [ 00000000000000000]
tmp_s                   (mux              ) [ 00000000000001100]
p_to_int                (bitcast          ) [ 00000000000000000]
tmp_33                  (partselect       ) [ 00000000000000000]
tmp_75                  (trunc            ) [ 00000000000000000]
notlhs6                 (icmp             ) [ 00000000000000110]
notrhs7                 (icmp             ) [ 00000000000000110]
tmp_35                  (fcmp             ) [ 00000000000000010]
tmp_34                  (or               ) [ 00000000000000000]
tmp_36                  (and              ) [ 00000000000111111]
StgValue_147            (br               ) [ 00000000000000000]
StgValue_148            (switch           ) [ 00000000000000000]
StgValue_149            (store            ) [ 00000000000000000]
StgValue_150            (br               ) [ 00000000000000000]
StgValue_151            (store            ) [ 00000000000000000]
StgValue_152            (br               ) [ 00000000000000000]
StgValue_153            (store            ) [ 00000000000000000]
StgValue_154            (br               ) [ 00000000000000000]
StgValue_155            (store            ) [ 00000000000000000]
StgValue_156            (br               ) [ 00000000000000000]
StgValue_157            (store            ) [ 00000000000000000]
StgValue_158            (br               ) [ 00000000000000000]
StgValue_159            (store            ) [ 00000000000000000]
StgValue_160            (br               ) [ 00000000000000000]
StgValue_161            (store            ) [ 00000000000000000]
StgValue_162            (br               ) [ 00000000000000000]
StgValue_163            (store            ) [ 00000000000000000]
StgValue_164            (br               ) [ 00000000000000000]
StgValue_165            (br               ) [ 00000000000000000]
StgValue_166            (br               ) [ 00000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_14_output_arra_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_14_output_arra_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_14_output_arra">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_13_output_arra_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_13_output_arra_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_14_bias_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_14_output_arra_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_14_output_arra_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_14_output_arra_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_14_output_arra_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_14_output_arra_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_14_kernel_nume">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_13_output_shap">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_14_kernel_shap">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_14_fwork">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_14_kernel_arra">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_14_kernel_arra_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_14_kernel_arra_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_14_kernel_arra_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_14_kernel_arra_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_14_kernel_arra_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_14_kernel_arra_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_14_kernel_arra_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_kernel_arra_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_13_output_arra_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_13_output_arra_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_13_output_arra_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_13_output_arra_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_13_output_arra_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_13_output_arra">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_14_bias_numel">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul.1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add.1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i64"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_dim_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_numel_read_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_dim_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_dim_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_numel_read_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dense_14_output_arra_24_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_24/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dense_14_output_arra_25_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_25/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="dense_14_output_arra_26_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_26/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="dense_14_output_arra_27_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_27/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dense_14_output_arra_28_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_28/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dense_14_output_arra_29_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_29/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dense_14_output_arra_30_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_30/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="dense_14_output_arra_31_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_31/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_32/5 StgValue_93/9 dense_14_output_arra_16/11 StgValue_161/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_33/5 StgValue_91/9 dense_14_output_arra_17/11 StgValue_159/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_34/5 StgValue_89/9 dense_14_output_arra_18/11 StgValue_157/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_35/5 StgValue_87/9 dense_14_output_arra_19/11 StgValue_155/15 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_36/5 StgValue_85/9 dense_14_output_arra_20/11 StgValue_153/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_37/5 StgValue_83/9 dense_14_output_arra_21/11 StgValue_151/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_38/5 StgValue_81/9 dense_14_output_arra_22/11 StgValue_149/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_14_output_arra_39/5 StgValue_95/9 dense_14_output_arra_23/11 StgValue_163/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="dense_14_output_arra_8_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_8/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="dense_14_output_arra_9_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_9/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dense_14_output_arra_10_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_10/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="dense_14_output_arra_11_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_11/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="dense_14_output_arra_12_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_12/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="dense_14_output_arra_13_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_13/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="dense_14_output_arra_14_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_14/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="dense_14_output_arra_15_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="4" slack="0"/>
<pin id="335" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_14_output_arra_15/11 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="i_2_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="1"/>
<pin id="359" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_k2c_dot_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="0" index="3" bw="32" slack="0"/>
<pin id="373" dir="0" index="4" bw="32" slack="0"/>
<pin id="374" dir="0" index="5" bw="32" slack="0"/>
<pin id="375" dir="0" index="6" bw="32" slack="0"/>
<pin id="376" dir="0" index="7" bw="32" slack="0"/>
<pin id="377" dir="0" index="8" bw="32" slack="0"/>
<pin id="378" dir="0" index="9" bw="32" slack="0"/>
<pin id="379" dir="0" index="10" bw="32" slack="0"/>
<pin id="380" dir="0" index="11" bw="32" slack="0"/>
<pin id="381" dir="0" index="12" bw="32" slack="0"/>
<pin id="382" dir="0" index="13" bw="32" slack="0"/>
<pin id="383" dir="0" index="14" bw="32" slack="0"/>
<pin id="384" dir="0" index="15" bw="32" slack="0"/>
<pin id="385" dir="0" index="16" bw="32" slack="0"/>
<pin id="386" dir="0" index="17" bw="64" slack="0"/>
<pin id="387" dir="0" index="18" bw="64" slack="0"/>
<pin id="388" dir="0" index="19" bw="64" slack="0"/>
<pin id="389" dir="0" index="20" bw="64" slack="0"/>
<pin id="390" dir="0" index="21" bw="64" slack="0"/>
<pin id="391" dir="0" index="22" bw="64" slack="0"/>
<pin id="392" dir="0" index="23" bw="64" slack="0"/>
<pin id="393" dir="0" index="24" bw="32" slack="0"/>
<pin id="394" dir="0" index="25" bw="32" slack="0"/>
<pin id="395" dir="0" index="26" bw="32" slack="0"/>
<pin id="396" dir="0" index="27" bw="32" slack="0"/>
<pin id="397" dir="0" index="28" bw="32" slack="0"/>
<pin id="398" dir="0" index="29" bw="32" slack="0"/>
<pin id="399" dir="0" index="30" bw="32" slack="0"/>
<pin id="400" dir="0" index="31" bw="32" slack="0"/>
<pin id="401" dir="0" index="32" bw="32" slack="0"/>
<pin id="402" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_k2c_affine_matmul_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="0" index="3" bw="32" slack="0"/>
<pin id="439" dir="0" index="4" bw="32" slack="0"/>
<pin id="440" dir="0" index="5" bw="32" slack="0"/>
<pin id="441" dir="0" index="6" bw="32" slack="0"/>
<pin id="442" dir="0" index="7" bw="8" slack="0"/>
<pin id="443" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_k2c_bias_add_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="0" index="3" bw="32" slack="0"/>
<pin id="456" dir="0" index="4" bw="32" slack="0"/>
<pin id="457" dir="0" index="5" bw="32" slack="0"/>
<pin id="458" dir="0" index="6" bw="32" slack="0"/>
<pin id="459" dir="0" index="7" bw="32" slack="0"/>
<pin id="460" dir="0" index="8" bw="32" slack="0"/>
<pin id="461" dir="0" index="9" bw="64" slack="2"/>
<pin id="462" dir="0" index="10" bw="64" slack="0"/>
<pin id="463" dir="0" index="11" bw="32" slack="0"/>
<pin id="464" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_40/7 tmp_35/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_16_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="dense_14_kernel_nume_1_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_kernel_nume_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_73_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="63" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="63" slack="0"/>
<pin id="510" dir="0" index="1" bw="63" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="dense_14_bias_numel_s_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_14_bias_numel_s/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="exitcond4_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="4"/>
<pin id="531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_29_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_76_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="newIndex_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="0" index="2" bw="3" slack="0"/>
<pin id="547" dir="0" index="3" bw="4" slack="0"/>
<pin id="548" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="newIndex_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="arrayNo_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_37_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="0" index="3" bw="32" slack="0"/>
<pin id="573" dir="0" index="4" bw="32" slack="0"/>
<pin id="574" dir="0" index="5" bw="32" slack="0"/>
<pin id="575" dir="0" index="6" bw="32" slack="0"/>
<pin id="576" dir="0" index="7" bw="32" slack="0"/>
<pin id="577" dir="0" index="8" bw="32" slack="0"/>
<pin id="578" dir="0" index="9" bw="3" slack="0"/>
<pin id="579" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_to_int4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_to_int4/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_38_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_77_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="notlhs_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="notrhs_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="23" slack="0"/>
<pin id="615" dir="0" index="1" bw="23" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_39_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="0" index="1" bw="1" slack="2"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_41_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_18_cast_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="14" slack="0"/>
<pin id="631" dir="0" index="2" bw="14" slack="0"/>
<pin id="632" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_cast_cast/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="i_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="0"/>
<pin id="637" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="exitcond1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="0"/>
<pin id="641" dir="0" index="1" bw="14" slack="1"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="i_30_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_74_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="0"/>
<pin id="652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="newIndex3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="0" index="1" bw="13" slack="0"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="0" index="3" bw="4" slack="0"/>
<pin id="659" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex3/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="newIndex3_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3_cast/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="arrayNo8_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo8/12 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="32" slack="0"/>
<pin id="683" dir="0" index="3" bw="32" slack="0"/>
<pin id="684" dir="0" index="4" bw="32" slack="0"/>
<pin id="685" dir="0" index="5" bw="32" slack="0"/>
<pin id="686" dir="0" index="6" bw="32" slack="0"/>
<pin id="687" dir="0" index="7" bw="32" slack="0"/>
<pin id="688" dir="0" index="8" bw="32" slack="0"/>
<pin id="689" dir="0" index="9" bw="3" slack="0"/>
<pin id="690" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_to_int_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_to_int/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_33_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_75_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="notlhs6_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="notrhs7_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="23" slack="0"/>
<pin id="726" dir="0" index="1" bw="23" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_34_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="2"/>
<pin id="732" dir="0" index="1" bw="1" slack="2"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_36_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="1"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="739" class="1005" name="kernel_dim_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="input_numel_read_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="input_dim_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_dim_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="output_numel_read_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="2"/>
<pin id="756" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="4"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_16_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="769" class="1005" name="dense_14_kernel_nume_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_kernel_nume_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_s_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="784" class="1005" name="dense_14_bias_numel_s_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_bias_numel_s "/>
</bind>
</comp>

<comp id="792" class="1005" name="i_29_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_76_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="1"/>
<pin id="799" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="802" class="1005" name="dense_14_output_arra_24_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="1"/>
<pin id="804" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_24 "/>
</bind>
</comp>

<comp id="807" class="1005" name="dense_14_output_arra_25_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_25 "/>
</bind>
</comp>

<comp id="812" class="1005" name="dense_14_output_arra_26_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="1"/>
<pin id="814" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_26 "/>
</bind>
</comp>

<comp id="817" class="1005" name="dense_14_output_arra_27_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="1"/>
<pin id="819" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_27 "/>
</bind>
</comp>

<comp id="822" class="1005" name="dense_14_output_arra_28_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_28 "/>
</bind>
</comp>

<comp id="827" class="1005" name="dense_14_output_arra_29_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2" slack="1"/>
<pin id="829" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_29 "/>
</bind>
</comp>

<comp id="832" class="1005" name="dense_14_output_arra_30_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_30 "/>
</bind>
</comp>

<comp id="837" class="1005" name="dense_14_output_arra_31_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_31 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_37_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="848" class="1005" name="notlhs_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="853" class="1005" name="notrhs_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="2"/>
<pin id="855" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_40_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_18_cast_cast_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="1"/>
<pin id="868" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast_cast "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_30_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="13" slack="0"/>
<pin id="876" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_74_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="1"/>
<pin id="881" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="884" class="1005" name="dense_14_output_arra_8_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="1"/>
<pin id="886" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_8 "/>
</bind>
</comp>

<comp id="889" class="1005" name="dense_14_output_arra_9_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="1"/>
<pin id="891" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_9 "/>
</bind>
</comp>

<comp id="894" class="1005" name="dense_14_output_arra_10_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="1"/>
<pin id="896" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_10 "/>
</bind>
</comp>

<comp id="899" class="1005" name="dense_14_output_arra_11_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="1"/>
<pin id="901" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_11 "/>
</bind>
</comp>

<comp id="904" class="1005" name="dense_14_output_arra_12_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="2" slack="1"/>
<pin id="906" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_12 "/>
</bind>
</comp>

<comp id="909" class="1005" name="dense_14_output_arra_13_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="1"/>
<pin id="911" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_13 "/>
</bind>
</comp>

<comp id="914" class="1005" name="dense_14_output_arra_14_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="2" slack="1"/>
<pin id="916" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_14 "/>
</bind>
</comp>

<comp id="919" class="1005" name="dense_14_output_arra_15_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="1"/>
<pin id="921" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dense_14_output_arra_15 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_s_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="930" class="1005" name="notlhs6_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="2"/>
<pin id="932" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs6 "/>
</bind>
</comp>

<comp id="935" class="1005" name="notrhs7_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="2"/>
<pin id="937" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs7 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_35_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_36_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="92" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="92" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="92" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="92" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="92" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="92" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="92" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="170" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="177" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="184" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="191" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="198" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="205" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="212" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="219" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="114" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="276"><net_src comp="114" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="277"><net_src comp="114" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="278"><net_src comp="114" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="279"><net_src comp="114" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="280"><net_src comp="114" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="281"><net_src comp="114" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="92" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="92" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="92" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="92" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="92" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="282" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="339"><net_src comp="289" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="340"><net_src comp="296" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="341"><net_src comp="303" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="342"><net_src comp="310" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="343"><net_src comp="317" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="344"><net_src comp="324" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="345"><net_src comp="331" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="349"><net_src comp="92" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="134" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="403"><net_src comp="74" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="404"><net_src comp="8" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="406"><net_src comp="20" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="368" pin=5"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="368" pin=6"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="368" pin=7"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="368" pin=8"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="368" pin=9"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="368" pin=10"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="368" pin=11"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="368" pin=12"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="368" pin=13"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="368" pin=14"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="368" pin=15"/></net>

<net id="419"><net_src comp="64" pin="0"/><net_sink comp="368" pin=16"/></net>

<net id="420"><net_src comp="158" pin="2"/><net_sink comp="368" pin=17"/></net>

<net id="421"><net_src comp="152" pin="2"/><net_sink comp="368" pin=18"/></net>

<net id="422"><net_src comp="146" pin="2"/><net_sink comp="368" pin=19"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="368" pin=22"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="368" pin=23"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="368" pin=24"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="368" pin=25"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="368" pin=26"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="368" pin=27"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="368" pin=28"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="368" pin=29"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="368" pin=30"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="368" pin=31"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="368" pin=32"/></net>

<net id="444"><net_src comp="88" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="8" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="434" pin=4"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="434" pin=5"/></net>

<net id="450"><net_src comp="18" pin="0"/><net_sink comp="434" pin=6"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="466"><net_src comp="8" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="467"><net_src comp="10" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="469"><net_src comp="22" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="470"><net_src comp="24" pin="0"/><net_sink comp="451" pin=5"/></net>

<net id="471"><net_src comp="26" pin="0"/><net_sink comp="451" pin=6"/></net>

<net id="472"><net_src comp="28" pin="0"/><net_sink comp="451" pin=7"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="451" pin=8"/></net>

<net id="474"><net_src comp="18" pin="0"/><net_sink comp="451" pin=11"/></net>

<net id="479"><net_src comp="114" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="158" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="158" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="72" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="2"/><net_sink comp="368" pin=21"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="368" pin=20"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="158" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="78" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="82" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="514" pin="3"/><net_sink comp="434" pin=7"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="451" pin=10"/></net>

<net id="532"><net_src comp="350" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="350" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="350" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="96" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="350" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="98" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="100" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="564"><net_src comp="553" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="580"><net_src comp="102" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="581"><net_src comp="226" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="582"><net_src comp="232" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="583"><net_src comp="238" pin="3"/><net_sink comp="568" pin=3"/></net>

<net id="584"><net_src comp="244" pin="3"/><net_sink comp="568" pin=4"/></net>

<net id="585"><net_src comp="250" pin="3"/><net_sink comp="568" pin=5"/></net>

<net id="586"><net_src comp="256" pin="3"/><net_sink comp="568" pin=6"/></net>

<net id="587"><net_src comp="262" pin="3"/><net_sink comp="568" pin=7"/></net>

<net id="588"><net_src comp="268" pin="3"/><net_sink comp="568" pin=8"/></net>

<net id="589"><net_src comp="565" pin="1"/><net_sink comp="568" pin=9"/></net>

<net id="599"><net_src comp="104" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="106" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="108" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="590" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="593" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="603" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="112" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="130" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="132" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="361" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="361" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="142" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="361" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="144" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="361" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="98" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="100" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="667"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="675"><net_src comp="664" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="691"><net_src comp="102" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="692"><net_src comp="226" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="693"><net_src comp="232" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="694"><net_src comp="238" pin="3"/><net_sink comp="679" pin=3"/></net>

<net id="695"><net_src comp="244" pin="3"/><net_sink comp="679" pin=4"/></net>

<net id="696"><net_src comp="250" pin="3"/><net_sink comp="679" pin=5"/></net>

<net id="697"><net_src comp="256" pin="3"/><net_sink comp="679" pin=6"/></net>

<net id="698"><net_src comp="262" pin="3"/><net_sink comp="679" pin=7"/></net>

<net id="699"><net_src comp="268" pin="3"/><net_sink comp="679" pin=8"/></net>

<net id="700"><net_src comp="676" pin="1"/><net_sink comp="679" pin=9"/></net>

<net id="710"><net_src comp="104" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="106" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="108" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="701" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="704" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="110" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="714" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="112" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="146" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="368" pin=19"/></net>

<net id="747"><net_src comp="152" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="368" pin=18"/></net>

<net id="752"><net_src comp="158" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="368" pin=17"/></net>

<net id="757"><net_src comp="164" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="451" pin=9"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="763"><net_src comp="480" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="486" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="368" pin=21"/></net>

<net id="772"><net_src comp="493" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="368" pin=20"/></net>

<net id="777"><net_src comp="508" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="782"><net_src comp="514" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="434" pin=7"/></net>

<net id="787"><net_src comp="523" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="451" pin=10"/></net>

<net id="795"><net_src comp="533" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="800"><net_src comp="539" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="805"><net_src comp="170" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="810"><net_src comp="177" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="815"><net_src comp="184" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="820"><net_src comp="191" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="825"><net_src comp="198" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="830"><net_src comp="205" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="835"><net_src comp="212" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="840"><net_src comp="219" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="845"><net_src comp="568" pin="10"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="851"><net_src comp="607" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="856"><net_src comp="613" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="861"><net_src comp="475" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="869"><net_src comp="628" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="877"><net_src comp="644" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="882"><net_src comp="650" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="887"><net_src comp="282" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="892"><net_src comp="289" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="897"><net_src comp="296" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="902"><net_src comp="303" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="907"><net_src comp="310" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="912"><net_src comp="317" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="917"><net_src comp="324" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="922"><net_src comp="331" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="927"><net_src comp="679" pin="10"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="933"><net_src comp="718" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="938"><net_src comp="724" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="943"><net_src comp="475" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="948"><net_src comp="734" pin="2"/><net_sink comp="945" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_14_output_arra_7 | {1 2 3 4 9 10 15 }
	Port: dense_14_output_arra_6 | {1 2 3 4 9 10 15 }
	Port: dense_14_output_arra | {1 2 3 4 9 10 15 }
	Port: dense_13_output_arra_7 | {}
	Port: dense_13_output_arra_6 | {}
	Port: dense_14_bias_array | {}
	Port: dense_14_output_arra_5 | {1 2 3 4 9 15 }
	Port: dense_14_output_arra_4 | {1 2 3 4 9 15 }
	Port: dense_14_output_arra_3 | {1 2 3 4 9 15 }
	Port: dense_14_output_arra_2 | {1 2 3 4 9 15 }
	Port: dense_14_output_arra_1 | {1 2 3 4 9 15 }
	Port: dense_14_kernel_nume | {}
	Port: dense_13_output_shap | {}
	Port: dense_14_kernel_shap | {}
	Port: dense_14_fwork | {1 2 }
	Port: dense_14_kernel_arra | {}
	Port: dense_14_kernel_arra_7 | {}
	Port: dense_14_kernel_arra_6 | {}
	Port: dense_14_kernel_arra_5 | {}
	Port: dense_14_kernel_arra_4 | {}
	Port: dense_14_kernel_arra_3 | {}
	Port: dense_14_kernel_arra_2 | {}
	Port: dense_14_kernel_arra_1 | {}
	Port: dense_13_output_arra_5 | {}
	Port: dense_13_output_arra_4 | {}
	Port: dense_13_output_arra_3 | {}
	Port: dense_13_output_arra_2 | {}
	Port: dense_13_output_arra_1 | {}
	Port: dense_13_output_arra | {}
	Port: dense_14_bias_numel | {}
 - Input state : 
	Port: k2c_dense.2 : output_numel_read | {1 }
	Port: k2c_dense.2 : input_dim | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : kernel_dim | {1 }
	Port: k2c_dense.2 : dense_14_output_arra_7 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra_6 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_13_output_arra_7 | {1 2 10 }
	Port: k2c_dense.2 : dense_13_output_arra_6 | {1 2 10 }
	Port: k2c_dense.2 : dense_14_bias_array | {1 3 4 10 }
	Port: k2c_dense.2 : dense_14_output_arra_5 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra_4 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra_3 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra_2 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_output_arra_1 | {1 2 3 4 5 6 11 12 }
	Port: k2c_dense.2 : dense_14_kernel_nume | {1 }
	Port: k2c_dense.2 : dense_13_output_shap | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_shap | {1 2 }
	Port: k2c_dense.2 : dense_14_fwork | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_7 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_6 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_5 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_4 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_3 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_2 | {1 2 }
	Port: k2c_dense.2 : dense_14_kernel_arra_1 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra_5 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra_4 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra_3 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra_2 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra_1 | {1 2 }
	Port: k2c_dense.2 : dense_13_output_arra | {1 2 }
	Port: k2c_dense.2 : dense_14_bias_numel | {3 }
  - Chain level:
	State 1
		StgValue_22 : 1
		StgValue_25 : 1
		icmp : 1
		p_s : 2
		StgValue_29 : 3
	State 2
	State 3
		StgValue_32 : 1
	State 4
	State 5
		exitcond4 : 1
		i_29 : 1
		StgValue_38 : 2
		tmp_76 : 1
		newIndex : 1
		newIndex_cast : 2
		dense_14_output_arra_24 : 3
		dense_14_output_arra_25 : 3
		dense_14_output_arra_26 : 3
		dense_14_output_arra_27 : 3
		dense_14_output_arra_28 : 3
		dense_14_output_arra_29 : 3
		dense_14_output_arra_30 : 3
		dense_14_output_arra_31 : 3
		dense_14_output_arra_32 : 4
		dense_14_output_arra_33 : 4
		dense_14_output_arra_34 : 4
		dense_14_output_arra_35 : 4
		dense_14_output_arra_36 : 4
		dense_14_output_arra_37 : 4
		dense_14_output_arra_38 : 4
		dense_14_output_arra_39 : 4
	State 6
		tmp_37 : 1
	State 7
		tmp_38 : 1
		tmp_77 : 1
		notlhs : 2
		notrhs : 2
	State 8
	State 9
	State 10
	State 11
		i_cast : 1
		exitcond1 : 2
		i_30 : 1
		StgValue_107 : 3
		tmp_74 : 1
		newIndex3 : 1
		newIndex3_cast : 2
		dense_14_output_arra_8 : 3
		dense_14_output_arra_9 : 3
		dense_14_output_arra_10 : 3
		dense_14_output_arra_11 : 3
		dense_14_output_arra_12 : 3
		dense_14_output_arra_13 : 3
		dense_14_output_arra_14 : 3
		dense_14_output_arra_15 : 3
		dense_14_output_arra_16 : 4
		dense_14_output_arra_17 : 4
		dense_14_output_arra_18 : 4
		dense_14_output_arra_19 : 4
		dense_14_output_arra_20 : 4
		dense_14_output_arra_21 : 4
		dense_14_output_arra_22 : 4
		dense_14_output_arra_23 : 4
	State 12
		tmp_s : 1
	State 13
		tmp_33 : 1
		tmp_75 : 1
		notlhs6 : 2
		notrhs7 : 2
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       grp_k2c_dot_1_fu_368      |    4    |    71   | 107.614 |  13342  |   7281  |
|   call   |  grp_k2c_affine_matmul_1_fu_434 |    0    |    10   |   4.05  |   1394  |   1177  |
|          |    grp_k2c_bias_add_1_fu_451    |    0    |    2    |   13.5  |   831   |   594   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_16_fu_486          |    0    |    0    |    0    |    0    |    71   |
|    add   |           i_29_fu_533           |    0    |    0    |    0    |    0    |    71   |
|          |           i_30_fu_644           |    0    |    0    |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_480           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_508           |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond4_fu_528        |    0    |    0    |    0    |    0    |    29   |
|   icmp   |          notlhs_fu_607          |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_613          |    0    |    0    |    0    |    0    |    18   |
|          |         exitcond1_fu_639        |    0    |    0    |    0    |    0    |    13   |
|          |          notlhs6_fu_718         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs7_fu_724         |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |            grp_fu_475           |    0    |    0    |    0    |    66   |    67   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mux   |          tmp_37_fu_568          |    0    |    0    |    0    |    0    |    41   |
|          |           tmp_s_fu_679          |    0    |    0    |    0    |    0    |    41   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |            p_s_fu_514           |    0    |    0    |    0    |    0    |    8    |
|          |     tmp_18_cast_cast_fu_628     |    0    |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_39_fu_619          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_34_fu_730          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_41_fu_623          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_36_fu_734          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   kernel_dim_read_read_fu_146   |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_numel_read_2_read_fu_152 |    0    |    0    |    0    |    0    |    0    |
|          |    input_dim_read_read_fu_158   |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_2_read_fu_164 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_73_fu_498          |    0    |    0    |    0    |    0    |    0    |
|          |         newIndex_fu_543         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_38_fu_593          |    0    |    0    |    0    |    0    |    0    |
|          |         newIndex3_fu_654        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_704          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_76_fu_539          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_77_fu_603          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_74_fu_650          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_75_fu_714          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       newIndex_cast_fu_553      |    0    |    0    |    0    |    0    |    0    |
|          |          arrayNo_fu_565         |    0    |    0    |    0    |    0    |    0    |
|   zext   |          i_cast_fu_635          |    0    |    0    |    0    |    0    |    0    |
|          |      newIndex3_cast_fu_664      |    0    |    0    |    0    |    0    |    0    |
|          |         arrayNo8_fu_676         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    4    |    83   | 125.164 |  15633  |   9551  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| dense_14_bias_numel_s_reg_784 |   64   |
| dense_14_kernel_nume_1_reg_769|   64   |
|dense_14_output_arra_10_reg_894|    2   |
|dense_14_output_arra_11_reg_899|    2   |
|dense_14_output_arra_12_reg_904|    2   |
|dense_14_output_arra_13_reg_909|    2   |
|dense_14_output_arra_14_reg_914|    2   |
|dense_14_output_arra_15_reg_919|    2   |
|dense_14_output_arra_24_reg_802|    2   |
|dense_14_output_arra_25_reg_807|    2   |
|dense_14_output_arra_26_reg_812|    2   |
|dense_14_output_arra_27_reg_817|    2   |
|dense_14_output_arra_28_reg_822|    2   |
|dense_14_output_arra_29_reg_827|    2   |
|dense_14_output_arra_30_reg_832|    2   |
|dense_14_output_arra_31_reg_837|    2   |
| dense_14_output_arra_8_reg_884|    2   |
| dense_14_output_arra_9_reg_889|    2   |
|          i_29_reg_792         |   64   |
|          i_2_reg_346          |   64   |
|          i_30_reg_874         |   13   |
|           i_reg_357           |   13   |
|          icmp_reg_774         |    1   |
|     input_dim_read_reg_749    |   64   |
|   input_numel_read_2_reg_744  |   64   |
|    kernel_dim_read_reg_739    |   64   |
|        notlhs6_reg_930        |    1   |
|         notlhs_reg_848        |    1   |
|        notrhs7_reg_935        |    1   |
|         notrhs_reg_853        |    1   |
|  output_numel_read_2_reg_754  |   64   |
|          p_s_reg_779          |    8   |
|         tmp_16_reg_764        |   64   |
|    tmp_18_cast_cast_reg_866   |   14   |
|         tmp_35_reg_940        |    1   |
|         tmp_36_reg_945        |    1   |
|         tmp_37_reg_842        |   32   |
|         tmp_40_reg_858        |    1   |
|         tmp_74_reg_879        |    3   |
|         tmp_76_reg_797        |    3   |
|          tmp_reg_760          |    1   |
|         tmp_s_reg_924         |   32   |
+-------------------------------+--------+
|             Total             |   735  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_226       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_232       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_238       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_244       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_250       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_256       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_262       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_268       |  p0  |   4  |   2  |    8   ||    21   |
|      grp_k2c_dot_1_fu_368      |  p17 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_368      |  p18 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_368      |  p19 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_368      |  p20 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_1_fu_368      |  p21 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_1_fu_434 |  p7  |   2  |   8  |   16   ||    9    |
|    grp_k2c_bias_add_1_fu_451   |  p10 |   2  |  64  |   128  ||    9    |
|           grp_fu_475           |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   912  ||  23.228 ||   240   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   83   |   125  |  15633 |  9551  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   23   |    -   |   240  |
|  Register |    -   |    -   |    -   |   735  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   83   |   148  |  16368 |  9791  |
+-----------+--------+--------+--------+--------+--------+
