Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento --vector_source="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/Waveform1.vwf" --testbench_file="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
<<<<<<< HEAD
    Info: Processing started: Sun May 02 17:27:43 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento --vector_source="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/Waveform1.vwf" --testbench_file="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Waveform1.vwf.vht"
Info (119006): Selected device 5CEBA4F23C7 for design "Aula_Enderecamento"

" in vector source file when writing test bench files
=======
    Info: Processing started: Sun May 02 18:31:45 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento --vector_source="C:/Users/55129/Documents/7semestre/descomp/git prjeto/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/Waveform.vwf" --testbench_file="C:/Users/55129/Documents/7semestre/descomp/git prjeto/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Waveform.vwf.vht"
Info (119006): Selected device 5CEBA4F23C7 for design "Aula_Enderecamento"

nch files
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/" Aula_Enderecamento -c Aula_Enderecamento

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
<<<<<<< HEAD
    Info: Processing started: Sun May 02 17:27:45 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/" Aula_Enderecamento -c Aula_Enderecamento
=======
    Info: Processing started: Sun May 02 18:31:46 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/55129/Documents/7semestre/descomp/git prjeto/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/" Aula_Enderecamento -c Aula_Enderecamento
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
Info (119006): Selected device 5CEBA4F23C7 for design "Aula_Enderecamento"
Info (204019): Generated file Aula_Enderecamento.vho in folder "C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
<<<<<<< HEAD
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Sun May 02 17:27:46 2021
=======
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Sun May 02 18:31:47 2021
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Aula_Enderecamento.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do Aula_Enderecamento.do

Reading pref.tcl

# 2020.1

# do Aula_Enderecamento.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
<<<<<<< HEAD
# Start time: 17:27:48 on May 02,2021
=======
# Start time: 18:31:49 on May 02,2021
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
# vcom -work work Aula_Enderecamento.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components

# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity calculadora
# -- Compiling architecture structure of calculadora

<<<<<<< HEAD
# End time: 17:27:49 on May 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:49 on May 02,2021
# vcom -work work Waveform1.vwf.vht 

=======
# End time: 18:31:49 on May 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:49 on May 02,2021
# vcom -work work Waveform.vwf.vht 
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calculadora_vhd_vec_tst
# -- Compiling architecture calculadora_arch of calculadora_vhd_vec_tst
<<<<<<< HEAD
# End time: 17:27:49 on May 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.calculadora_vhd_vec_tst 
# Start time: 17:27:49 on May 02,2021
=======
# End time: 18:31:49 on May 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.calculadora_vhd_vec_tst 
# Start time: 18:31:49 on May 02,2021
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.calculadora_vhd_vec_tst(calculadora_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.calculadora(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
<<<<<<< HEAD
# ** Warning: Design size of 32286 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# End time: 17:27:50 on May 02,2021, Elapsed time: 0:00:01
=======
# ** Warning: Design size of 17861 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# End time: 18:31:50 on May 02,2021, Elapsed time: 0:00:01
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/Waveform1.vwf...

Reading C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Aula_Enderecamento.msim.vcd...

Processing channel transitions... 

<<<<<<< HEAD
Writing the resulting VWF to C:/Users/Joao/OneDrive - Insper - Institudo de Ensino e Pesquisa/7/DesComp/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Aula_Enderecamento_20210502172750.sim.vwf
=======
Writing the resulting VWF to C:/Users/55129/Documents/7semestre/descomp/git prjeto/DesignDeComputadores/Aula_Enderecamento_v2021s1 (1)_restored/simulation/qsim/Aula_Enderecamento_20210502183150.sim.vwf
>>>>>>> 9b878947d680cd8d2ed93e8ae19d24164df842b0

Finished VCD to VWF conversion.

Completed successfully. 

All completed.