$date
	Tue Aug 19 15:16:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 11 % stream [10:0] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var parameter 2 ' S_A $end
$var parameter 2 ( S_B $end
$var parameter 2 ) S_C $end
$var parameter 2 * S_D $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$var reg 1 ! y $end
$var reg 1 - y_next $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
0-
bx ,
b0 +
bx &
bx %
1$
0#
0"
x!
$end
#5000
0!
b0 ,
1"
#10000
0"
#15000
0$
1"
#20000
0"
#25000
b1 +
1#
b1010 &
b11011011101 %
1"
#30000
0"
#35000
b10 +
b1 ,
b1001 &
1"
#40000
0"
#45000
b10 ,
b0 +
0#
b1000 &
1"
#50000
0"
#55000
b0 ,
b1 +
1#
b111 &
1"
#60000
0"
#65000
b10 +
b1 ,
b110 &
1"
#70000
0"
#75000
b10 ,
b0 +
0#
b101 &
1"
#80000
0"
#85000
b0 ,
b1 +
1#
b100 &
1"
#90000
0"
#95000
b10 +
b1 ,
b11 &
1"
#100000
0"
#105000
b11 +
b10 ,
b10 &
1"
#110000
0"
#115000
b11 ,
b0 +
0#
b1 &
1"
#120000
0"
#125000
b0 ,
0-
b1 +
1#
b0 &
1"
#130000
0"
#135000
b1 ,
b0 +
0#
b11111111111111111111111111111111 &
1"
#140000
0"
#145000
b0 ,
1"
#150000
0"
#155000
1"
