
rfid_citac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08004bf4  08004bf4  00014bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eb4  08004eb4  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08004eb4  08004eb4  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004eb4  08004eb4  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eb4  08004eb4  00014eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004eb8  08004eb8  00014eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08004ebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a0  2**0
                  CONTENTS
 10 .bss          00000254  200000a0  200000a0  000200a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002f4  200002f4  000200a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000a7d7  00000000  00000000  00020113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d89  00000000  00000000  0002a8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000868  00000000  00000000  0002c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000656  00000000  00000000  0002cee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001cfa6  00000000  00000000  0002d536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000cec5  00000000  00000000  0004a4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a5b52  00000000  00000000  000573a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002c24  00000000  00000000  000fcef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000ffb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bdc 	.word	0x08004bdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	08004bdc 	.word	0x08004bdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b088      	sub	sp, #32
 8000284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	f107 030c 	add.w	r3, r7, #12
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000296:	4b25      	ldr	r3, [pc, #148]	; (800032c <MX_GPIO_Init+0xac>)
 8000298:	695b      	ldr	r3, [r3, #20]
 800029a:	4a24      	ldr	r2, [pc, #144]	; (800032c <MX_GPIO_Init+0xac>)
 800029c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002a0:	6153      	str	r3, [r2, #20]
 80002a2:	4b22      	ldr	r3, [pc, #136]	; (800032c <MX_GPIO_Init+0xac>)
 80002a4:	695b      	ldr	r3, [r3, #20]
 80002a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002aa:	60bb      	str	r3, [r7, #8]
 80002ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ae:	4b1f      	ldr	r3, [pc, #124]	; (800032c <MX_GPIO_Init+0xac>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	4a1e      	ldr	r2, [pc, #120]	; (800032c <MX_GPIO_Init+0xac>)
 80002b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002b8:	6153      	str	r3, [r2, #20]
 80002ba:	4b1c      	ldr	r3, [pc, #112]	; (800032c <MX_GPIO_Init+0xac>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002c2:	607b      	str	r3, [r7, #4]
 80002c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CD_CS_GPIO_Port, CD_CS_Pin, GPIO_PIN_RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	2101      	movs	r1, #1
 80002ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002ce:	f000 ff11 	bl	80010f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80002d2:	2201      	movs	r2, #1
 80002d4:	2110      	movs	r1, #16
 80002d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002da:	f000 ff0b 	bl	80010f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPLAY_CS_Pin|DISPLAY_CD_Pin|DISPLAY_RESET_Pin, GPIO_PIN_RESET);
 80002de:	2200      	movs	r2, #0
 80002e0:	21e0      	movs	r1, #224	; 0xe0
 80002e2:	4813      	ldr	r0, [pc, #76]	; (8000330 <MX_GPIO_Init+0xb0>)
 80002e4:	f000 ff06 	bl	80010f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PA4 */
  GPIO_InitStruct.Pin = CD_CS_Pin|GPIO_PIN_4;
 80002e8:	2311      	movs	r3, #17
 80002ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ec:	2301      	movs	r3, #1
 80002ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	2300      	movs	r3, #0
 80002f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f4:	2300      	movs	r3, #0
 80002f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f8:	f107 030c 	add.w	r3, r7, #12
 80002fc:	4619      	mov	r1, r3
 80002fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000302:	f000 fd85 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DISPLAY_CS_Pin|DISPLAY_CD_Pin|DISPLAY_RESET_Pin;
 8000306:	23e0      	movs	r3, #224	; 0xe0
 8000308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800030a:	2301      	movs	r3, #1
 800030c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000312:	2303      	movs	r3, #3
 8000314:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000316:	f107 030c 	add.w	r3, r7, #12
 800031a:	4619      	mov	r1, r3
 800031c:	4804      	ldr	r0, [pc, #16]	; (8000330 <MX_GPIO_Init+0xb0>)
 800031e:	f000 fd77 	bl	8000e10 <HAL_GPIO_Init>

}
 8000322:	bf00      	nop
 8000324:	3720      	adds	r7, #32
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000
 8000330:	48000400 	.word	0x48000400

08000334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b086      	sub	sp, #24
 8000338:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800033a:	f000 fbf9 	bl	8000b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800033e:	f000 f84b 	bl	80003d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000342:	f7ff ff9d 	bl	8000280 <MX_GPIO_Init>
  MX_RTC_Init();
 8000346:	f000 f9b1 	bl	80006ac <MX_RTC_Init>
  MX_USART2_UART_Init();
 800034a:	f000 fb55 	bl	80009f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_RTC_GetTime(&hrtc, &curTime, RTC_FORMAT_BCD);  // Replace rtclock.breakTime(rtclock.now(), &curTime);
 800034e:	2201      	movs	r2, #1
 8000350:	491f      	ldr	r1, [pc, #124]	; (80003d0 <main+0x9c>)
 8000352:	4820      	ldr	r0, [pc, #128]	; (80003d4 <main+0xa0>)
 8000354:	f002 fb9d 	bl	8002a92 <HAL_RTC_GetTime>
  RTC_DateTypeDef sDate;
  RTC_TimeTypeDef sTime;

  sDate.Year = 0x23; // Set the year (e.g., 2023 - 2000)
 8000358:	2323      	movs	r3, #35	; 0x23
 800035a:	75fb      	strb	r3, [r7, #23]
  sDate.Month = RTC_MONTH_JANUARY;
 800035c:	2301      	movs	r3, #1
 800035e:	757b      	strb	r3, [r7, #21]
  sDate.Date = 0x1;
 8000360:	2301      	movs	r3, #1
 8000362:	75bb      	strb	r3, [r7, #22]
  sTime.Hours = 0x12;
 8000364:	2312      	movs	r3, #18
 8000366:	703b      	strb	r3, [r7, #0]
  sTime.Minutes = 0x00;
 8000368:	2300      	movs	r3, #0
 800036a:	707b      	strb	r3, [r7, #1]
  sTime.Seconds = 0x00;
 800036c:	2300      	movs	r3, #0
 800036e:	70bb      	strb	r3, [r7, #2]

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8000370:	463b      	mov	r3, r7
 8000372:	2201      	movs	r2, #1
 8000374:	4619      	mov	r1, r3
 8000376:	4817      	ldr	r0, [pc, #92]	; (80003d4 <main+0xa0>)
 8000378:	f002 fb8b 	bl	8002a92 <HAL_RTC_GetTime>
  if (sDate.Year + 2000 < 2019)
 800037c:	7dfb      	ldrb	r3, [r7, #23]
 800037e:	2b12      	cmp	r3, #18
 8000380:	d806      	bhi.n	8000390 <main+0x5c>
  {
      setBuildTime(&sDate, &sTime);
 8000382:	463a      	mov	r2, r7
 8000384:	f107 0314 	add.w	r3, r7, #20
 8000388:	4611      	mov	r1, r2
 800038a:	4618      	mov	r0, r3
 800038c:	f000 f87a 	bl	8000484 <setBuildTime>
  }

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000390:	463b      	mov	r3, r7
 8000392:	2201      	movs	r2, #1
 8000394:	4619      	mov	r1, r3
 8000396:	480f      	ldr	r0, [pc, #60]	; (80003d4 <main+0xa0>)
 8000398:	f002 fae1 	bl	800295e <HAL_RTC_SetTime>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <main+0x72>
  {
    Error_Handler();
 80003a2:	f000 f97d 	bl	80006a0 <Error_Handler>
  }

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80003a6:	f107 0314 	add.w	r3, r7, #20
 80003aa:	2201      	movs	r2, #1
 80003ac:	4619      	mov	r1, r3
 80003ae:	4809      	ldr	r0, [pc, #36]	; (80003d4 <main+0xa0>)
 80003b0:	f002 fbcd 	bl	8002b4e <HAL_RTC_SetDate>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <main+0x8a>
  {
    Error_Handler();
 80003ba:	f000 f971 	bl	80006a0 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  	  showClock(1);
 80003be:	2001      	movs	r0, #1
 80003c0:	f000 f924 	bl	800060c <showClock>
	  	  HAL_Delay(1000);
 80003c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003c8:	f000 fc18 	bl	8000bfc <HAL_Delay>
	  	  showClock(1);
 80003cc:	e7f7      	b.n	80003be <main+0x8a>
 80003ce:	bf00      	nop
 80003d0:	20000144 	.word	0x20000144
 80003d4:	20000180 	.word	0x20000180

080003d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b096      	sub	sp, #88	; 0x58
 80003dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80003e2:	2228      	movs	r2, #40	; 0x28
 80003e4:	2100      	movs	r1, #0
 80003e6:	4618      	mov	r0, r3
 80003e8:	f003 fb2f 	bl	8003a4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ec:	f107 031c 	add.w	r3, r7, #28
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
 8000408:	611a      	str	r2, [r3, #16]
 800040a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800040c:	230a      	movs	r3, #10
 800040e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000410:	2301      	movs	r3, #1
 8000412:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000414:	2310      	movs	r3, #16
 8000416:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000418:	2301      	movs	r3, #1
 800041a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800041c:	2300      	movs	r3, #0
 800041e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000420:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000424:	4618      	mov	r0, r3
 8000426:	f000 fe7d 	bl	8001124 <HAL_RCC_OscConfig>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000430:	f000 f936 	bl	80006a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000434:	230f      	movs	r3, #15
 8000436:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000438:	2300      	movs	r3, #0
 800043a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800043c:	2300      	movs	r3, #0
 800043e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000440:	2300      	movs	r3, #0
 8000442:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000448:	f107 031c 	add.w	r3, r7, #28
 800044c:	2100      	movs	r1, #0
 800044e:	4618      	mov	r0, r3
 8000450:	f001 fea6 	bl	80021a0 <HAL_RCC_ClockConfig>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800045a:	f000 f921 	bl	80006a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800045e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000462:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000468:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800046a:	1d3b      	adds	r3, r7, #4
 800046c:	4618      	mov	r0, r3
 800046e:	f002 f8cd 	bl	800260c <HAL_RCCEx_PeriphCLKConfig>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000478:	f000 f912 	bl	80006a0 <Error_Handler>
  }
}
 800047c:	bf00      	nop
 800047e:	3758      	adds	r7, #88	; 0x58
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <setBuildTime>:

/* USER CODE BEGIN 4 */


void setBuildTime(RTC_DateTypeDef *date, RTC_TimeTypeDef *time)
{
 8000484:	b5b0      	push	{r4, r5, r7, lr}
 8000486:	b08a      	sub	sp, #40	; 0x28
 8000488:	af06      	add	r7, sp, #24
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	6039      	str	r1, [r7, #0]
    // Timestamp format: "Mar 3 2019 12:34:56"
    snprintf(bld, 40, "%s %s\n", __DATE__, __TIME__);
 800048e:	4b47      	ldr	r3, [pc, #284]	; (80005ac <setBuildTime+0x128>)
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	4b47      	ldr	r3, [pc, #284]	; (80005b0 <setBuildTime+0x12c>)
 8000494:	4a47      	ldr	r2, [pc, #284]	; (80005b4 <setBuildTime+0x130>)
 8000496:	2128      	movs	r1, #40	; 0x28
 8000498:	4847      	ldr	r0, [pc, #284]	; (80005b8 <setBuildTime+0x134>)
 800049a:	f003 fa5f 	bl	800395c <sniprintf>
    char *token = strtok(bld, delim);
 800049e:	4b47      	ldr	r3, [pc, #284]	; (80005bc <setBuildTime+0x138>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4619      	mov	r1, r3
 80004a4:	4844      	ldr	r0, [pc, #272]	; (80005b8 <setBuildTime+0x134>)
 80004a6:	f003 faeb 	bl	8003a80 <strtok>
 80004aa:	60f8      	str	r0, [r7, #12]
    while (token)
 80004ac:	e059      	b.n	8000562 <setBuildTime+0xde>
    {
        int m = str2month((const char *)token);
 80004ae:	68f8      	ldr	r0, [r7, #12]
 80004b0:	f000 f888 	bl	80005c4 <str2month>
 80004b4:	60b8      	str	r0, [r7, #8]
        if (m > 0)
 80004b6:	68bb      	ldr	r3, [r7, #8]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	dd4b      	ble.n	8000554 <setBuildTime+0xd0>
        {
            date->Month = m;
 80004bc:	68bb      	ldr	r3, [r7, #8]
 80004be:	b2da      	uxtb	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	705a      	strb	r2, [r3, #1]
            token = strtok(NULL, delim);
 80004c4:	4b3d      	ldr	r3, [pc, #244]	; (80005bc <setBuildTime+0x138>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4619      	mov	r1, r3
 80004ca:	2000      	movs	r0, #0
 80004cc:	f003 fad8 	bl	8003a80 <strtok>
 80004d0:	60f8      	str	r0, [r7, #12]
            date->Date = atoi(token);
 80004d2:	68f8      	ldr	r0, [r7, #12]
 80004d4:	f003 f8ef 	bl	80036b6 <atoi>
 80004d8:	4603      	mov	r3, r0
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	709a      	strb	r2, [r3, #2]
            token = strtok(NULL, delim);
 80004e0:	4b36      	ldr	r3, [pc, #216]	; (80005bc <setBuildTime+0x138>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4619      	mov	r1, r3
 80004e6:	2000      	movs	r0, #0
 80004e8:	f003 faca 	bl	8003a80 <strtok>
 80004ec:	60f8      	str	r0, [r7, #12]
            date->Year = atoi(token) - 2000; // Assuming it's a two-digit year representation
 80004ee:	68f8      	ldr	r0, [r7, #12]
 80004f0:	f003 f8e1 	bl	80036b6 <atoi>
 80004f4:	4603      	mov	r3, r0
 80004f6:	b2db      	uxtb	r3, r3
 80004f8:	3330      	adds	r3, #48	; 0x30
 80004fa:	b2da      	uxtb	r2, r3
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	70da      	strb	r2, [r3, #3]
            token = strtok(NULL, delim);
 8000500:	4b2e      	ldr	r3, [pc, #184]	; (80005bc <setBuildTime+0x138>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4619      	mov	r1, r3
 8000506:	2000      	movs	r0, #0
 8000508:	f003 faba 	bl	8003a80 <strtok>
 800050c:	60f8      	str	r0, [r7, #12]
            time->Hours = atoi(token);
 800050e:	68f8      	ldr	r0, [r7, #12]
 8000510:	f003 f8d1 	bl	80036b6 <atoi>
 8000514:	4603      	mov	r3, r0
 8000516:	b2da      	uxtb	r2, r3
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	701a      	strb	r2, [r3, #0]
            token = strtok(NULL, delim);
 800051c:	4b27      	ldr	r3, [pc, #156]	; (80005bc <setBuildTime+0x138>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4619      	mov	r1, r3
 8000522:	2000      	movs	r0, #0
 8000524:	f003 faac 	bl	8003a80 <strtok>
 8000528:	60f8      	str	r0, [r7, #12]
            time->Minutes = atoi(token);
 800052a:	68f8      	ldr	r0, [r7, #12]
 800052c:	f003 f8c3 	bl	80036b6 <atoi>
 8000530:	4603      	mov	r3, r0
 8000532:	b2da      	uxtb	r2, r3
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	705a      	strb	r2, [r3, #1]
            token = strtok(NULL, delim);
 8000538:	4b20      	ldr	r3, [pc, #128]	; (80005bc <setBuildTime+0x138>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	2000      	movs	r0, #0
 8000540:	f003 fa9e 	bl	8003a80 <strtok>
 8000544:	60f8      	str	r0, [r7, #12]
            time->Seconds = atoi(token);
 8000546:	68f8      	ldr	r0, [r7, #12]
 8000548:	f003 f8b5 	bl	80036b6 <atoi>
 800054c:	4603      	mov	r3, r0
 800054e:	b2da      	uxtb	r2, r3
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	709a      	strb	r2, [r3, #2]
        }
        token = strtok(NULL, delim);
 8000554:	4b19      	ldr	r3, [pc, #100]	; (80005bc <setBuildTime+0x138>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4619      	mov	r1, r3
 800055a:	2000      	movs	r0, #0
 800055c:	f003 fa90 	bl	8003a80 <strtok>
 8000560:	60f8      	str	r0, [r7, #12]
    while (token)
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1a2      	bne.n	80004ae <setBuildTime+0x2a>
    }
    snprintf(bld, 40, "Build: %02d-%02d-%02d %02d:%02d:%02d\n", date->Year + 2000, date->Month, date->Date, time->Hours, time->Minutes, time->Seconds);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	78db      	ldrb	r3, [r3, #3]
 800056c:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	785b      	ldrb	r3, [r3, #1]
 8000574:	4619      	mov	r1, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	789b      	ldrb	r3, [r3, #2]
 800057a:	4618      	mov	r0, r3
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	461c      	mov	r4, r3
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	785b      	ldrb	r3, [r3, #1]
 8000586:	461d      	mov	r5, r3
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	789b      	ldrb	r3, [r3, #2]
 800058c:	9304      	str	r3, [sp, #16]
 800058e:	9503      	str	r5, [sp, #12]
 8000590:	9402      	str	r4, [sp, #8]
 8000592:	9001      	str	r0, [sp, #4]
 8000594:	9100      	str	r1, [sp, #0]
 8000596:	4613      	mov	r3, r2
 8000598:	4a09      	ldr	r2, [pc, #36]	; (80005c0 <setBuildTime+0x13c>)
 800059a:	2128      	movs	r1, #40	; 0x28
 800059c:	4806      	ldr	r0, [pc, #24]	; (80005b8 <setBuildTime+0x134>)
 800059e:	f003 f9dd 	bl	800395c <sniprintf>
    // Output to serial or logging mechanism of your choice
}
 80005a2:	bf00      	nop
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bdb0      	pop	{r4, r5, r7, pc}
 80005aa:	bf00      	nop
 80005ac:	08004c40 	.word	0x08004c40
 80005b0:	08004c2c 	.word	0x08004c2c
 80005b4:	08004c38 	.word	0x08004c38
 80005b8:	20000158 	.word	0x20000158
 80005bc:	20000034 	.word	0x20000034
 80005c0:	08004c4c 	.word	0x08004c4c

080005c4 <str2month>:

int str2month(const char *str) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 12; ++i) {
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e011      	b.n	80005f6 <str2month+0x32>
        if (strncmp(str, months[i], 3) == 0) {
 80005d2:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <str2month+0x44>)
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005da:	2203      	movs	r2, #3
 80005dc:	4619      	mov	r1, r3
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f003 fa3b 	bl	8003a5a <strncmp>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d102      	bne.n	80005f0 <str2month+0x2c>
            return i + 1;  // Months are 1-based in the RTC_DateTypeDef structure
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	3301      	adds	r3, #1
 80005ee:	e007      	b.n	8000600 <str2month+0x3c>
    for (int i = 0; i < 12; ++i) {
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	3301      	adds	r3, #1
 80005f4:	60fb      	str	r3, [r7, #12]
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	2b0b      	cmp	r3, #11
 80005fa:	ddea      	ble.n	80005d2 <str2month+0xe>
        }
    }
    return -1;  // Invalid month
 80005fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000000 	.word	0x20000000

0800060c <showClock>:



void showClock(int seconds)
{
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	b095      	sub	sp, #84	; 0x54
 8000610:	af06      	add	r7, sp, #24
 8000612:	6078      	str	r0, [r7, #4]
  RTC_DateTypeDef curDate;
  char timeString[40];

  HAL_RTC_GetTime(&hrtc, &curTime, RTC_FORMAT_BIN);
 8000614:	2200      	movs	r2, #0
 8000616:	491e      	ldr	r1, [pc, #120]	; (8000690 <showClock+0x84>)
 8000618:	481e      	ldr	r0, [pc, #120]	; (8000694 <showClock+0x88>)
 800061a:	f002 fa3a 	bl	8002a92 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &curDate, RTC_FORMAT_BIN);
 800061e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000622:	2200      	movs	r2, #0
 8000624:	4619      	mov	r1, r3
 8000626:	481b      	ldr	r0, [pc, #108]	; (8000694 <showClock+0x88>)
 8000628:	f002 fb15 	bl	8002c56 <HAL_RTC_GetDate>

  // Format the time and date information
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
           curTime.Hours, curTime.Minutes, curTime.Seconds,
 800062c:	4b18      	ldr	r3, [pc, #96]	; (8000690 <showClock+0x84>)
 800062e:	781b      	ldrb	r3, [r3, #0]
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 8000630:	461e      	mov	r6, r3
           curTime.Hours, curTime.Minutes, curTime.Seconds,
 8000632:	4b17      	ldr	r3, [pc, #92]	; (8000690 <showClock+0x84>)
 8000634:	785b      	ldrb	r3, [r3, #1]
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 8000636:	461a      	mov	r2, r3
           curTime.Hours, curTime.Minutes, curTime.Seconds,
 8000638:	4b15      	ldr	r3, [pc, #84]	; (8000690 <showClock+0x84>)
 800063a:	789b      	ldrb	r3, [r3, #2]
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 800063c:	4619      	mov	r1, r3
           curDate.Date, curDate.Month, curDate.Year + 2000);
 800063e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 8000642:	461c      	mov	r4, r3
           curDate.Date, curDate.Month, curDate.Year + 2000);
 8000644:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 8000648:	461d      	mov	r5, r3
           curDate.Date, curDate.Month, curDate.Year + 2000);
 800064a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  snprintf(timeString, sizeof(timeString), "%02d:%02d:%02d, %02d-%02d-%02d\r\n",
 800064e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000652:	f107 000c 	add.w	r0, r7, #12
 8000656:	9304      	str	r3, [sp, #16]
 8000658:	9503      	str	r5, [sp, #12]
 800065a:	9402      	str	r4, [sp, #8]
 800065c:	9101      	str	r1, [sp, #4]
 800065e:	9200      	str	r2, [sp, #0]
 8000660:	4633      	mov	r3, r6
 8000662:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <showClock+0x8c>)
 8000664:	2128      	movs	r1, #40	; 0x28
 8000666:	f003 f979 	bl	800395c <sniprintf>

  // Print the time and date to UART
  HAL_UART_Transmit(&huart2, (uint8_t *)timeString, strlen(timeString), HAL_MAX_DELAY);
 800066a:	f107 030c 	add.w	r3, r7, #12
 800066e:	4618      	mov	r0, r3
 8000670:	f7ff fdae 	bl	80001d0 <strlen>
 8000674:	4603      	mov	r3, r0
 8000676:	b29a      	uxth	r2, r3
 8000678:	f107 010c 	add.w	r1, r7, #12
 800067c:	f04f 33ff 	mov.w	r3, #4294967295
 8000680:	4806      	ldr	r0, [pc, #24]	; (800069c <showClock+0x90>)
 8000682:	f002 fc43 	bl	8002f0c <HAL_UART_Transmit>
}
 8000686:	bf00      	nop
 8000688:	373c      	adds	r7, #60	; 0x3c
 800068a:	46bd      	mov	sp, r7
 800068c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800068e:	bf00      	nop
 8000690:	20000144 	.word	0x20000144
 8000694:	20000180 	.word	0x20000180
 8000698:	08004c74 	.word	0x08004c74
 800069c:	200000bc 	.word	0x200000bc

080006a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a4:	b672      	cpsid	i
}
 80006a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <Error_Handler+0x8>
	...

080006ac <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b086      	sub	sp, #24
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006c0:	2300      	movs	r3, #0
 80006c2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006c4:	4b24      	ldr	r3, [pc, #144]	; (8000758 <MX_RTC_Init+0xac>)
 80006c6:	4a25      	ldr	r2, [pc, #148]	; (800075c <MX_RTC_Init+0xb0>)
 80006c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006ca:	4b23      	ldr	r3, [pc, #140]	; (8000758 <MX_RTC_Init+0xac>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006d0:	4b21      	ldr	r3, [pc, #132]	; (8000758 <MX_RTC_Init+0xac>)
 80006d2:	227f      	movs	r2, #127	; 0x7f
 80006d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006d6:	4b20      	ldr	r3, [pc, #128]	; (8000758 <MX_RTC_Init+0xac>)
 80006d8:	22ff      	movs	r2, #255	; 0xff
 80006da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006dc:	4b1e      	ldr	r3, [pc, #120]	; (8000758 <MX_RTC_Init+0xac>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006e2:	4b1d      	ldr	r3, [pc, #116]	; (8000758 <MX_RTC_Init+0xac>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	; (8000758 <MX_RTC_Init+0xac>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006ee:	481a      	ldr	r0, [pc, #104]	; (8000758 <MX_RTC_Init+0xac>)
 80006f0:	f002 f8b2 	bl	8002858 <HAL_RTC_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80006fa:	f7ff ffd1 	bl	80006a0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 80006fe:	2323      	movs	r3, #35	; 0x23
 8000700:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 8000702:	2359      	movs	r3, #89	; 0x59
 8000704:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x59;
 8000706:	2359      	movs	r3, #89	; 0x59
 8000708:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	480f      	ldr	r0, [pc, #60]	; (8000758 <MX_RTC_Init+0xac>)
 800071a:	f002 f920 	bl	800295e <HAL_RTC_SetTime>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000724:	f7ff ffbc 	bl	80006a0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000728:	2301      	movs	r3, #1
 800072a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800072c:	2301      	movs	r3, #1
 800072e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000730:	2301      	movs	r3, #1
 8000732:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000734:	2300      	movs	r3, #0
 8000736:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000738:	463b      	mov	r3, r7
 800073a:	2201      	movs	r2, #1
 800073c:	4619      	mov	r1, r3
 800073e:	4806      	ldr	r0, [pc, #24]	; (8000758 <MX_RTC_Init+0xac>)
 8000740:	f002 fa05 	bl	8002b4e <HAL_RTC_SetDate>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800074a:	f7ff ffa9 	bl	80006a0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000180 	.word	0x20000180
 800075c:	40002800 	.word	0x40002800

08000760 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a0d      	ldr	r2, [pc, #52]	; (80007a4 <HAL_RTC_MspInit+0x44>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d111      	bne.n	8000796 <HAL_RTC_MspInit+0x36>
 8000772:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000776:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	fa93 f3a3 	rbit	r3, r3
 800077e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000780:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000782:	fab3 f383 	clz	r3, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	461a      	mov	r2, r3
 800078a:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <HAL_RTC_MspInit+0x48>)
 800078c:	4413      	add	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	461a      	mov	r2, r3
 8000792:	2301      	movs	r3, #1
 8000794:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40002800 	.word	0x40002800
 80007a8:	10908100 	.word	0x10908100

080007ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b2:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <HAL_MspInit+0x44>)
 80007b4:	699b      	ldr	r3, [r3, #24]
 80007b6:	4a0e      	ldr	r2, [pc, #56]	; (80007f0 <HAL_MspInit+0x44>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6193      	str	r3, [r2, #24]
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <HAL_MspInit+0x44>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <HAL_MspInit+0x44>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	4a08      	ldr	r2, [pc, #32]	; (80007f0 <HAL_MspInit+0x44>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	61d3      	str	r3, [r2, #28]
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <HAL_MspInit+0x44>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f8:	e7fe      	b.n	80007f8 <NMI_Handler+0x4>

080007fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007fa:	b480      	push	{r7}
 80007fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fe:	e7fe      	b.n	80007fe <HardFault_Handler+0x4>

08000800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000804:	e7fe      	b.n	8000804 <MemManage_Handler+0x4>

08000806 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000806:	b480      	push	{r7}
 8000808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800080a:	e7fe      	b.n	800080a <BusFault_Handler+0x4>

0800080c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000810:	e7fe      	b.n	8000810 <UsageFault_Handler+0x4>

08000812 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000812:	b480      	push	{r7}
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000816:	bf00      	nop
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000840:	f000 f9bc 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}

08000848 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return 1;
 800084c:	2301      	movs	r3, #1
}
 800084e:	4618      	mov	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <_kill>:

int _kill(int pid, int sig)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000862:	f003 f9af 	bl	8003bc4 <__errno>
 8000866:	4603      	mov	r3, r0
 8000868:	2216      	movs	r2, #22
 800086a:	601a      	str	r2, [r3, #0]
  return -1;
 800086c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <_exit>:

void _exit (int status)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000880:	f04f 31ff 	mov.w	r1, #4294967295
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ffe7 	bl	8000858 <_kill>
  while (1) {}    /* Make sure we hang here */
 800088a:	e7fe      	b.n	800088a <_exit+0x12>

0800088c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
 800089c:	e00a      	b.n	80008b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800089e:	f3af 8000 	nop.w
 80008a2:	4601      	mov	r1, r0
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	1c5a      	adds	r2, r3, #1
 80008a8:	60ba      	str	r2, [r7, #8]
 80008aa:	b2ca      	uxtb	r2, r1
 80008ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	3301      	adds	r3, #1
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	697a      	ldr	r2, [r7, #20]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	dbf0      	blt.n	800089e <_read+0x12>
  }

  return len;
 80008bc:	687b      	ldr	r3, [r7, #4]
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]
 80008d6:	e009      	b.n	80008ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	1c5a      	adds	r2, r3, #1
 80008dc:	60ba      	str	r2, [r7, #8]
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	3301      	adds	r3, #1
 80008ea:	617b      	str	r3, [r7, #20]
 80008ec:	697a      	ldr	r2, [r7, #20]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	dbf1      	blt.n	80008d8 <_write+0x12>
  }
  return len;
 80008f4:	687b      	ldr	r3, [r7, #4]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3718      	adds	r7, #24
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <_close>:

int _close(int file)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000916:	b480      	push	{r7}
 8000918:	b083      	sub	sp, #12
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
 800091e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000926:	605a      	str	r2, [r3, #4]
  return 0;
 8000928:	2300      	movs	r3, #0
}
 800092a:	4618      	mov	r0, r3
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr

08000936 <_isatty>:

int _isatty(int file)
{
 8000936:	b480      	push	{r7}
 8000938:	b083      	sub	sp, #12
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800093e:	2301      	movs	r3, #1
}
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
	...

08000968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000970:	4a14      	ldr	r2, [pc, #80]	; (80009c4 <_sbrk+0x5c>)
 8000972:	4b15      	ldr	r3, [pc, #84]	; (80009c8 <_sbrk+0x60>)
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800097c:	4b13      	ldr	r3, [pc, #76]	; (80009cc <_sbrk+0x64>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d102      	bne.n	800098a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000984:	4b11      	ldr	r3, [pc, #68]	; (80009cc <_sbrk+0x64>)
 8000986:	4a12      	ldr	r2, [pc, #72]	; (80009d0 <_sbrk+0x68>)
 8000988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800098a:	4b10      	ldr	r3, [pc, #64]	; (80009cc <_sbrk+0x64>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4413      	add	r3, r2
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	429a      	cmp	r2, r3
 8000996:	d207      	bcs.n	80009a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000998:	f003 f914 	bl	8003bc4 <__errno>
 800099c:	4603      	mov	r3, r0
 800099e:	220c      	movs	r2, #12
 80009a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
 80009a6:	e009      	b.n	80009bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009a8:	4b08      	ldr	r3, [pc, #32]	; (80009cc <_sbrk+0x64>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ae:	4b07      	ldr	r3, [pc, #28]	; (80009cc <_sbrk+0x64>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	4a05      	ldr	r2, [pc, #20]	; (80009cc <_sbrk+0x64>)
 80009b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20003000 	.word	0x20003000
 80009c8:	00000400 	.word	0x00000400
 80009cc:	200001a0 	.word	0x200001a0
 80009d0:	200002f8 	.word	0x200002f8

080009d4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <SystemInit+0x20>)
 80009da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009de:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <SystemInit+0x20>)
 80009e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <MX_USART2_UART_Init>:
extern UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009fc:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 80009fe:	4a15      	ldr	r2, [pc, #84]	; (8000a54 <MX_USART2_UART_Init+0x5c>)
 8000a00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a02:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a1e:	220c      	movs	r2, #12
 8000a20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a22:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a28:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a34:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a3a:	4805      	ldr	r0, [pc, #20]	; (8000a50 <MX_USART2_UART_Init+0x58>)
 8000a3c:	f002 fa18 	bl	8002e70 <HAL_UART_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a46:	f7ff fe2b 	bl	80006a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000bc 	.word	0x200000bc
 8000a54:	40004400 	.word	0x40004400

08000a58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	; 0x28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
 8000a6e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a17      	ldr	r2, [pc, #92]	; (8000ad4 <HAL_UART_MspInit+0x7c>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d128      	bne.n	8000acc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a7a:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	4a16      	ldr	r2, [pc, #88]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a84:	61d3      	str	r3, [r2, #28]
 8000a86:	4b14      	ldr	r3, [pc, #80]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000a94:	695b      	ldr	r3, [r3, #20]
 8000a96:	4a10      	ldr	r2, [pc, #64]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a9c:	6153      	str	r3, [r2, #20]
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <HAL_UART_MspInit+0x80>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aaa:	230c      	movs	r3, #12
 8000aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aba:	2307      	movs	r3, #7
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac8:	f000 f9a2 	bl	8000e10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000acc:	bf00      	nop
 8000ace:	3728      	adds	r7, #40	; 0x28
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40021000 	.word	0x40021000

08000adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b14 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae0:	f7ff ff78 	bl	80009d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae4:	480c      	ldr	r0, [pc, #48]	; (8000b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ae6:	490d      	ldr	r1, [pc, #52]	; (8000b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <LoopForever+0xe>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000afc:	4c0a      	ldr	r4, [pc, #40]	; (8000b28 <LoopForever+0x16>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f003 f861 	bl	8003bd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b0e:	f7ff fc11 	bl	8000334 <main>

08000b12 <LoopForever>:

LoopForever:
    b LoopForever
 8000b12:	e7fe      	b.n	8000b12 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b14:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b1c:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8000b20:	08004ebc 	.word	0x08004ebc
  ldr r2, =_sbss
 8000b24:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8000b28:	200002f4 	.word	0x200002f4

08000b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC1_2_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <HAL_Init+0x28>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <HAL_Init+0x28>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 f931 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	200f      	movs	r0, #15
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fe2e 	bl	80007ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40022000 	.word	0x40022000

08000b5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 f93b 	bl	8000df6 <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f000 f911 	bl	8000dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	; (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000038 	.word	0x20000038
 8000bb4:	20000040 	.word	0x20000040
 8000bb8:	2000003c 	.word	0x2000003c

08000bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <HAL_IncTick+0x20>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_IncTick+0x24>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a04      	ldr	r2, [pc, #16]	; (8000be0 <HAL_IncTick+0x24>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	20000040 	.word	0x20000040
 8000be0:	200001a4 	.word	0x200001a4

08000be4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200001a4 	.word	0x200001a4

08000bfc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c04:	f7ff ffee 	bl	8000be4 <HAL_GetTick>
 8000c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c14:	d005      	beq.n	8000c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <HAL_Delay+0x44>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c22:	bf00      	nop
 8000c24:	f7ff ffde 	bl	8000be4 <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d8f7      	bhi.n	8000c24 <HAL_Delay+0x28>
  {
  }
}
 8000c34:	bf00      	nop
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000040 	.word	0x20000040

08000c44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5a:	68ba      	ldr	r2, [r7, #8]
 8000c5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c60:	4013      	ands	r3, r2
 8000c62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c76:	4a04      	ldr	r2, [pc, #16]	; (8000c88 <__NVIC_SetPriorityGrouping+0x44>)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	60d3      	str	r3, [r2, #12]
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c90:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <__NVIC_GetPriorityGrouping+0x18>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	f003 0307 	and.w	r3, r3, #7
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db0a      	blt.n	8000cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	490c      	ldr	r1, [pc, #48]	; (8000cf4 <__NVIC_SetPriority+0x4c>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	440b      	add	r3, r1
 8000ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd0:	e00a      	b.n	8000ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4908      	ldr	r1, [pc, #32]	; (8000cf8 <__NVIC_SetPriority+0x50>)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 030f 	and.w	r3, r3, #15
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	0112      	lsls	r2, r2, #4
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	761a      	strb	r2, [r3, #24]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e100 	.word	0xe000e100
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	; 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	f1c3 0307 	rsb	r3, r3, #7
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	bf28      	it	cs
 8000d1a:	2304      	movcs	r3, #4
 8000d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3304      	adds	r3, #4
 8000d22:	2b06      	cmp	r3, #6
 8000d24:	d902      	bls.n	8000d2c <NVIC_EncodePriority+0x30>
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3b03      	subs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <NVIC_EncodePriority+0x32>
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	f04f 32ff 	mov.w	r2, #4294967295
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	401a      	ands	r2, r3
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43d9      	mvns	r1, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	4313      	orrs	r3, r2
         );
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3724      	adds	r7, #36	; 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d74:	d301      	bcc.n	8000d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00f      	b.n	8000d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <SysTick_Config+0x40>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d82:	210f      	movs	r1, #15
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295
 8000d88:	f7ff ff8e 	bl	8000ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d8c:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <SysTick_Config+0x40>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d92:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <SysTick_Config+0x40>)
 8000d94:	2207      	movs	r2, #7
 8000d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	e000e010 	.word	0xe000e010

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff ff47 	bl	8000c44 <__NVIC_SetPriorityGrouping>
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
 8000dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd0:	f7ff ff5c 	bl	8000c8c <__NVIC_GetPriorityGrouping>
 8000dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68b9      	ldr	r1, [r7, #8]
 8000dda:	6978      	ldr	r0, [r7, #20]
 8000ddc:	f7ff ff8e 	bl	8000cfc <NVIC_EncodePriority>
 8000de0:	4602      	mov	r2, r0
 8000de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de6:	4611      	mov	r1, r2
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff5d 	bl	8000ca8 <__NVIC_SetPriority>
}
 8000dee:	bf00      	nop
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ffb0 	bl	8000d64 <SysTick_Config>
 8000e04:	4603      	mov	r3, r0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b087      	sub	sp, #28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e1e:	e14e      	b.n	80010be <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	2101      	movs	r1, #1
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f000 8140 	beq.w	80010b8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d005      	beq.n	8000e50 <HAL_GPIO_Init+0x40>
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 0303 	and.w	r3, r3, #3
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d130      	bne.n	8000eb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4013      	ands	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e86:	2201      	movs	r2, #1
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	091b      	lsrs	r3, r3, #4
 8000e9c:	f003 0201 	and.w	r2, r3, #1
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f003 0303 	and.w	r3, r3, #3
 8000eba:	2b03      	cmp	r3, #3
 8000ebc:	d017      	beq.n	8000eee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	2203      	movs	r2, #3
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	689a      	ldr	r2, [r3, #8]
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d123      	bne.n	8000f42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	08da      	lsrs	r2, r3, #3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3208      	adds	r2, #8
 8000f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	f003 0307 	and.w	r3, r3, #7
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	220f      	movs	r2, #15
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43db      	mvns	r3, r3
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	691a      	ldr	r2, [r3, #16]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	08da      	lsrs	r2, r3, #3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3208      	adds	r2, #8
 8000f3c:	6939      	ldr	r1, [r7, #16]
 8000f3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4013      	ands	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f003 0203 	and.w	r2, r3, #3
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f000 809a 	beq.w	80010b8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f84:	4b55      	ldr	r3, [pc, #340]	; (80010dc <HAL_GPIO_Init+0x2cc>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4a54      	ldr	r2, [pc, #336]	; (80010dc <HAL_GPIO_Init+0x2cc>)
 8000f8a:	f043 0301 	orr.w	r3, r3, #1
 8000f8e:	6193      	str	r3, [r2, #24]
 8000f90:	4b52      	ldr	r3, [pc, #328]	; (80010dc <HAL_GPIO_Init+0x2cc>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f9c:	4a50      	ldr	r2, [pc, #320]	; (80010e0 <HAL_GPIO_Init+0x2d0>)
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fc6:	d013      	beq.n	8000ff0 <HAL_GPIO_Init+0x1e0>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a46      	ldr	r2, [pc, #280]	; (80010e4 <HAL_GPIO_Init+0x2d4>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d00d      	beq.n	8000fec <HAL_GPIO_Init+0x1dc>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a45      	ldr	r2, [pc, #276]	; (80010e8 <HAL_GPIO_Init+0x2d8>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d007      	beq.n	8000fe8 <HAL_GPIO_Init+0x1d8>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a44      	ldr	r2, [pc, #272]	; (80010ec <HAL_GPIO_Init+0x2dc>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d101      	bne.n	8000fe4 <HAL_GPIO_Init+0x1d4>
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e006      	b.n	8000ff2 <HAL_GPIO_Init+0x1e2>
 8000fe4:	2305      	movs	r3, #5
 8000fe6:	e004      	b.n	8000ff2 <HAL_GPIO_Init+0x1e2>
 8000fe8:	2302      	movs	r3, #2
 8000fea:	e002      	b.n	8000ff2 <HAL_GPIO_Init+0x1e2>
 8000fec:	2301      	movs	r3, #1
 8000fee:	e000      	b.n	8000ff2 <HAL_GPIO_Init+0x1e2>
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	f002 0203 	and.w	r2, r2, #3
 8000ff8:	0092      	lsls	r2, r2, #2
 8000ffa:	4093      	lsls	r3, r2
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001002:	4937      	ldr	r1, [pc, #220]	; (80010e0 <HAL_GPIO_Init+0x2d0>)
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	089b      	lsrs	r3, r3, #2
 8001008:	3302      	adds	r3, #2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001010:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001034:	4a2e      	ldr	r2, [pc, #184]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800103a:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800105e:	4a24      	ldr	r2, [pc, #144]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001064:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001088:	4a19      	ldr	r2, [pc, #100]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800108e:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010b2:	4a0f      	ldr	r2, [pc, #60]	; (80010f0 <HAL_GPIO_Init+0x2e0>)
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	3301      	adds	r3, #1
 80010bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	fa22 f303 	lsr.w	r3, r2, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f47f aea9 	bne.w	8000e20 <HAL_GPIO_Init+0x10>
  }
}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	371c      	adds	r7, #28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40010000 	.word	0x40010000
 80010e4:	48000400 	.word	0x48000400
 80010e8:	48000800 	.word	0x48000800
 80010ec:	48000c00 	.word	0x48000c00
 80010f0:	40010400 	.word	0x40010400

080010f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001104:	787b      	ldrb	r3, [r7, #1]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800110a:	887a      	ldrh	r2, [r7, #2]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001110:	e002      	b.n	8001118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001112:	887a      	ldrh	r2, [r7, #2]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800112a:	af00      	add	r7, sp, #0
 800112c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001130:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001134:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800113a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	f001 b823 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800114a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800114e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 817d 	beq.w	800145a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001160:	4bbc      	ldr	r3, [pc, #752]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b04      	cmp	r3, #4
 800116a:	d00c      	beq.n	8001186 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800116c:	4bb9      	ldr	r3, [pc, #740]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 030c 	and.w	r3, r3, #12
 8001174:	2b08      	cmp	r3, #8
 8001176:	d15c      	bne.n	8001232 <HAL_RCC_OscConfig+0x10e>
 8001178:	4bb6      	ldr	r3, [pc, #728]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001184:	d155      	bne.n	8001232 <HAL_RCC_OscConfig+0x10e>
 8001186:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800118a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001192:	fa93 f3a3 	rbit	r3, r3
 8001196:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 800119a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800119e:	fab3 f383 	clz	r3, r3
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	095b      	lsrs	r3, r3, #5
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d102      	bne.n	80011b8 <HAL_RCC_OscConfig+0x94>
 80011b2:	4ba8      	ldr	r3, [pc, #672]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	e015      	b.n	80011e4 <HAL_RCC_OscConfig+0xc0>
 80011b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011bc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80011c4:	fa93 f3a3 	rbit	r3, r3
 80011c8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80011cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011d0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80011d4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80011d8:	fa93 f3a3 	rbit	r3, r3
 80011dc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80011e0:	4b9c      	ldr	r3, [pc, #624]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80011e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011e8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80011ec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80011f0:	fa92 f2a2 	rbit	r2, r2
 80011f4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80011f8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80011fc:	fab2 f282 	clz	r2, r2
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	f042 0220 	orr.w	r2, r2, #32
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	f002 021f 	and.w	r2, r2, #31
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	4013      	ands	r3, r2
 8001214:	2b00      	cmp	r3, #0
 8001216:	f000 811f 	beq.w	8001458 <HAL_RCC_OscConfig+0x334>
 800121a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800121e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	f040 8116 	bne.w	8001458 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	f000 bfaf 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001236:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001242:	d106      	bne.n	8001252 <HAL_RCC_OscConfig+0x12e>
 8001244:	4b83      	ldr	r3, [pc, #524]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a82      	ldr	r2, [pc, #520]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 800124a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	e036      	b.n	80012c0 <HAL_RCC_OscConfig+0x19c>
 8001252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001256:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10c      	bne.n	800127c <HAL_RCC_OscConfig+0x158>
 8001262:	4b7c      	ldr	r3, [pc, #496]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a7b      	ldr	r2, [pc, #492]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001268:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	4b79      	ldr	r3, [pc, #484]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a78      	ldr	r2, [pc, #480]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001274:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	e021      	b.n	80012c0 <HAL_RCC_OscConfig+0x19c>
 800127c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001280:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x184>
 800128e:	4b71      	ldr	r3, [pc, #452]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a70      	ldr	r2, [pc, #448]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	4b6e      	ldr	r3, [pc, #440]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6d      	ldr	r2, [pc, #436]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e00b      	b.n	80012c0 <HAL_RCC_OscConfig+0x19c>
 80012a8:	4b6a      	ldr	r3, [pc, #424]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a69      	ldr	r2, [pc, #420]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	4b67      	ldr	r3, [pc, #412]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a66      	ldr	r2, [pc, #408]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012be:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012c0:	4b64      	ldr	r3, [pc, #400]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c4:	f023 020f 	bic.w	r2, r3, #15
 80012c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	495f      	ldr	r1, [pc, #380]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d059      	beq.n	800139e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ea:	f7ff fc7b 	bl	8000be4 <HAL_GetTick>
 80012ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f2:	e00a      	b.n	800130a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f4:	f7ff fc76 	bl	8000be4 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b64      	cmp	r3, #100	; 0x64
 8001302:	d902      	bls.n	800130a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	f000 bf43 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 800130a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800130e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001312:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001316:	fa93 f3a3 	rbit	r3, r3
 800131a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800131e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	095b      	lsrs	r3, r3, #5
 800132a:	b2db      	uxtb	r3, r3
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b01      	cmp	r3, #1
 8001334:	d102      	bne.n	800133c <HAL_RCC_OscConfig+0x218>
 8001336:	4b47      	ldr	r3, [pc, #284]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	e015      	b.n	8001368 <HAL_RCC_OscConfig+0x244>
 800133c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001340:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001348:	fa93 f3a3 	rbit	r3, r3
 800134c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001350:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001354:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001358:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800135c:	fa93 f3a3 	rbit	r3, r3
 8001360:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001364:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 8001366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001368:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800136c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001370:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001374:	fa92 f2a2 	rbit	r2, r2
 8001378:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800137c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001380:	fab2 f282 	clz	r2, r2
 8001384:	b2d2      	uxtb	r2, r2
 8001386:	f042 0220 	orr.w	r2, r2, #32
 800138a:	b2d2      	uxtb	r2, r2
 800138c:	f002 021f 	and.w	r2, r2, #31
 8001390:	2101      	movs	r1, #1
 8001392:	fa01 f202 	lsl.w	r2, r1, r2
 8001396:	4013      	ands	r3, r2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d0ab      	beq.n	80012f4 <HAL_RCC_OscConfig+0x1d0>
 800139c:	e05d      	b.n	800145a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139e:	f7ff fc21 	bl	8000be4 <HAL_GetTick>
 80013a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a6:	e00a      	b.n	80013be <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a8:	f7ff fc1c 	bl	8000be4 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b64      	cmp	r3, #100	; 0x64
 80013b6:	d902      	bls.n	80013be <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	f000 bee9 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 80013be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80013ca:	fa93 f3a3 	rbit	r3, r3
 80013ce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80013d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d6:	fab3 f383 	clz	r3, r3
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	095b      	lsrs	r3, r3, #5
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	f043 0301 	orr.w	r3, r3, #1
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d102      	bne.n	80013f0 <HAL_RCC_OscConfig+0x2cc>
 80013ea:	4b1a      	ldr	r3, [pc, #104]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	e015      	b.n	800141c <HAL_RCC_OscConfig+0x2f8>
 80013f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013f4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80013fc:	fa93 f3a3 	rbit	r3, r3
 8001400:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001408:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800140c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001410:	fa93 f3a3 	rbit	r3, r3
 8001414:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <HAL_RCC_OscConfig+0x330>)
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001420:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001424:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001428:	fa92 f2a2 	rbit	r2, r2
 800142c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001430:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001434:	fab2 f282 	clz	r2, r2
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	f042 0220 	orr.w	r2, r2, #32
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	f002 021f 	and.w	r2, r2, #31
 8001444:	2101      	movs	r1, #1
 8001446:	fa01 f202 	lsl.w	r2, r1, r2
 800144a:	4013      	ands	r3, r2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1ab      	bne.n	80013a8 <HAL_RCC_OscConfig+0x284>
 8001450:	e003      	b.n	800145a <HAL_RCC_OscConfig+0x336>
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800145a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 817d 	beq.w	800176a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001470:	4ba6      	ldr	r3, [pc, #664]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 030c 	and.w	r3, r3, #12
 8001478:	2b00      	cmp	r3, #0
 800147a:	d00b      	beq.n	8001494 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800147c:	4ba3      	ldr	r3, [pc, #652]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f003 030c 	and.w	r3, r3, #12
 8001484:	2b08      	cmp	r3, #8
 8001486:	d172      	bne.n	800156e <HAL_RCC_OscConfig+0x44a>
 8001488:	4ba0      	ldr	r3, [pc, #640]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d16c      	bne.n	800156e <HAL_RCC_OscConfig+0x44a>
 8001494:	2302      	movs	r3, #2
 8001496:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800149e:	fa93 f3a3 	rbit	r3, r3
 80014a2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80014a6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014aa:	fab3 f383 	clz	r3, r3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	095b      	lsrs	r3, r3, #5
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d102      	bne.n	80014c4 <HAL_RCC_OscConfig+0x3a0>
 80014be:	4b93      	ldr	r3, [pc, #588]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	e013      	b.n	80014ec <HAL_RCC_OscConfig+0x3c8>
 80014c4:	2302      	movs	r3, #2
 80014c6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ca:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80014ce:	fa93 f3a3 	rbit	r3, r3
 80014d2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80014d6:	2302      	movs	r3, #2
 80014d8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80014dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80014e0:	fa93 f3a3 	rbit	r3, r3
 80014e4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80014e8:	4b88      	ldr	r3, [pc, #544]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 80014ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ec:	2202      	movs	r2, #2
 80014ee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80014f2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80014f6:	fa92 f2a2 	rbit	r2, r2
 80014fa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80014fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001502:	fab2 f282 	clz	r2, r2
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	f042 0220 	orr.w	r2, r2, #32
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	f002 021f 	and.w	r2, r2, #31
 8001512:	2101      	movs	r1, #1
 8001514:	fa01 f202 	lsl.w	r2, r1, r2
 8001518:	4013      	ands	r3, r2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00a      	beq.n	8001534 <HAL_RCC_OscConfig+0x410>
 800151e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001522:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d002      	beq.n	8001534 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	f000 be2e 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001534:	4b75      	ldr	r3, [pc, #468]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800153c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001540:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	21f8      	movs	r1, #248	; 0xf8
 800154a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001552:	fa91 f1a1 	rbit	r1, r1
 8001556:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800155a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800155e:	fab1 f181 	clz	r1, r1
 8001562:	b2c9      	uxtb	r1, r1
 8001564:	408b      	lsls	r3, r1
 8001566:	4969      	ldr	r1, [pc, #420]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001568:	4313      	orrs	r3, r2
 800156a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800156c:	e0fd      	b.n	800176a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800156e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001572:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8088 	beq.w	8001690 <HAL_RCC_OscConfig+0x56c>
 8001580:	2301      	movs	r3, #1
 8001582:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001586:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800158a:	fa93 f3a3 	rbit	r3, r3
 800158e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001592:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001596:	fab3 f383 	clz	r3, r3
 800159a:	b2db      	uxtb	r3, r3
 800159c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	461a      	mov	r2, r3
 80015a8:	2301      	movs	r3, #1
 80015aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ac:	f7ff fb1a 	bl	8000be4 <HAL_GetTick>
 80015b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b4:	e00a      	b.n	80015cc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015b6:	f7ff fb15 	bl	8000be4 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d902      	bls.n	80015cc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	f000 bde2 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 80015cc:	2302      	movs	r3, #2
 80015ce:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80015de:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e2:	fab3 f383 	clz	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	095b      	lsrs	r3, r3, #5
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d102      	bne.n	80015fc <HAL_RCC_OscConfig+0x4d8>
 80015f6:	4b45      	ldr	r3, [pc, #276]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	e013      	b.n	8001624 <HAL_RCC_OscConfig+0x500>
 80015fc:	2302      	movs	r3, #2
 80015fe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001606:	fa93 f3a3 	rbit	r3, r3
 800160a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800160e:	2302      	movs	r3, #2
 8001610:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001614:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001618:	fa93 f3a3 	rbit	r3, r3
 800161c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001620:	4b3a      	ldr	r3, [pc, #232]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001624:	2202      	movs	r2, #2
 8001626:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800162a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800162e:	fa92 f2a2 	rbit	r2, r2
 8001632:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001636:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800163a:	fab2 f282 	clz	r2, r2
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	f042 0220 	orr.w	r2, r2, #32
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	f002 021f 	and.w	r2, r2, #31
 800164a:	2101      	movs	r1, #1
 800164c:	fa01 f202 	lsl.w	r2, r1, r2
 8001650:	4013      	ands	r3, r2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0af      	beq.n	80015b6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001656:	4b2d      	ldr	r3, [pc, #180]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800165e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001662:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	21f8      	movs	r1, #248	; 0xf8
 800166c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001674:	fa91 f1a1 	rbit	r1, r1
 8001678:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800167c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001680:	fab1 f181 	clz	r1, r1
 8001684:	b2c9      	uxtb	r1, r1
 8001686:	408b      	lsls	r3, r1
 8001688:	4920      	ldr	r1, [pc, #128]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
 800168e:	e06c      	b.n	800176a <HAL_RCC_OscConfig+0x646>
 8001690:	2301      	movs	r3, #1
 8001692:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001696:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80016a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016a6:	fab3 f383 	clz	r3, r3
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	461a      	mov	r2, r3
 80016b8:	2300      	movs	r3, #0
 80016ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016bc:	f7ff fa92 	bl	8000be4 <HAL_GetTick>
 80016c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016c4:	e00a      	b.n	80016dc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c6:	f7ff fa8d 	bl	8000be4 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d902      	bls.n	80016dc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	f000 bd5a 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 80016dc:	2302      	movs	r3, #2
 80016de:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80016e6:	fa93 f3a3 	rbit	r3, r3
 80016ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80016ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016f2:	fab3 f383 	clz	r3, r3
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	095b      	lsrs	r3, r3, #5
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b01      	cmp	r3, #1
 8001704:	d104      	bne.n	8001710 <HAL_RCC_OscConfig+0x5ec>
 8001706:	4b01      	ldr	r3, [pc, #4]	; (800170c <HAL_RCC_OscConfig+0x5e8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	e015      	b.n	8001738 <HAL_RCC_OscConfig+0x614>
 800170c:	40021000 	.word	0x40021000
 8001710:	2302      	movs	r3, #2
 8001712:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001716:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800171a:	fa93 f3a3 	rbit	r3, r3
 800171e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001722:	2302      	movs	r3, #2
 8001724:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001728:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800172c:	fa93 f3a3 	rbit	r3, r3
 8001730:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001734:	4bc8      	ldr	r3, [pc, #800]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 8001736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001738:	2202      	movs	r2, #2
 800173a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800173e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001742:	fa92 f2a2 	rbit	r2, r2
 8001746:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800174a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800174e:	fab2 f282 	clz	r2, r2
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	f042 0220 	orr.w	r2, r2, #32
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	f002 021f 	and.w	r2, r2, #31
 800175e:	2101      	movs	r1, #1
 8001760:	fa01 f202 	lsl.w	r2, r1, r2
 8001764:	4013      	ands	r3, r2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1ad      	bne.n	80016c6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800176a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800176e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 8110 	beq.w	80019a0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001780:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001784:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d079      	beq.n	8001884 <HAL_RCC_OscConfig+0x760>
 8001790:	2301      	movs	r3, #1
 8001792:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001796:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800179a:	fa93 f3a3 	rbit	r3, r3
 800179e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80017a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017a6:	fab3 f383 	clz	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	461a      	mov	r2, r3
 80017ae:	4bab      	ldr	r3, [pc, #684]	; (8001a5c <HAL_RCC_OscConfig+0x938>)
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	461a      	mov	r2, r3
 80017b6:	2301      	movs	r3, #1
 80017b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ba:	f7ff fa13 	bl	8000be4 <HAL_GetTick>
 80017be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017c2:	e00a      	b.n	80017da <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017c4:	f7ff fa0e 	bl	8000be4 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d902      	bls.n	80017da <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	f000 bcdb 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 80017da:	2302      	movs	r3, #2
 80017dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80017e4:	fa93 f3a3 	rbit	r3, r3
 80017e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80017ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80017f4:	2202      	movs	r2, #2
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017fc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	fa93 f2a3 	rbit	r2, r3
 8001806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001818:	2202      	movs	r2, #2
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	fa93 f2a3 	rbit	r2, r3
 800182a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800182e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001832:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001834:	4b88      	ldr	r3, [pc, #544]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 8001836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001840:	2102      	movs	r1, #2
 8001842:	6019      	str	r1, [r3, #0]
 8001844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001848:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	fa93 f1a3 	rbit	r1, r3
 8001852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001856:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800185a:	6019      	str	r1, [r3, #0]
  return result;
 800185c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001860:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	fab3 f383 	clz	r3, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f003 031f 	and.w	r3, r3, #31
 8001876:	2101      	movs	r1, #1
 8001878:	fa01 f303 	lsl.w	r3, r1, r3
 800187c:	4013      	ands	r3, r2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d0a0      	beq.n	80017c4 <HAL_RCC_OscConfig+0x6a0>
 8001882:	e08d      	b.n	80019a0 <HAL_RCC_OscConfig+0x87c>
 8001884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001888:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800188c:	2201      	movs	r2, #1
 800188e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001894:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	fa93 f2a3 	rbit	r2, r3
 800189e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80018a6:	601a      	str	r2, [r3, #0]
  return result;
 80018a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ac:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80018b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018b2:	fab3 f383 	clz	r3, r3
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b68      	ldr	r3, [pc, #416]	; (8001a5c <HAL_RCC_OscConfig+0x938>)
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	461a      	mov	r2, r3
 80018c2:	2300      	movs	r3, #0
 80018c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c6:	f7ff f98d 	bl	8000be4 <HAL_GetTick>
 80018ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ce:	e00a      	b.n	80018e6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d0:	f7ff f988 	bl	8000be4 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d902      	bls.n	80018e6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	f000 bc55 	b.w	8002190 <HAL_RCC_OscConfig+0x106c>
 80018e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80018ee:	2202      	movs	r2, #2
 80018f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	fa93 f2a3 	rbit	r2, r3
 8001900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001904:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800190e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001912:	2202      	movs	r2, #2
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	fa93 f2a3 	rbit	r2, r3
 8001924:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001928:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001932:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001936:	2202      	movs	r2, #2
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	fa93 f2a3 	rbit	r2, r3
 8001948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001950:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001952:	4b41      	ldr	r3, [pc, #260]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 8001954:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001956:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800195e:	2102      	movs	r1, #2
 8001960:	6019      	str	r1, [r3, #0]
 8001962:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001966:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	fa93 f1a3 	rbit	r1, r3
 8001970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001974:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001978:	6019      	str	r1, [r3, #0]
  return result;
 800197a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	fab3 f383 	clz	r3, r3
 8001988:	b2db      	uxtb	r3, r3
 800198a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800198e:	b2db      	uxtb	r3, r3
 8001990:	f003 031f 	and.w	r3, r3, #31
 8001994:	2101      	movs	r1, #1
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	4013      	ands	r3, r2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d197      	bne.n	80018d0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 81a1 	beq.w	8001cf8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b6:	2300      	movs	r3, #0
 80019b8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019bc:	4b26      	ldr	r3, [pc, #152]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d116      	bne.n	80019f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c8:	4b23      	ldr	r3, [pc, #140]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	4a22      	ldr	r2, [pc, #136]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 80019ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d2:	61d3      	str	r3, [r2, #28]
 80019d4:	4b20      	ldr	r3, [pc, #128]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 80019d6:	69db      	ldr	r3, [r3, #28]
 80019d8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80019dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ea:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80019ee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80019f0:	2301      	movs	r3, #1
 80019f2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f6:	4b1a      	ldr	r3, [pc, #104]	; (8001a60 <HAL_RCC_OscConfig+0x93c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d11a      	bne.n	8001a38 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a02:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <HAL_RCC_OscConfig+0x93c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a16      	ldr	r2, [pc, #88]	; (8001a60 <HAL_RCC_OscConfig+0x93c>)
 8001a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0e:	f7ff f8e9 	bl	8000be4 <HAL_GetTick>
 8001a12:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a16:	e009      	b.n	8001a2c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a18:	f7ff f8e4 	bl	8000be4 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	; 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e3b1      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <HAL_RCC_OscConfig+0x93c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0ef      	beq.n	8001a18 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d10d      	bne.n	8001a64 <HAL_RCC_OscConfig+0x940>
 8001a48:	4b03      	ldr	r3, [pc, #12]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	4a02      	ldr	r2, [pc, #8]	; (8001a58 <HAL_RCC_OscConfig+0x934>)
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	6213      	str	r3, [r2, #32]
 8001a54:	e03c      	b.n	8001ad0 <HAL_RCC_OscConfig+0x9ac>
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	10908120 	.word	0x10908120
 8001a60:	40007000 	.word	0x40007000
 8001a64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d10c      	bne.n	8001a8e <HAL_RCC_OscConfig+0x96a>
 8001a74:	4bc1      	ldr	r3, [pc, #772]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	4ac0      	ldr	r2, [pc, #768]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001a7a:	f023 0301 	bic.w	r3, r3, #1
 8001a7e:	6213      	str	r3, [r2, #32]
 8001a80:	4bbe      	ldr	r3, [pc, #760]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	4abd      	ldr	r2, [pc, #756]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001a86:	f023 0304 	bic.w	r3, r3, #4
 8001a8a:	6213      	str	r3, [r2, #32]
 8001a8c:	e020      	b.n	8001ad0 <HAL_RCC_OscConfig+0x9ac>
 8001a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	2b05      	cmp	r3, #5
 8001a9c:	d10c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x994>
 8001a9e:	4bb7      	ldr	r3, [pc, #732]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	4ab6      	ldr	r2, [pc, #728]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001aa4:	f043 0304 	orr.w	r3, r3, #4
 8001aa8:	6213      	str	r3, [r2, #32]
 8001aaa:	4bb4      	ldr	r3, [pc, #720]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	4ab3      	ldr	r2, [pc, #716]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6213      	str	r3, [r2, #32]
 8001ab6:	e00b      	b.n	8001ad0 <HAL_RCC_OscConfig+0x9ac>
 8001ab8:	4bb0      	ldr	r3, [pc, #704]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4aaf      	ldr	r2, [pc, #700]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001abe:	f023 0301 	bic.w	r3, r3, #1
 8001ac2:	6213      	str	r3, [r2, #32]
 8001ac4:	4bad      	ldr	r3, [pc, #692]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4aac      	ldr	r2, [pc, #688]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001aca:	f023 0304 	bic.w	r3, r3, #4
 8001ace:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8081 	beq.w	8001be4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff f87f 	bl	8000be4 <HAL_GetTick>
 8001ae6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aec:	f7ff f87a 	bl	8000be4 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e345      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
 8001b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b08:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b14:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b22:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b30:	2202      	movs	r2, #2
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b38:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	fa93 f2a3 	rbit	r2, r3
 8001b42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b46:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b4a:	601a      	str	r2, [r3, #0]
  return result;
 8001b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b50:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b56:	fab3 f383 	clz	r3, r3
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	095b      	lsrs	r3, r3, #5
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d102      	bne.n	8001b70 <HAL_RCC_OscConfig+0xa4c>
 8001b6a:	4b84      	ldr	r3, [pc, #528]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	e013      	b.n	8001b98 <HAL_RCC_OscConfig+0xa74>
 8001b70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b74:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b78:	2202      	movs	r2, #2
 8001b7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b80:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	fa93 f2a3 	rbit	r2, r3
 8001b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	4b79      	ldr	r3, [pc, #484]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b9c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001ba0:	2102      	movs	r1, #2
 8001ba2:	6011      	str	r1, [r2, #0]
 8001ba4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ba8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	fa92 f1a2 	rbit	r1, r2
 8001bb2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bb6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001bba:	6011      	str	r1, [r2, #0]
  return result;
 8001bbc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bc0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	fab2 f282 	clz	r2, r2
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	f002 021f 	and.w	r2, r2, #31
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d084      	beq.n	8001aec <HAL_RCC_OscConfig+0x9c8>
 8001be2:	e07f      	b.n	8001ce4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be4:	f7fe fffe 	bl	8000be4 <HAL_GetTick>
 8001be8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bec:	e00b      	b.n	8001c06 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bee:	f7fe fff9 	bl	8000be4 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e2c4      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
 8001c06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c0a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c0e:	2202      	movs	r2, #2
 8001c10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c16:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	fa93 f2a3 	rbit	r2, r3
 8001c20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c24:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c2e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c32:	2202      	movs	r2, #2
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	fa93 f2a3 	rbit	r2, r3
 8001c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c48:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c4c:	601a      	str	r2, [r3, #0]
  return result;
 8001c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c52:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c58:	fab3 f383 	clz	r3, r3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f043 0302 	orr.w	r3, r3, #2
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d102      	bne.n	8001c72 <HAL_RCC_OscConfig+0xb4e>
 8001c6c:	4b43      	ldr	r3, [pc, #268]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	e013      	b.n	8001c9a <HAL_RCC_OscConfig+0xb76>
 8001c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c76:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c82:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	fa93 f2a3 	rbit	r2, r3
 8001c8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c90:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	4b39      	ldr	r3, [pc, #228]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c9e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001ca2:	2102      	movs	r1, #2
 8001ca4:	6011      	str	r1, [r2, #0]
 8001ca6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001caa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001cae:	6812      	ldr	r2, [r2, #0]
 8001cb0:	fa92 f1a2 	rbit	r1, r2
 8001cb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cb8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001cbc:	6011      	str	r1, [r2, #0]
  return result;
 8001cbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cc2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	fab2 f282 	clz	r2, r2
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	f002 021f 	and.w	r2, r2, #31
 8001cd8:	2101      	movs	r1, #1
 8001cda:	fa01 f202 	lsl.w	r2, r1, r2
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d184      	bne.n	8001bee <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ce4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d105      	bne.n	8001cf8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	4a22      	ldr	r2, [pc, #136]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cfc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f000 8242 	beq.w	800218e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	; (8001d7c <HAL_RCC_OscConfig+0xc58>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f003 030c 	and.w	r3, r3, #12
 8001d12:	2b08      	cmp	r3, #8
 8001d14:	f000 8213 	beq.w	800213e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	f040 8162 	bne.w	8001fee <HAL_RCC_OscConfig+0xeca>
 8001d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	fa93 f2a3 	rbit	r2, r3
 8001d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d4a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d4e:	601a      	str	r2, [r3, #0]
  return result;
 8001d50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d54:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d58:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5a:	fab3 f383 	clz	r3, r3
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d64:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d70:	f7fe ff38 	bl	8000be4 <HAL_GetTick>
 8001d74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d78:	e00c      	b.n	8001d94 <HAL_RCC_OscConfig+0xc70>
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d80:	f7fe ff30 	bl	8000be4 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e1fd      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
 8001d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d98:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001d9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001da0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	fa93 f2a3 	rbit	r2, r3
 8001db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001db8:	601a      	str	r2, [r3, #0]
  return result;
 8001dba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dbe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001dc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc4:	fab3 f383 	clz	r3, r3
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	095b      	lsrs	r3, r3, #5
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_OscConfig+0xcba>
 8001dd8:	4bb0      	ldr	r3, [pc, #704]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	e027      	b.n	8001e2e <HAL_RCC_OscConfig+0xd0a>
 8001dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001de2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001de6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	fa93 f2a3 	rbit	r2, r3
 8001dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dfe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e08:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e16:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	fa93 f2a3 	rbit	r2, r3
 8001e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e24:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	4b9c      	ldr	r3, [pc, #624]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e32:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e36:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e3a:	6011      	str	r1, [r2, #0]
 8001e3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e40:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e44:	6812      	ldr	r2, [r2, #0]
 8001e46:	fa92 f1a2 	rbit	r1, r2
 8001e4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e4e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e52:	6011      	str	r1, [r2, #0]
  return result;
 8001e54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e58:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	fab2 f282 	clz	r2, r2
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	f042 0220 	orr.w	r2, r2, #32
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	f002 021f 	and.w	r2, r2, #31
 8001e6e:	2101      	movs	r1, #1
 8001e70:	fa01 f202 	lsl.w	r2, r1, r2
 8001e74:	4013      	ands	r3, r2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d182      	bne.n	8001d80 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7a:	4b88      	ldr	r3, [pc, #544]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	430b      	orrs	r3, r1
 8001e9c:	497f      	ldr	r1, [pc, #508]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	604b      	str	r3, [r1, #4]
 8001ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ea6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001eaa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001eae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	fa93 f2a3 	rbit	r2, r3
 8001ebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ec2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ec6:	601a      	str	r2, [r3, #0]
  return result;
 8001ec8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ecc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ed0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001edc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee8:	f7fe fe7c 	bl	8000be4 <HAL_GetTick>
 8001eec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ef0:	e009      	b.n	8001f06 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ef2:	f7fe fe77 	bl	8000be4 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e144      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
 8001f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f0a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f18:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	fa93 f2a3 	rbit	r2, r3
 8001f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f26:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f2a:	601a      	str	r2, [r3, #0]
  return result;
 8001f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f30:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f34:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f36:	fab3 f383 	clz	r3, r3
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	095b      	lsrs	r3, r3, #5
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d102      	bne.n	8001f50 <HAL_RCC_OscConfig+0xe2c>
 8001f4a:	4b54      	ldr	r3, [pc, #336]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	e027      	b.n	8001fa0 <HAL_RCC_OscConfig+0xe7c>
 8001f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f54:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f62:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	fa93 f2a3 	rbit	r2, r3
 8001f6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f70:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001f7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f88:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	fa93 f2a3 	rbit	r2, r3
 8001f92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f96:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	4b3f      	ldr	r3, [pc, #252]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fa4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001fa8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fac:	6011      	str	r1, [r2, #0]
 8001fae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fb2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	fa92 f1a2 	rbit	r1, r2
 8001fbc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fc0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fc4:	6011      	str	r1, [r2, #0]
  return result;
 8001fc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fca:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	fab2 f282 	clz	r2, r2
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	f042 0220 	orr.w	r2, r2, #32
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	f002 021f 	and.w	r2, r2, #31
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d082      	beq.n	8001ef2 <HAL_RCC_OscConfig+0xdce>
 8001fec:	e0cf      	b.n	800218e <HAL_RCC_OscConfig+0x106a>
 8001fee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001ff6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ffa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002000:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	fa93 f2a3 	rbit	r2, r3
 800200a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002012:	601a      	str	r2, [r3, #0]
  return result;
 8002014:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002018:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800201c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002028:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	461a      	mov	r2, r3
 8002030:	2300      	movs	r3, #0
 8002032:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002034:	f7fe fdd6 	bl	8000be4 <HAL_GetTick>
 8002038:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800203c:	e009      	b.n	8002052 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800203e:	f7fe fdd1 	bl	8000be4 <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e09e      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
 8002052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002056:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800205a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800205e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002064:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	fa93 f2a3 	rbit	r2, r3
 800206e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002072:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002076:	601a      	str	r2, [r3, #0]
  return result;
 8002078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800207c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002080:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002082:	fab3 f383 	clz	r3, r3
 8002086:	b2db      	uxtb	r3, r3
 8002088:	095b      	lsrs	r3, r3, #5
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b01      	cmp	r3, #1
 8002094:	d104      	bne.n	80020a0 <HAL_RCC_OscConfig+0xf7c>
 8002096:	4b01      	ldr	r3, [pc, #4]	; (800209c <HAL_RCC_OscConfig+0xf78>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	e029      	b.n	80020f0 <HAL_RCC_OscConfig+0xfcc>
 800209c:	40021000 	.word	0x40021000
 80020a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80020a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	fa93 f2a3 	rbit	r2, r3
 80020bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020c0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80020ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020d8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	fa93 f2a3 	rbit	r2, r3
 80020e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020e6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	4b2b      	ldr	r3, [pc, #172]	; (800219c <HAL_RCC_OscConfig+0x1078>)
 80020ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020f4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80020f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020fc:	6011      	str	r1, [r2, #0]
 80020fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002102:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	fa92 f1a2 	rbit	r1, r2
 800210c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002110:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002114:	6011      	str	r1, [r2, #0]
  return result;
 8002116:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800211a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800211e:	6812      	ldr	r2, [r2, #0]
 8002120:	fab2 f282 	clz	r2, r2
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	f042 0220 	orr.w	r2, r2, #32
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	f002 021f 	and.w	r2, r2, #31
 8002130:	2101      	movs	r1, #1
 8002132:	fa01 f202 	lsl.w	r2, r1, r2
 8002136:	4013      	ands	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d180      	bne.n	800203e <HAL_RCC_OscConfig+0xf1a>
 800213c:	e027      	b.n	800218e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800213e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002142:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e01e      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <HAL_RCC_OscConfig+0x1078>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800215a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800215e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002166:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	429a      	cmp	r2, r3
 8002170:	d10b      	bne.n	800218a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002172:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002176:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800217a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800217e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002186:	429a      	cmp	r2, r3
 8002188:	d001      	beq.n	800218e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40021000 	.word	0x40021000

080021a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b09e      	sub	sp, #120	; 0x78
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e162      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b8:	4b90      	ldr	r3, [pc, #576]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0307 	and.w	r3, r3, #7
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d910      	bls.n	80021e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c6:	4b8d      	ldr	r3, [pc, #564]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f023 0207 	bic.w	r2, r3, #7
 80021ce:	498b      	ldr	r1, [pc, #556]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d6:	4b89      	ldr	r3, [pc, #548]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e14a      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f4:	4b82      	ldr	r3, [pc, #520]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	497f      	ldr	r1, [pc, #508]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 8002202:	4313      	orrs	r3, r2
 8002204:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 80dc 	beq.w	80023cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d13c      	bne.n	8002296 <HAL_RCC_ClockConfig+0xf6>
 800221c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002220:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800222a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	b2db      	uxtb	r3, r3
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	b2db      	uxtb	r3, r3
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d102      	bne.n	8002246 <HAL_RCC_ClockConfig+0xa6>
 8002240:	4b6f      	ldr	r3, [pc, #444]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	e00f      	b.n	8002266 <HAL_RCC_ClockConfig+0xc6>
 8002246:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800224a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800224e:	fa93 f3a3 	rbit	r3, r3
 8002252:	667b      	str	r3, [r7, #100]	; 0x64
 8002254:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002258:	663b      	str	r3, [r7, #96]	; 0x60
 800225a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002262:	4b67      	ldr	r3, [pc, #412]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800226a:	65ba      	str	r2, [r7, #88]	; 0x58
 800226c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800226e:	fa92 f2a2 	rbit	r2, r2
 8002272:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002274:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002276:	fab2 f282 	clz	r2, r2
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	f042 0220 	orr.w	r2, r2, #32
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	f002 021f 	and.w	r2, r2, #31
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f202 	lsl.w	r2, r1, r2
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d17b      	bne.n	800238a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e0f3      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d13c      	bne.n	8002318 <HAL_RCC_ClockConfig+0x178>
 800229e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022a6:	fa93 f3a3 	rbit	r3, r3
 80022aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80022ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ae:	fab3 f383 	clz	r3, r3
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	095b      	lsrs	r3, r3, #5
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d102      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x128>
 80022c2:	4b4f      	ldr	r3, [pc, #316]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	e00f      	b.n	80022e8 <HAL_RCC_ClockConfig+0x148>
 80022c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022d0:	fa93 f3a3 	rbit	r3, r3
 80022d4:	647b      	str	r3, [r7, #68]	; 0x44
 80022d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022da:	643b      	str	r3, [r7, #64]	; 0x40
 80022dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022e4:	4b46      	ldr	r3, [pc, #280]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80022ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022f0:	fa92 f2a2 	rbit	r2, r2
 80022f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80022f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022f8:	fab2 f282 	clz	r2, r2
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	f042 0220 	orr.w	r2, r2, #32
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	f002 021f 	and.w	r2, r2, #31
 8002308:	2101      	movs	r1, #1
 800230a:	fa01 f202 	lsl.w	r2, r1, r2
 800230e:	4013      	ands	r3, r2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d13a      	bne.n	800238a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0b2      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
 8002318:	2302      	movs	r3, #2
 800231a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002326:	fab3 f383 	clz	r3, r3
 800232a:	b2db      	uxtb	r3, r3
 800232c:	095b      	lsrs	r3, r3, #5
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b01      	cmp	r3, #1
 8002338:	d102      	bne.n	8002340 <HAL_RCC_ClockConfig+0x1a0>
 800233a:	4b31      	ldr	r3, [pc, #196]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	e00d      	b.n	800235c <HAL_RCC_ClockConfig+0x1bc>
 8002340:	2302      	movs	r3, #2
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002346:	fa93 f3a3 	rbit	r3, r3
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
 800234c:	2302      	movs	r3, #2
 800234e:	623b      	str	r3, [r7, #32]
 8002350:	6a3b      	ldr	r3, [r7, #32]
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	4b29      	ldr	r3, [pc, #164]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	2202      	movs	r2, #2
 800235e:	61ba      	str	r2, [r7, #24]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	fa92 f2a2 	rbit	r2, r2
 8002366:	617a      	str	r2, [r7, #20]
  return result;
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	fab2 f282 	clz	r2, r2
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	f042 0220 	orr.w	r2, r2, #32
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	f002 021f 	and.w	r2, r2, #31
 800237a:	2101      	movs	r1, #1
 800237c:	fa01 f202 	lsl.w	r2, r1, r2
 8002380:	4013      	ands	r3, r2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e079      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800238a:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f023 0203 	bic.w	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	491a      	ldr	r1, [pc, #104]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 8002398:	4313      	orrs	r3, r2
 800239a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800239c:	f7fe fc22 	bl	8000be4 <HAL_GetTick>
 80023a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a2:	e00a      	b.n	80023ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a4:	f7fe fc1e 	bl	8000be4 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e061      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ba:	4b11      	ldr	r3, [pc, #68]	; (8002400 <HAL_RCC_ClockConfig+0x260>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 020c 	and.w	r2, r3, #12
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d1eb      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d214      	bcs.n	8002404 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 0207 	bic.w	r2, r3, #7
 80023e2:	4906      	ldr	r1, [pc, #24]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ea:	4b04      	ldr	r3, [pc, #16]	; (80023fc <HAL_RCC_ClockConfig+0x25c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e040      	b.n	800247e <HAL_RCC_ClockConfig+0x2de>
 80023fc:	40022000 	.word	0x40022000
 8002400:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0304 	and.w	r3, r3, #4
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002410:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_RCC_ClockConfig+0x2e8>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	491a      	ldr	r1, [pc, #104]	; (8002488 <HAL_RCC_ClockConfig+0x2e8>)
 800241e:	4313      	orrs	r3, r2
 8002420:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d009      	beq.n	8002442 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800242e:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_RCC_ClockConfig+0x2e8>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4912      	ldr	r1, [pc, #72]	; (8002488 <HAL_RCC_ClockConfig+0x2e8>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002442:	f000 f829 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8002446:	4601      	mov	r1, r0
 8002448:	4b0f      	ldr	r3, [pc, #60]	; (8002488 <HAL_RCC_ClockConfig+0x2e8>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002450:	22f0      	movs	r2, #240	; 0xf0
 8002452:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	fa92 f2a2 	rbit	r2, r2
 800245a:	60fa      	str	r2, [r7, #12]
  return result;
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	fab2 f282 	clz	r2, r2
 8002462:	b2d2      	uxtb	r2, r2
 8002464:	40d3      	lsrs	r3, r2
 8002466:	4a09      	ldr	r2, [pc, #36]	; (800248c <HAL_RCC_ClockConfig+0x2ec>)
 8002468:	5cd3      	ldrb	r3, [r2, r3]
 800246a:	fa21 f303 	lsr.w	r3, r1, r3
 800246e:	4a08      	ldr	r2, [pc, #32]	; (8002490 <HAL_RCC_ClockConfig+0x2f0>)
 8002470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002472:	4b08      	ldr	r3, [pc, #32]	; (8002494 <HAL_RCC_ClockConfig+0x2f4>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe fb70 	bl	8000b5c <HAL_InitTick>
  
  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3778      	adds	r7, #120	; 0x78
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	08004c98 	.word	0x08004c98
 8002490:	20000038 	.word	0x20000038
 8002494:	2000003c 	.word	0x2000003c

08002498 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002498:	b480      	push	{r7}
 800249a:	b08b      	sub	sp, #44	; 0x2c
 800249c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800249e:	2300      	movs	r3, #0
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024ae:	2300      	movs	r3, #0
 80024b0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80024b2:	4b29      	ldr	r3, [pc, #164]	; (8002558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f003 030c 	and.w	r3, r3, #12
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d002      	beq.n	80024c8 <HAL_RCC_GetSysClockFreq+0x30>
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d003      	beq.n	80024ce <HAL_RCC_GetSysClockFreq+0x36>
 80024c6:	e03c      	b.n	8002542 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024c8:	4b24      	ldr	r3, [pc, #144]	; (800255c <HAL_RCC_GetSysClockFreq+0xc4>)
 80024ca:	623b      	str	r3, [r7, #32]
      break;
 80024cc:	e03c      	b.n	8002548 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80024d4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80024d8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	fa92 f2a2 	rbit	r2, r2
 80024e0:	607a      	str	r2, [r7, #4]
  return result;
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	fab2 f282 	clz	r2, r2
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	40d3      	lsrs	r3, r2
 80024ec:	4a1c      	ldr	r2, [pc, #112]	; (8002560 <HAL_RCC_GetSysClockFreq+0xc8>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80024f2:	4b19      	ldr	r3, [pc, #100]	; (8002558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	220f      	movs	r2, #15
 80024fc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	fa92 f2a2 	rbit	r2, r2
 8002504:	60fa      	str	r2, [r7, #12]
  return result;
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	fab2 f282 	clz	r2, r2
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	40d3      	lsrs	r3, r2
 8002510:	4a14      	ldr	r2, [pc, #80]	; (8002564 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002512:	5cd3      	ldrb	r3, [r2, r3]
 8002514:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002520:	4a0e      	ldr	r2, [pc, #56]	; (800255c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	fbb2 f2f3 	udiv	r2, r2, r3
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fb02 f303 	mul.w	r3, r2, r3
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
 8002530:	e004      	b.n	800253c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	4a0c      	ldr	r2, [pc, #48]	; (8002568 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002536:	fb02 f303 	mul.w	r3, r2, r3
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	623b      	str	r3, [r7, #32]
      break;
 8002540:	e002      	b.n	8002548 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002544:	623b      	str	r3, [r7, #32]
      break;
 8002546:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002548:	6a3b      	ldr	r3, [r7, #32]
}
 800254a:	4618      	mov	r0, r3
 800254c:	372c      	adds	r7, #44	; 0x2c
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	40021000 	.word	0x40021000
 800255c:	007a1200 	.word	0x007a1200
 8002560:	08004cb0 	.word	0x08004cb0
 8002564:	08004cc0 	.word	0x08004cc0
 8002568:	003d0900 	.word	0x003d0900

0800256c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_RCC_GetHCLKFreq+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000038 	.word	0x20000038

08002584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800258a:	f7ff ffef 	bl	800256c <HAL_RCC_GetHCLKFreq>
 800258e:	4601      	mov	r1, r0
 8002590:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002598:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800259c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	fa92 f2a2 	rbit	r2, r2
 80025a4:	603a      	str	r2, [r7, #0]
  return result;
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	fab2 f282 	clz	r2, r2
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	40d3      	lsrs	r3, r2
 80025b0:	4a04      	ldr	r2, [pc, #16]	; (80025c4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80025b2:	5cd3      	ldrb	r3, [r2, r3]
 80025b4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40021000 	.word	0x40021000
 80025c4:	08004ca8 	.word	0x08004ca8

080025c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025ce:	f7ff ffcd 	bl	800256c <HAL_RCC_GetHCLKFreq>
 80025d2:	4601      	mov	r1, r0
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80025dc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80025e0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	fa92 f2a2 	rbit	r2, r2
 80025e8:	603a      	str	r2, [r7, #0]
  return result;
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	fab2 f282 	clz	r2, r2
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	40d3      	lsrs	r3, r2
 80025f4:	4a04      	ldr	r2, [pc, #16]	; (8002608 <HAL_RCC_GetPCLK2Freq+0x40>)
 80025f6:	5cd3      	ldrb	r3, [r2, r3]
 80025f8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000
 8002608:	08004ca8 	.word	0x08004ca8

0800260c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b092      	sub	sp, #72	; 0x48
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 80cd 	beq.w	80027ca <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002630:	4b86      	ldr	r3, [pc, #536]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10e      	bne.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800263c:	4b83      	ldr	r3, [pc, #524]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	4a82      	ldr	r2, [pc, #520]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002646:	61d3      	str	r3, [r2, #28]
 8002648:	4b80      	ldr	r3, [pc, #512]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002654:	2301      	movs	r3, #1
 8002656:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800265a:	4b7d      	ldr	r3, [pc, #500]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002662:	2b00      	cmp	r3, #0
 8002664:	d118      	bne.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002666:	4b7a      	ldr	r3, [pc, #488]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a79      	ldr	r2, [pc, #484]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800266c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002670:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002672:	f7fe fab7 	bl	8000be4 <HAL_GetTick>
 8002676:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002678:	e008      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800267a:	f7fe fab3 	bl	8000be4 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b64      	cmp	r3, #100	; 0x64
 8002686:	d901      	bls.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e0db      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268c:	4b70      	ldr	r3, [pc, #448]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f0      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002698:	4b6c      	ldr	r3, [pc, #432]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d07d      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d076      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026b6:	4b65      	ldr	r3, [pc, #404]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026c4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c8:	fa93 f3a3 	rbit	r3, r3
 80026cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80026ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026d0:	fab3 f383 	clz	r3, r3
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b5e      	ldr	r3, [pc, #376]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026da:	4413      	add	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	461a      	mov	r2, r3
 80026e0:	2301      	movs	r3, #1
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ec:	fa93 f3a3 	rbit	r3, r3
 80026f0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80026f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	461a      	mov	r2, r3
 80026fc:	4b55      	ldr	r3, [pc, #340]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026fe:	4413      	add	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	461a      	mov	r2, r3
 8002704:	2300      	movs	r3, #0
 8002706:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002708:	4a50      	ldr	r2, [pc, #320]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800270a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800270c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800270e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d045      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7fe fa64 	bl	8000be4 <HAL_GetTick>
 800271c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271e:	e00a      	b.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002720:	f7fe fa60 	bl	8000be4 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	f241 3288 	movw	r2, #5000	; 0x1388
 800272e:	4293      	cmp	r3, r2
 8002730:	d901      	bls.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e086      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002736:	2302      	movs	r3, #2
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	fa93 f3a3 	rbit	r3, r3
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
 8002742:	2302      	movs	r3, #2
 8002744:	623b      	str	r3, [r7, #32]
 8002746:	6a3b      	ldr	r3, [r7, #32]
 8002748:	fa93 f3a3 	rbit	r3, r3
 800274c:	61fb      	str	r3, [r7, #28]
  return result;
 800274e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	095b      	lsrs	r3, r3, #5
 8002758:	b2db      	uxtb	r3, r3
 800275a:	f043 0302 	orr.w	r3, r3, #2
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d102      	bne.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002764:	4b39      	ldr	r3, [pc, #228]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	e007      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800276a:	2302      	movs	r3, #2
 800276c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	fa93 f3a3 	rbit	r3, r3
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	4b35      	ldr	r3, [pc, #212]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	2202      	movs	r2, #2
 800277c:	613a      	str	r2, [r7, #16]
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	fa92 f2a2 	rbit	r2, r2
 8002784:	60fa      	str	r2, [r7, #12]
  return result;
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	fab2 f282 	clz	r2, r2
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	f002 021f 	and.w	r2, r2, #31
 8002798:	2101      	movs	r1, #1
 800279a:	fa01 f202 	lsl.w	r2, r1, r2
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0bd      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80027a4:	4b29      	ldr	r3, [pc, #164]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4926      	ldr	r1, [pc, #152]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d105      	bne.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027be:	4b23      	ldr	r3, [pc, #140]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	4a22      	ldr	r2, [pc, #136]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027c8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027d6:	4b1d      	ldr	r3, [pc, #116]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	f023 0203 	bic.w	r2, r3, #3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	491a      	ldr	r1, [pc, #104]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0320 	and.w	r3, r3, #32
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d008      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027f4:	4b15      	ldr	r3, [pc, #84]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	f023 0210 	bic.w	r2, r3, #16
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	4912      	ldr	r1, [pc, #72]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002802:	4313      	orrs	r3, r2
 8002804:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800280e:	2b00      	cmp	r3, #0
 8002810:	d008      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002812:	4b0e      	ldr	r3, [pc, #56]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002816:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	490b      	ldr	r1, [pc, #44]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002820:	4313      	orrs	r3, r2
 8002822:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002830:	4b06      	ldr	r3, [pc, #24]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002834:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	4903      	ldr	r1, [pc, #12]	; (800284c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800283e:	4313      	orrs	r3, r2
 8002840:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3748      	adds	r7, #72	; 0x48
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40021000 	.word	0x40021000
 8002850:	40007000 	.word	0x40007000
 8002854:	10908100 	.word	0x10908100

08002858 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e073      	b.n	8002956 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7f5b      	ldrb	r3, [r3, #29]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d105      	bne.n	8002884 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7fd ff6e 	bl	8000760 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	2b10      	cmp	r3, #16
 8002896:	d055      	beq.n	8002944 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	22ca      	movs	r2, #202	; 0xca
 800289e:	625a      	str	r2, [r3, #36]	; 0x24
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2253      	movs	r2, #83	; 0x53
 80028a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 fa49 	bl	8002d40 <RTC_EnterInitMode>
 80028ae:	4603      	mov	r3, r0
 80028b0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d12c      	bne.n	8002912 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6812      	ldr	r2, [r2, #0]
 80028c2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80028c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ca:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6899      	ldr	r1, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	68d2      	ldr	r2, [r2, #12]
 80028f2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6919      	ldr	r1, [r3, #16]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	041a      	lsls	r2, r3, #16
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 fa50 	bl	8002dae <RTC_ExitInitMode>
 800290e:	4603      	mov	r3, r0
 8002910:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d110      	bne.n	800293a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002926:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	22ff      	movs	r2, #255	; 0xff
 8002940:	625a      	str	r2, [r3, #36]	; 0x24
 8002942:	e001      	b.n	8002948 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d102      	bne.n	8002954 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002954:	7bfb      	ldrb	r3, [r7, #15]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800295e:	b590      	push	{r4, r7, lr}
 8002960:	b087      	sub	sp, #28
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	7f1b      	ldrb	r3, [r3, #28]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d101      	bne.n	800297a <HAL_RTC_SetTime+0x1c>
 8002976:	2302      	movs	r3, #2
 8002978:	e087      	b.n	8002a8a <HAL_RTC_SetTime+0x12c>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2201      	movs	r2, #1
 800297e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2202      	movs	r2, #2
 8002984:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d126      	bne.n	80029da <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d102      	bne.n	80029a0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	2200      	movs	r2, #0
 800299e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 fa27 	bl	8002df8 <RTC_ByteToBcd2>
 80029aa:	4603      	mov	r3, r0
 80029ac:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	785b      	ldrb	r3, [r3, #1]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 fa20 	bl	8002df8 <RTC_ByteToBcd2>
 80029b8:	4603      	mov	r3, r0
 80029ba:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80029bc:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	789b      	ldrb	r3, [r3, #2]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 fa18 	bl	8002df8 <RTC_ByteToBcd2>
 80029c8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80029ca:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	78db      	ldrb	r3, [r3, #3]
 80029d2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80029d4:	4313      	orrs	r3, r2
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	e018      	b.n	8002a0c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2200      	movs	r2, #0
 80029ec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	785b      	ldrb	r3, [r3, #1]
 80029f8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80029fa:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002a00:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	78db      	ldrb	r3, [r3, #3]
 8002a06:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	22ca      	movs	r2, #202	; 0xca
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2253      	movs	r2, #83	; 0x53
 8002a1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 f98f 	bl	8002d40 <RTC_EnterInitMode>
 8002a22:	4603      	mov	r3, r0
 8002a24:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002a26:	7cfb      	ldrb	r3, [r7, #19]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d120      	bne.n	8002a6e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002a36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002a3a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a4a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6899      	ldr	r1, [r3, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 f9a2 	bl	8002dae <RTC_ExitInitMode>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002a6e:	7cfb      	ldrb	r3, [r7, #19]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d102      	bne.n	8002a7a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2201      	movs	r2, #1
 8002a78:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	22ff      	movs	r2, #255	; 0xff
 8002a80:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	771a      	strb	r2, [r3, #28]

  return status;
 8002a88:	7cfb      	ldrb	r3, [r7, #19]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}

08002a92 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b086      	sub	sp, #24
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	60f8      	str	r0, [r7, #12]
 8002a9a:	60b9      	str	r1, [r7, #8]
 8002a9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002ac4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002ac8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	0c1b      	lsrs	r3, r3, #16
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	0d9b      	lsrs	r3, r3, #22
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d11a      	bne.n	8002b44 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 f98e 	bl	8002e34 <RTC_Bcd2ToByte>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	785b      	ldrb	r3, [r3, #1]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 f985 	bl	8002e34 <RTC_Bcd2ToByte>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	789b      	ldrb	r3, [r3, #2]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 f97c 	bl	8002e34 <RTC_Bcd2ToByte>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002b4e:	b590      	push	{r4, r7, lr}
 8002b50:	b087      	sub	sp, #28
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	7f1b      	ldrb	r3, [r3, #28]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d101      	bne.n	8002b6a <HAL_RTC_SetDate+0x1c>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e071      	b.n	8002c4e <HAL_RTC_SetDate+0x100>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2202      	movs	r2, #2
 8002b74:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10e      	bne.n	8002b9a <HAL_RTC_SetDate+0x4c>
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	785b      	ldrb	r3, [r3, #1]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	785b      	ldrb	r3, [r3, #1]
 8002b8c:	f023 0310 	bic.w	r3, r3, #16
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	330a      	adds	r3, #10
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d11c      	bne.n	8002bda <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	78db      	ldrb	r3, [r3, #3]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f927 	bl	8002df8 <RTC_ByteToBcd2>
 8002baa:	4603      	mov	r3, r0
 8002bac:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	785b      	ldrb	r3, [r3, #1]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f920 	bl	8002df8 <RTC_ByteToBcd2>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002bbc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	789b      	ldrb	r3, [r3, #2]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 f918 	bl	8002df8 <RTC_ByteToBcd2>
 8002bc8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002bca:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	e00e      	b.n	8002bf8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	78db      	ldrb	r3, [r3, #3]
 8002bde:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	785b      	ldrb	r3, [r3, #1]
 8002be4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002be6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002bec:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	22ca      	movs	r2, #202	; 0xca
 8002bfe:	625a      	str	r2, [r3, #36]	; 0x24
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2253      	movs	r2, #83	; 0x53
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 f899 	bl	8002d40 <RTC_EnterInitMode>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002c12:	7cfb      	ldrb	r3, [r7, #19]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10c      	bne.n	8002c32 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002c22:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002c26:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 f8c0 	bl	8002dae <RTC_ExitInitMode>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002c32:	7cfb      	ldrb	r3, [r7, #19]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d102      	bne.n	8002c3e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	22ff      	movs	r2, #255	; 0xff
 8002c44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	771a      	strb	r2, [r3, #28]

  return status;
 8002c4c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	371c      	adds	r7, #28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd90      	pop	{r4, r7, pc}

08002c56 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002c70:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002c74:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	0c1b      	lsrs	r3, r3, #16
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	0a1b      	lsrs	r3, r3, #8
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	f003 031f 	and.w	r3, r3, #31
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	0b5b      	lsrs	r3, r3, #13
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d11a      	bne.n	8002cea <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	78db      	ldrb	r3, [r3, #3]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f8bb 	bl	8002e34 <RTC_Bcd2ToByte>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	785b      	ldrb	r3, [r3, #1]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f8b2 	bl	8002e34 <RTC_Bcd2ToByte>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	789b      	ldrb	r3, [r3, #2]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f000 f8a9 	bl	8002e34 <RTC_Bcd2ToByte>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a0d      	ldr	r2, [pc, #52]	; (8002d3c <HAL_RTC_WaitForSynchro+0x48>)
 8002d06:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d08:	f7fd ff6c 	bl	8000be4 <HAL_GetTick>
 8002d0c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002d0e:	e009      	b.n	8002d24 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d10:	f7fd ff68 	bl	8000be4 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d1e:	d901      	bls.n	8002d24 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e007      	b.n	8002d34 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0ee      	beq.n	8002d10 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	00017f5f 	.word	0x00017f5f

08002d40 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d122      	bne.n	8002da4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d6c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d6e:	f7fd ff39 	bl	8000be4 <HAL_GetTick>
 8002d72:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002d74:	e00c      	b.n	8002d90 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d76:	f7fd ff35 	bl	8000be4 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d84:	d904      	bls.n	8002d90 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2204      	movs	r2, #4
 8002d8a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d102      	bne.n	8002da4 <RTC_EnterInitMode+0x64>
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d1e8      	bne.n	8002d76 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b084      	sub	sp, #16
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dc8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0320 	and.w	r3, r3, #32
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10a      	bne.n	8002dee <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff ff8b 	bl	8002cf4 <HAL_RTC_WaitForSynchro>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d004      	beq.n	8002dee <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2204      	movs	r2, #4
 8002de8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002e06:	e005      	b.n	8002e14 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	3b0a      	subs	r3, #10
 8002e12:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	2b09      	cmp	r3, #9
 8002e18:	d8f6      	bhi.n	8002e08 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	b2db      	uxtb	r3, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	091b      	lsrs	r3, r3, #4
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	4413      	add	r3, r2
 8002e62:	b2db      	uxtb	r3, r3
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e040      	b.n	8002f04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7fd fde0 	bl	8000a58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2224      	movs	r2, #36	; 0x24
 8002e9c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0201 	bic.w	r2, r2, #1
 8002eac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f8b6 	bl	8003020 <UART_SetConfig>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e022      	b.n	8002f04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d002      	beq.n	8002ecc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f9e0 	bl	800328c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002eda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002eea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f042 0201 	orr.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 fa67 	bl	80033d0 <UART_CheckIdleState>
 8002f02:	4603      	mov	r3, r0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	; 0x28
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d178      	bne.n	8003016 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d002      	beq.n	8002f30 <HAL_UART_Transmit+0x24>
 8002f2a:	88fb      	ldrh	r3, [r7, #6]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e071      	b.n	8003018 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2221      	movs	r2, #33	; 0x21
 8002f40:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f42:	f7fd fe4f 	bl	8000be4 <HAL_GetTick>
 8002f46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	88fa      	ldrh	r2, [r7, #6]
 8002f4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	88fa      	ldrh	r2, [r7, #6]
 8002f54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f60:	d108      	bne.n	8002f74 <HAL_UART_Transmit+0x68>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d104      	bne.n	8002f74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	e003      	b.n	8002f7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f7c:	e030      	b.n	8002fe0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	9300      	str	r3, [sp, #0]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2200      	movs	r2, #0
 8002f86:	2180      	movs	r1, #128	; 0x80
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 fac9 	bl	8003520 <UART_WaitOnFlagUntilTimeout>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d004      	beq.n	8002f9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2220      	movs	r2, #32
 8002f98:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e03c      	b.n	8003018 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10b      	bne.n	8002fbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	881a      	ldrh	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fb0:	b292      	uxth	r2, r2
 8002fb2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	61bb      	str	r3, [r7, #24]
 8002fba:	e008      	b.n	8002fce <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	781a      	ldrb	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1c8      	bne.n	8002f7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2140      	movs	r1, #64	; 0x40
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 fa92 	bl	8003520 <UART_WaitOnFlagUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d004      	beq.n	800300c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2220      	movs	r2, #32
 8003006:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e005      	b.n	8003018 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	e000      	b.n	8003018 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003016:	2302      	movs	r3, #2
  }
}
 8003018:	4618      	mov	r0, r3
 800301a:	3720      	adds	r7, #32
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b088      	sub	sp, #32
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	4313      	orrs	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	4b8a      	ldr	r3, [pc, #552]	; (8003274 <UART_SetConfig+0x254>)
 800304c:	4013      	ands	r3, r2
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6812      	ldr	r2, [r2, #0]
 8003052:	6979      	ldr	r1, [r7, #20]
 8003054:	430b      	orrs	r3, r1
 8003056:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	4313      	orrs	r3, r2
 800307c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	430a      	orrs	r2, r1
 8003090:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a78      	ldr	r2, [pc, #480]	; (8003278 <UART_SetConfig+0x258>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d120      	bne.n	80030de <UART_SetConfig+0xbe>
 800309c:	4b77      	ldr	r3, [pc, #476]	; (800327c <UART_SetConfig+0x25c>)
 800309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b03      	cmp	r3, #3
 80030a6:	d817      	bhi.n	80030d8 <UART_SetConfig+0xb8>
 80030a8:	a201      	add	r2, pc, #4	; (adr r2, 80030b0 <UART_SetConfig+0x90>)
 80030aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ae:	bf00      	nop
 80030b0:	080030c1 	.word	0x080030c1
 80030b4:	080030cd 	.word	0x080030cd
 80030b8:	080030d3 	.word	0x080030d3
 80030bc:	080030c7 	.word	0x080030c7
 80030c0:	2300      	movs	r3, #0
 80030c2:	77fb      	strb	r3, [r7, #31]
 80030c4:	e01d      	b.n	8003102 <UART_SetConfig+0xe2>
 80030c6:	2302      	movs	r3, #2
 80030c8:	77fb      	strb	r3, [r7, #31]
 80030ca:	e01a      	b.n	8003102 <UART_SetConfig+0xe2>
 80030cc:	2304      	movs	r3, #4
 80030ce:	77fb      	strb	r3, [r7, #31]
 80030d0:	e017      	b.n	8003102 <UART_SetConfig+0xe2>
 80030d2:	2308      	movs	r3, #8
 80030d4:	77fb      	strb	r3, [r7, #31]
 80030d6:	e014      	b.n	8003102 <UART_SetConfig+0xe2>
 80030d8:	2310      	movs	r3, #16
 80030da:	77fb      	strb	r3, [r7, #31]
 80030dc:	e011      	b.n	8003102 <UART_SetConfig+0xe2>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a67      	ldr	r2, [pc, #412]	; (8003280 <UART_SetConfig+0x260>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d102      	bne.n	80030ee <UART_SetConfig+0xce>
 80030e8:	2300      	movs	r3, #0
 80030ea:	77fb      	strb	r3, [r7, #31]
 80030ec:	e009      	b.n	8003102 <UART_SetConfig+0xe2>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a64      	ldr	r2, [pc, #400]	; (8003284 <UART_SetConfig+0x264>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d102      	bne.n	80030fe <UART_SetConfig+0xde>
 80030f8:	2300      	movs	r3, #0
 80030fa:	77fb      	strb	r3, [r7, #31]
 80030fc:	e001      	b.n	8003102 <UART_SetConfig+0xe2>
 80030fe:	2310      	movs	r3, #16
 8003100:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800310a:	d15a      	bne.n	80031c2 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800310c:	7ffb      	ldrb	r3, [r7, #31]
 800310e:	2b08      	cmp	r3, #8
 8003110:	d827      	bhi.n	8003162 <UART_SetConfig+0x142>
 8003112:	a201      	add	r2, pc, #4	; (adr r2, 8003118 <UART_SetConfig+0xf8>)
 8003114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003118:	0800313d 	.word	0x0800313d
 800311c:	08003145 	.word	0x08003145
 8003120:	0800314d 	.word	0x0800314d
 8003124:	08003163 	.word	0x08003163
 8003128:	08003153 	.word	0x08003153
 800312c:	08003163 	.word	0x08003163
 8003130:	08003163 	.word	0x08003163
 8003134:	08003163 	.word	0x08003163
 8003138:	0800315b 	.word	0x0800315b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800313c:	f7ff fa22 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8003140:	61b8      	str	r0, [r7, #24]
        break;
 8003142:	e013      	b.n	800316c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003144:	f7ff fa40 	bl	80025c8 <HAL_RCC_GetPCLK2Freq>
 8003148:	61b8      	str	r0, [r7, #24]
        break;
 800314a:	e00f      	b.n	800316c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800314c:	4b4e      	ldr	r3, [pc, #312]	; (8003288 <UART_SetConfig+0x268>)
 800314e:	61bb      	str	r3, [r7, #24]
        break;
 8003150:	e00c      	b.n	800316c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003152:	f7ff f9a1 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8003156:	61b8      	str	r0, [r7, #24]
        break;
 8003158:	e008      	b.n	800316c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800315a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800315e:	61bb      	str	r3, [r7, #24]
        break;
 8003160:	e004      	b.n	800316c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	77bb      	strb	r3, [r7, #30]
        break;
 800316a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d074      	beq.n	800325c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	005a      	lsls	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	441a      	add	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	fbb2 f3f3 	udiv	r3, r2, r3
 8003186:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2b0f      	cmp	r3, #15
 800318c:	d916      	bls.n	80031bc <UART_SetConfig+0x19c>
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003194:	d212      	bcs.n	80031bc <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	b29b      	uxth	r3, r3
 800319a:	f023 030f 	bic.w	r3, r3, #15
 800319e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	89fb      	ldrh	r3, [r7, #14]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	89fa      	ldrh	r2, [r7, #14]
 80031b8:	60da      	str	r2, [r3, #12]
 80031ba:	e04f      	b.n	800325c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	77bb      	strb	r3, [r7, #30]
 80031c0:	e04c      	b.n	800325c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031c2:	7ffb      	ldrb	r3, [r7, #31]
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d828      	bhi.n	800321a <UART_SetConfig+0x1fa>
 80031c8:	a201      	add	r2, pc, #4	; (adr r2, 80031d0 <UART_SetConfig+0x1b0>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	080031f5 	.word	0x080031f5
 80031d4:	080031fd 	.word	0x080031fd
 80031d8:	08003205 	.word	0x08003205
 80031dc:	0800321b 	.word	0x0800321b
 80031e0:	0800320b 	.word	0x0800320b
 80031e4:	0800321b 	.word	0x0800321b
 80031e8:	0800321b 	.word	0x0800321b
 80031ec:	0800321b 	.word	0x0800321b
 80031f0:	08003213 	.word	0x08003213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f4:	f7ff f9c6 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 80031f8:	61b8      	str	r0, [r7, #24]
        break;
 80031fa:	e013      	b.n	8003224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031fc:	f7ff f9e4 	bl	80025c8 <HAL_RCC_GetPCLK2Freq>
 8003200:	61b8      	str	r0, [r7, #24]
        break;
 8003202:	e00f      	b.n	8003224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003204:	4b20      	ldr	r3, [pc, #128]	; (8003288 <UART_SetConfig+0x268>)
 8003206:	61bb      	str	r3, [r7, #24]
        break;
 8003208:	e00c      	b.n	8003224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800320a:	f7ff f945 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 800320e:	61b8      	str	r0, [r7, #24]
        break;
 8003210:	e008      	b.n	8003224 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003216:	61bb      	str	r3, [r7, #24]
        break;
 8003218:	e004      	b.n	8003224 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	77bb      	strb	r3, [r7, #30]
        break;
 8003222:	bf00      	nop
    }

    if (pclk != 0U)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d018      	beq.n	800325c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	085a      	lsrs	r2, r3, #1
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	441a      	add	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	fbb2 f3f3 	udiv	r3, r2, r3
 800323c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b0f      	cmp	r3, #15
 8003242:	d909      	bls.n	8003258 <UART_SetConfig+0x238>
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800324a:	d205      	bcs.n	8003258 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	b29a      	uxth	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	60da      	str	r2, [r3, #12]
 8003256:	e001      	b.n	800325c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003268:	7fbb      	ldrb	r3, [r7, #30]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3720      	adds	r7, #32
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	efff69f3 	.word	0xefff69f3
 8003278:	40013800 	.word	0x40013800
 800327c:	40021000 	.word	0x40021000
 8003280:	40004400 	.word	0x40004400
 8003284:	40004800 	.word	0x40004800
 8003288:	007a1200 	.word	0x007a1200

0800328c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00a      	beq.n	80032b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00a      	beq.n	80032fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00a      	beq.n	800331c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	f003 0310 	and.w	r3, r3, #16
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003342:	f003 0320 	and.w	r3, r3, #32
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01a      	beq.n	80033a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800338a:	d10a      	bne.n	80033a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00a      	beq.n	80033c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	605a      	str	r2, [r3, #4]
  }
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b098      	sub	sp, #96	; 0x60
 80033d4:	af02      	add	r7, sp, #8
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033e0:	f7fd fc00 	bl	8000be4 <HAL_GetTick>
 80033e4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0308 	and.w	r3, r3, #8
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d12e      	bne.n	8003452 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033fc:	2200      	movs	r2, #0
 80033fe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f88c 	bl	8003520 <UART_WaitOnFlagUntilTimeout>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d021      	beq.n	8003452 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003416:	e853 3f00 	ldrex	r3, [r3]
 800341a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800341c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800341e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003422:	653b      	str	r3, [r7, #80]	; 0x50
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	461a      	mov	r2, r3
 800342a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800342c:	647b      	str	r3, [r7, #68]	; 0x44
 800342e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003430:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003432:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003434:	e841 2300 	strex	r3, r2, [r1]
 8003438:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800343a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1e6      	bne.n	800340e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2220      	movs	r2, #32
 8003444:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e062      	b.n	8003518 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b04      	cmp	r3, #4
 800345e:	d149      	bne.n	80034f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003460:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003468:	2200      	movs	r2, #0
 800346a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f856 	bl	8003520 <UART_WaitOnFlagUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d03c      	beq.n	80034f4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	e853 3f00 	ldrex	r3, [r3]
 8003486:	623b      	str	r3, [r7, #32]
   return(result);
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800348e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003498:	633b      	str	r3, [r7, #48]	; 0x30
 800349a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800349e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034a0:	e841 2300 	strex	r3, r2, [r1]
 80034a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80034a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1e6      	bne.n	800347a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	3308      	adds	r3, #8
 80034b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	e853 3f00 	ldrex	r3, [r3]
 80034ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f023 0301 	bic.w	r3, r3, #1
 80034c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3308      	adds	r3, #8
 80034ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80034cc:	61fa      	str	r2, [r7, #28]
 80034ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d0:	69b9      	ldr	r1, [r7, #24]
 80034d2:	69fa      	ldr	r2, [r7, #28]
 80034d4:	e841 2300 	strex	r3, r2, [r1]
 80034d8:	617b      	str	r3, [r7, #20]
   return(result);
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e5      	bne.n	80034ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e011      	b.n	8003518 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2220      	movs	r2, #32
 80034f8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2220      	movs	r2, #32
 80034fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3758      	adds	r7, #88	; 0x58
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	4613      	mov	r3, r2
 800352e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003530:	e049      	b.n	80035c6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003538:	d045      	beq.n	80035c6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800353a:	f7fd fb53 	bl	8000be4 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	429a      	cmp	r2, r3
 8003548:	d302      	bcc.n	8003550 <UART_WaitOnFlagUntilTimeout+0x30>
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e048      	b.n	80035e6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	d031      	beq.n	80035c6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b08      	cmp	r3, #8
 800356e:	d110      	bne.n	8003592 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2208      	movs	r2, #8
 8003576:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 f838 	bl	80035ee <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2208      	movs	r2, #8
 8003582:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e029      	b.n	80035e6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800359c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035a0:	d111      	bne.n	80035c6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f81e 	bl	80035ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2220      	movs	r2, #32
 80035b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e00f      	b.n	80035e6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	4013      	ands	r3, r2
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	bf0c      	ite	eq
 80035d6:	2301      	moveq	r3, #1
 80035d8:	2300      	movne	r3, #0
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	461a      	mov	r2, r3
 80035de:	79fb      	ldrb	r3, [r7, #7]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d0a6      	beq.n	8003532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b095      	sub	sp, #84	; 0x54
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035fe:	e853 3f00 	ldrex	r3, [r3]
 8003602:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800360a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	461a      	mov	r2, r3
 8003612:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003614:	643b      	str	r3, [r7, #64]	; 0x40
 8003616:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003618:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800361a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800361c:	e841 2300 	strex	r3, r2, [r1]
 8003620:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1e6      	bne.n	80035f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	3308      	adds	r3, #8
 800362e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	e853 3f00 	ldrex	r3, [r3]
 8003636:	61fb      	str	r3, [r7, #28]
   return(result);
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f023 0301 	bic.w	r3, r3, #1
 800363e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	3308      	adds	r3, #8
 8003646:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003648:	62fa      	str	r2, [r7, #44]	; 0x2c
 800364a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800364e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003650:	e841 2300 	strex	r3, r2, [r1]
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1e5      	bne.n	8003628 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003660:	2b01      	cmp	r3, #1
 8003662:	d118      	bne.n	8003696 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	e853 3f00 	ldrex	r3, [r3]
 8003670:	60bb      	str	r3, [r7, #8]
   return(result);
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	f023 0310 	bic.w	r3, r3, #16
 8003678:	647b      	str	r3, [r7, #68]	; 0x44
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003682:	61bb      	str	r3, [r7, #24]
 8003684:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003686:	6979      	ldr	r1, [r7, #20]
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	e841 2300 	strex	r3, r2, [r1]
 800368e:	613b      	str	r3, [r7, #16]
   return(result);
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1e6      	bne.n	8003664 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2220      	movs	r2, #32
 800369a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80036aa:	bf00      	nop
 80036ac:	3754      	adds	r7, #84	; 0x54
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <atoi>:
 80036b6:	220a      	movs	r2, #10
 80036b8:	2100      	movs	r1, #0
 80036ba:	f000 b883 	b.w	80037c4 <strtol>
	...

080036c0 <_strtol_l.constprop.0>:
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036c6:	d001      	beq.n	80036cc <_strtol_l.constprop.0+0xc>
 80036c8:	2b24      	cmp	r3, #36	; 0x24
 80036ca:	d906      	bls.n	80036da <_strtol_l.constprop.0+0x1a>
 80036cc:	f000 fa7a 	bl	8003bc4 <__errno>
 80036d0:	2316      	movs	r3, #22
 80036d2:	6003      	str	r3, [r0, #0]
 80036d4:	2000      	movs	r0, #0
 80036d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80037c0 <_strtol_l.constprop.0+0x100>
 80036de:	460d      	mov	r5, r1
 80036e0:	462e      	mov	r6, r5
 80036e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80036e6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80036ea:	f017 0708 	ands.w	r7, r7, #8
 80036ee:	d1f7      	bne.n	80036e0 <_strtol_l.constprop.0+0x20>
 80036f0:	2c2d      	cmp	r4, #45	; 0x2d
 80036f2:	d132      	bne.n	800375a <_strtol_l.constprop.0+0x9a>
 80036f4:	782c      	ldrb	r4, [r5, #0]
 80036f6:	2701      	movs	r7, #1
 80036f8:	1cb5      	adds	r5, r6, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d05b      	beq.n	80037b6 <_strtol_l.constprop.0+0xf6>
 80036fe:	2b10      	cmp	r3, #16
 8003700:	d109      	bne.n	8003716 <_strtol_l.constprop.0+0x56>
 8003702:	2c30      	cmp	r4, #48	; 0x30
 8003704:	d107      	bne.n	8003716 <_strtol_l.constprop.0+0x56>
 8003706:	782c      	ldrb	r4, [r5, #0]
 8003708:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800370c:	2c58      	cmp	r4, #88	; 0x58
 800370e:	d14d      	bne.n	80037ac <_strtol_l.constprop.0+0xec>
 8003710:	786c      	ldrb	r4, [r5, #1]
 8003712:	2310      	movs	r3, #16
 8003714:	3502      	adds	r5, #2
 8003716:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800371a:	f108 38ff 	add.w	r8, r8, #4294967295
 800371e:	f04f 0e00 	mov.w	lr, #0
 8003722:	fbb8 f9f3 	udiv	r9, r8, r3
 8003726:	4676      	mov	r6, lr
 8003728:	fb03 8a19 	mls	sl, r3, r9, r8
 800372c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003730:	f1bc 0f09 	cmp.w	ip, #9
 8003734:	d816      	bhi.n	8003764 <_strtol_l.constprop.0+0xa4>
 8003736:	4664      	mov	r4, ip
 8003738:	42a3      	cmp	r3, r4
 800373a:	dd24      	ble.n	8003786 <_strtol_l.constprop.0+0xc6>
 800373c:	f1be 3fff 	cmp.w	lr, #4294967295
 8003740:	d008      	beq.n	8003754 <_strtol_l.constprop.0+0x94>
 8003742:	45b1      	cmp	r9, r6
 8003744:	d31c      	bcc.n	8003780 <_strtol_l.constprop.0+0xc0>
 8003746:	d101      	bne.n	800374c <_strtol_l.constprop.0+0x8c>
 8003748:	45a2      	cmp	sl, r4
 800374a:	db19      	blt.n	8003780 <_strtol_l.constprop.0+0xc0>
 800374c:	fb06 4603 	mla	r6, r6, r3, r4
 8003750:	f04f 0e01 	mov.w	lr, #1
 8003754:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003758:	e7e8      	b.n	800372c <_strtol_l.constprop.0+0x6c>
 800375a:	2c2b      	cmp	r4, #43	; 0x2b
 800375c:	bf04      	itt	eq
 800375e:	782c      	ldrbeq	r4, [r5, #0]
 8003760:	1cb5      	addeq	r5, r6, #2
 8003762:	e7ca      	b.n	80036fa <_strtol_l.constprop.0+0x3a>
 8003764:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003768:	f1bc 0f19 	cmp.w	ip, #25
 800376c:	d801      	bhi.n	8003772 <_strtol_l.constprop.0+0xb2>
 800376e:	3c37      	subs	r4, #55	; 0x37
 8003770:	e7e2      	b.n	8003738 <_strtol_l.constprop.0+0x78>
 8003772:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003776:	f1bc 0f19 	cmp.w	ip, #25
 800377a:	d804      	bhi.n	8003786 <_strtol_l.constprop.0+0xc6>
 800377c:	3c57      	subs	r4, #87	; 0x57
 800377e:	e7db      	b.n	8003738 <_strtol_l.constprop.0+0x78>
 8003780:	f04f 3eff 	mov.w	lr, #4294967295
 8003784:	e7e6      	b.n	8003754 <_strtol_l.constprop.0+0x94>
 8003786:	f1be 3fff 	cmp.w	lr, #4294967295
 800378a:	d105      	bne.n	8003798 <_strtol_l.constprop.0+0xd8>
 800378c:	2322      	movs	r3, #34	; 0x22
 800378e:	6003      	str	r3, [r0, #0]
 8003790:	4646      	mov	r6, r8
 8003792:	b942      	cbnz	r2, 80037a6 <_strtol_l.constprop.0+0xe6>
 8003794:	4630      	mov	r0, r6
 8003796:	e79e      	b.n	80036d6 <_strtol_l.constprop.0+0x16>
 8003798:	b107      	cbz	r7, 800379c <_strtol_l.constprop.0+0xdc>
 800379a:	4276      	negs	r6, r6
 800379c:	2a00      	cmp	r2, #0
 800379e:	d0f9      	beq.n	8003794 <_strtol_l.constprop.0+0xd4>
 80037a0:	f1be 0f00 	cmp.w	lr, #0
 80037a4:	d000      	beq.n	80037a8 <_strtol_l.constprop.0+0xe8>
 80037a6:	1e69      	subs	r1, r5, #1
 80037a8:	6011      	str	r1, [r2, #0]
 80037aa:	e7f3      	b.n	8003794 <_strtol_l.constprop.0+0xd4>
 80037ac:	2430      	movs	r4, #48	; 0x30
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1b1      	bne.n	8003716 <_strtol_l.constprop.0+0x56>
 80037b2:	2308      	movs	r3, #8
 80037b4:	e7af      	b.n	8003716 <_strtol_l.constprop.0+0x56>
 80037b6:	2c30      	cmp	r4, #48	; 0x30
 80037b8:	d0a5      	beq.n	8003706 <_strtol_l.constprop.0+0x46>
 80037ba:	230a      	movs	r3, #10
 80037bc:	e7ab      	b.n	8003716 <_strtol_l.constprop.0+0x56>
 80037be:	bf00      	nop
 80037c0:	08004cd1 	.word	0x08004cd1

080037c4 <strtol>:
 80037c4:	4613      	mov	r3, r2
 80037c6:	460a      	mov	r2, r1
 80037c8:	4601      	mov	r1, r0
 80037ca:	4802      	ldr	r0, [pc, #8]	; (80037d4 <strtol+0x10>)
 80037cc:	6800      	ldr	r0, [r0, #0]
 80037ce:	f7ff bf77 	b.w	80036c0 <_strtol_l.constprop.0>
 80037d2:	bf00      	nop
 80037d4:	2000009c 	.word	0x2000009c

080037d8 <std>:
 80037d8:	2300      	movs	r3, #0
 80037da:	b510      	push	{r4, lr}
 80037dc:	4604      	mov	r4, r0
 80037de:	e9c0 3300 	strd	r3, r3, [r0]
 80037e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037e6:	6083      	str	r3, [r0, #8]
 80037e8:	8181      	strh	r1, [r0, #12]
 80037ea:	6643      	str	r3, [r0, #100]	; 0x64
 80037ec:	81c2      	strh	r2, [r0, #14]
 80037ee:	6183      	str	r3, [r0, #24]
 80037f0:	4619      	mov	r1, r3
 80037f2:	2208      	movs	r2, #8
 80037f4:	305c      	adds	r0, #92	; 0x5c
 80037f6:	f000 f928 	bl	8003a4a <memset>
 80037fa:	4b0d      	ldr	r3, [pc, #52]	; (8003830 <std+0x58>)
 80037fc:	6263      	str	r3, [r4, #36]	; 0x24
 80037fe:	4b0d      	ldr	r3, [pc, #52]	; (8003834 <std+0x5c>)
 8003800:	62a3      	str	r3, [r4, #40]	; 0x28
 8003802:	4b0d      	ldr	r3, [pc, #52]	; (8003838 <std+0x60>)
 8003804:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003806:	4b0d      	ldr	r3, [pc, #52]	; (800383c <std+0x64>)
 8003808:	6323      	str	r3, [r4, #48]	; 0x30
 800380a:	4b0d      	ldr	r3, [pc, #52]	; (8003840 <std+0x68>)
 800380c:	6224      	str	r4, [r4, #32]
 800380e:	429c      	cmp	r4, r3
 8003810:	d006      	beq.n	8003820 <std+0x48>
 8003812:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003816:	4294      	cmp	r4, r2
 8003818:	d002      	beq.n	8003820 <std+0x48>
 800381a:	33d0      	adds	r3, #208	; 0xd0
 800381c:	429c      	cmp	r4, r3
 800381e:	d105      	bne.n	800382c <std+0x54>
 8003820:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003828:	f000 b9f6 	b.w	8003c18 <__retarget_lock_init_recursive>
 800382c:	bd10      	pop	{r4, pc}
 800382e:	bf00      	nop
 8003830:	080039c5 	.word	0x080039c5
 8003834:	080039e7 	.word	0x080039e7
 8003838:	08003a1f 	.word	0x08003a1f
 800383c:	08003a43 	.word	0x08003a43
 8003840:	200001a8 	.word	0x200001a8

08003844 <stdio_exit_handler>:
 8003844:	4a02      	ldr	r2, [pc, #8]	; (8003850 <stdio_exit_handler+0xc>)
 8003846:	4903      	ldr	r1, [pc, #12]	; (8003854 <stdio_exit_handler+0x10>)
 8003848:	4803      	ldr	r0, [pc, #12]	; (8003858 <stdio_exit_handler+0x14>)
 800384a:	f000 b869 	b.w	8003920 <_fwalk_sglue>
 800384e:	bf00      	nop
 8003850:	20000044 	.word	0x20000044
 8003854:	08004539 	.word	0x08004539
 8003858:	20000050 	.word	0x20000050

0800385c <cleanup_stdio>:
 800385c:	6841      	ldr	r1, [r0, #4]
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <cleanup_stdio+0x34>)
 8003860:	4299      	cmp	r1, r3
 8003862:	b510      	push	{r4, lr}
 8003864:	4604      	mov	r4, r0
 8003866:	d001      	beq.n	800386c <cleanup_stdio+0x10>
 8003868:	f000 fe66 	bl	8004538 <_fflush_r>
 800386c:	68a1      	ldr	r1, [r4, #8]
 800386e:	4b09      	ldr	r3, [pc, #36]	; (8003894 <cleanup_stdio+0x38>)
 8003870:	4299      	cmp	r1, r3
 8003872:	d002      	beq.n	800387a <cleanup_stdio+0x1e>
 8003874:	4620      	mov	r0, r4
 8003876:	f000 fe5f 	bl	8004538 <_fflush_r>
 800387a:	68e1      	ldr	r1, [r4, #12]
 800387c:	4b06      	ldr	r3, [pc, #24]	; (8003898 <cleanup_stdio+0x3c>)
 800387e:	4299      	cmp	r1, r3
 8003880:	d004      	beq.n	800388c <cleanup_stdio+0x30>
 8003882:	4620      	mov	r0, r4
 8003884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003888:	f000 be56 	b.w	8004538 <_fflush_r>
 800388c:	bd10      	pop	{r4, pc}
 800388e:	bf00      	nop
 8003890:	200001a8 	.word	0x200001a8
 8003894:	20000210 	.word	0x20000210
 8003898:	20000278 	.word	0x20000278

0800389c <global_stdio_init.part.0>:
 800389c:	b510      	push	{r4, lr}
 800389e:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <global_stdio_init.part.0+0x30>)
 80038a0:	4c0b      	ldr	r4, [pc, #44]	; (80038d0 <global_stdio_init.part.0+0x34>)
 80038a2:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <global_stdio_init.part.0+0x38>)
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	4620      	mov	r0, r4
 80038a8:	2200      	movs	r2, #0
 80038aa:	2104      	movs	r1, #4
 80038ac:	f7ff ff94 	bl	80037d8 <std>
 80038b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80038b4:	2201      	movs	r2, #1
 80038b6:	2109      	movs	r1, #9
 80038b8:	f7ff ff8e 	bl	80037d8 <std>
 80038bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80038c0:	2202      	movs	r2, #2
 80038c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038c6:	2112      	movs	r1, #18
 80038c8:	f7ff bf86 	b.w	80037d8 <std>
 80038cc:	200002e0 	.word	0x200002e0
 80038d0:	200001a8 	.word	0x200001a8
 80038d4:	08003845 	.word	0x08003845

080038d8 <__sfp_lock_acquire>:
 80038d8:	4801      	ldr	r0, [pc, #4]	; (80038e0 <__sfp_lock_acquire+0x8>)
 80038da:	f000 b99e 	b.w	8003c1a <__retarget_lock_acquire_recursive>
 80038de:	bf00      	nop
 80038e0:	200002e9 	.word	0x200002e9

080038e4 <__sfp_lock_release>:
 80038e4:	4801      	ldr	r0, [pc, #4]	; (80038ec <__sfp_lock_release+0x8>)
 80038e6:	f000 b999 	b.w	8003c1c <__retarget_lock_release_recursive>
 80038ea:	bf00      	nop
 80038ec:	200002e9 	.word	0x200002e9

080038f0 <__sinit>:
 80038f0:	b510      	push	{r4, lr}
 80038f2:	4604      	mov	r4, r0
 80038f4:	f7ff fff0 	bl	80038d8 <__sfp_lock_acquire>
 80038f8:	6a23      	ldr	r3, [r4, #32]
 80038fa:	b11b      	cbz	r3, 8003904 <__sinit+0x14>
 80038fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003900:	f7ff bff0 	b.w	80038e4 <__sfp_lock_release>
 8003904:	4b04      	ldr	r3, [pc, #16]	; (8003918 <__sinit+0x28>)
 8003906:	6223      	str	r3, [r4, #32]
 8003908:	4b04      	ldr	r3, [pc, #16]	; (800391c <__sinit+0x2c>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f5      	bne.n	80038fc <__sinit+0xc>
 8003910:	f7ff ffc4 	bl	800389c <global_stdio_init.part.0>
 8003914:	e7f2      	b.n	80038fc <__sinit+0xc>
 8003916:	bf00      	nop
 8003918:	0800385d 	.word	0x0800385d
 800391c:	200002e0 	.word	0x200002e0

08003920 <_fwalk_sglue>:
 8003920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003924:	4607      	mov	r7, r0
 8003926:	4688      	mov	r8, r1
 8003928:	4614      	mov	r4, r2
 800392a:	2600      	movs	r6, #0
 800392c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003930:	f1b9 0901 	subs.w	r9, r9, #1
 8003934:	d505      	bpl.n	8003942 <_fwalk_sglue+0x22>
 8003936:	6824      	ldr	r4, [r4, #0]
 8003938:	2c00      	cmp	r4, #0
 800393a:	d1f7      	bne.n	800392c <_fwalk_sglue+0xc>
 800393c:	4630      	mov	r0, r6
 800393e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003942:	89ab      	ldrh	r3, [r5, #12]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d907      	bls.n	8003958 <_fwalk_sglue+0x38>
 8003948:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800394c:	3301      	adds	r3, #1
 800394e:	d003      	beq.n	8003958 <_fwalk_sglue+0x38>
 8003950:	4629      	mov	r1, r5
 8003952:	4638      	mov	r0, r7
 8003954:	47c0      	blx	r8
 8003956:	4306      	orrs	r6, r0
 8003958:	3568      	adds	r5, #104	; 0x68
 800395a:	e7e9      	b.n	8003930 <_fwalk_sglue+0x10>

0800395c <sniprintf>:
 800395c:	b40c      	push	{r2, r3}
 800395e:	b530      	push	{r4, r5, lr}
 8003960:	4b17      	ldr	r3, [pc, #92]	; (80039c0 <sniprintf+0x64>)
 8003962:	1e0c      	subs	r4, r1, #0
 8003964:	681d      	ldr	r5, [r3, #0]
 8003966:	b09d      	sub	sp, #116	; 0x74
 8003968:	da08      	bge.n	800397c <sniprintf+0x20>
 800396a:	238b      	movs	r3, #139	; 0x8b
 800396c:	602b      	str	r3, [r5, #0]
 800396e:	f04f 30ff 	mov.w	r0, #4294967295
 8003972:	b01d      	add	sp, #116	; 0x74
 8003974:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003978:	b002      	add	sp, #8
 800397a:	4770      	bx	lr
 800397c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003980:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003984:	bf14      	ite	ne
 8003986:	f104 33ff 	addne.w	r3, r4, #4294967295
 800398a:	4623      	moveq	r3, r4
 800398c:	9304      	str	r3, [sp, #16]
 800398e:	9307      	str	r3, [sp, #28]
 8003990:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003994:	9002      	str	r0, [sp, #8]
 8003996:	9006      	str	r0, [sp, #24]
 8003998:	f8ad 3016 	strh.w	r3, [sp, #22]
 800399c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800399e:	ab21      	add	r3, sp, #132	; 0x84
 80039a0:	a902      	add	r1, sp, #8
 80039a2:	4628      	mov	r0, r5
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	f000 fab3 	bl	8003f10 <_svfiprintf_r>
 80039aa:	1c43      	adds	r3, r0, #1
 80039ac:	bfbc      	itt	lt
 80039ae:	238b      	movlt	r3, #139	; 0x8b
 80039b0:	602b      	strlt	r3, [r5, #0]
 80039b2:	2c00      	cmp	r4, #0
 80039b4:	d0dd      	beq.n	8003972 <sniprintf+0x16>
 80039b6:	9b02      	ldr	r3, [sp, #8]
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
 80039bc:	e7d9      	b.n	8003972 <sniprintf+0x16>
 80039be:	bf00      	nop
 80039c0:	2000009c 	.word	0x2000009c

080039c4 <__sread>:
 80039c4:	b510      	push	{r4, lr}
 80039c6:	460c      	mov	r4, r1
 80039c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039cc:	f000 f8d6 	bl	8003b7c <_read_r>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	bfab      	itete	ge
 80039d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039d6:	89a3      	ldrhlt	r3, [r4, #12]
 80039d8:	181b      	addge	r3, r3, r0
 80039da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039de:	bfac      	ite	ge
 80039e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80039e2:	81a3      	strhlt	r3, [r4, #12]
 80039e4:	bd10      	pop	{r4, pc}

080039e6 <__swrite>:
 80039e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039ea:	461f      	mov	r7, r3
 80039ec:	898b      	ldrh	r3, [r1, #12]
 80039ee:	05db      	lsls	r3, r3, #23
 80039f0:	4605      	mov	r5, r0
 80039f2:	460c      	mov	r4, r1
 80039f4:	4616      	mov	r6, r2
 80039f6:	d505      	bpl.n	8003a04 <__swrite+0x1e>
 80039f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039fc:	2302      	movs	r3, #2
 80039fe:	2200      	movs	r2, #0
 8003a00:	f000 f8aa 	bl	8003b58 <_lseek_r>
 8003a04:	89a3      	ldrh	r3, [r4, #12]
 8003a06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a0e:	81a3      	strh	r3, [r4, #12]
 8003a10:	4632      	mov	r2, r6
 8003a12:	463b      	mov	r3, r7
 8003a14:	4628      	mov	r0, r5
 8003a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a1a:	f000 b8c1 	b.w	8003ba0 <_write_r>

08003a1e <__sseek>:
 8003a1e:	b510      	push	{r4, lr}
 8003a20:	460c      	mov	r4, r1
 8003a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a26:	f000 f897 	bl	8003b58 <_lseek_r>
 8003a2a:	1c43      	adds	r3, r0, #1
 8003a2c:	89a3      	ldrh	r3, [r4, #12]
 8003a2e:	bf15      	itete	ne
 8003a30:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a3a:	81a3      	strheq	r3, [r4, #12]
 8003a3c:	bf18      	it	ne
 8003a3e:	81a3      	strhne	r3, [r4, #12]
 8003a40:	bd10      	pop	{r4, pc}

08003a42 <__sclose>:
 8003a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a46:	f000 b877 	b.w	8003b38 <_close_r>

08003a4a <memset>:
 8003a4a:	4402      	add	r2, r0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d100      	bne.n	8003a54 <memset+0xa>
 8003a52:	4770      	bx	lr
 8003a54:	f803 1b01 	strb.w	r1, [r3], #1
 8003a58:	e7f9      	b.n	8003a4e <memset+0x4>

08003a5a <strncmp>:
 8003a5a:	b510      	push	{r4, lr}
 8003a5c:	b16a      	cbz	r2, 8003a7a <strncmp+0x20>
 8003a5e:	3901      	subs	r1, #1
 8003a60:	1884      	adds	r4, r0, r2
 8003a62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a66:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d103      	bne.n	8003a76 <strncmp+0x1c>
 8003a6e:	42a0      	cmp	r0, r4
 8003a70:	d001      	beq.n	8003a76 <strncmp+0x1c>
 8003a72:	2a00      	cmp	r2, #0
 8003a74:	d1f5      	bne.n	8003a62 <strncmp+0x8>
 8003a76:	1ad0      	subs	r0, r2, r3
 8003a78:	bd10      	pop	{r4, pc}
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	e7fc      	b.n	8003a78 <strncmp+0x1e>
	...

08003a80 <strtok>:
 8003a80:	4b16      	ldr	r3, [pc, #88]	; (8003adc <strtok+0x5c>)
 8003a82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a84:	681e      	ldr	r6, [r3, #0]
 8003a86:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8003a88:	4605      	mov	r5, r0
 8003a8a:	b9fc      	cbnz	r4, 8003acc <strtok+0x4c>
 8003a8c:	2050      	movs	r0, #80	; 0x50
 8003a8e:	9101      	str	r1, [sp, #4]
 8003a90:	f000 f930 	bl	8003cf4 <malloc>
 8003a94:	9901      	ldr	r1, [sp, #4]
 8003a96:	6470      	str	r0, [r6, #68]	; 0x44
 8003a98:	4602      	mov	r2, r0
 8003a9a:	b920      	cbnz	r0, 8003aa6 <strtok+0x26>
 8003a9c:	4b10      	ldr	r3, [pc, #64]	; (8003ae0 <strtok+0x60>)
 8003a9e:	4811      	ldr	r0, [pc, #68]	; (8003ae4 <strtok+0x64>)
 8003aa0:	215b      	movs	r1, #91	; 0x5b
 8003aa2:	f000 f8bd 	bl	8003c20 <__assert_func>
 8003aa6:	e9c0 4400 	strd	r4, r4, [r0]
 8003aaa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003aae:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003ab2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8003ab6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8003aba:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003abe:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8003ac2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8003ac6:	6184      	str	r4, [r0, #24]
 8003ac8:	7704      	strb	r4, [r0, #28]
 8003aca:	6244      	str	r4, [r0, #36]	; 0x24
 8003acc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8003ace:	2301      	movs	r3, #1
 8003ad0:	4628      	mov	r0, r5
 8003ad2:	b002      	add	sp, #8
 8003ad4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003ad8:	f000 b806 	b.w	8003ae8 <__strtok_r>
 8003adc:	2000009c 	.word	0x2000009c
 8003ae0:	08004dd1 	.word	0x08004dd1
 8003ae4:	08004de8 	.word	0x08004de8

08003ae8 <__strtok_r>:
 8003ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aea:	b908      	cbnz	r0, 8003af0 <__strtok_r+0x8>
 8003aec:	6810      	ldr	r0, [r2, #0]
 8003aee:	b188      	cbz	r0, 8003b14 <__strtok_r+0x2c>
 8003af0:	4604      	mov	r4, r0
 8003af2:	4620      	mov	r0, r4
 8003af4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003af8:	460f      	mov	r7, r1
 8003afa:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003afe:	b91e      	cbnz	r6, 8003b08 <__strtok_r+0x20>
 8003b00:	b965      	cbnz	r5, 8003b1c <__strtok_r+0x34>
 8003b02:	6015      	str	r5, [r2, #0]
 8003b04:	4628      	mov	r0, r5
 8003b06:	e005      	b.n	8003b14 <__strtok_r+0x2c>
 8003b08:	42b5      	cmp	r5, r6
 8003b0a:	d1f6      	bne.n	8003afa <__strtok_r+0x12>
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1f0      	bne.n	8003af2 <__strtok_r+0xa>
 8003b10:	6014      	str	r4, [r2, #0]
 8003b12:	7003      	strb	r3, [r0, #0]
 8003b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b16:	461c      	mov	r4, r3
 8003b18:	e00c      	b.n	8003b34 <__strtok_r+0x4c>
 8003b1a:	b915      	cbnz	r5, 8003b22 <__strtok_r+0x3a>
 8003b1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003b20:	460e      	mov	r6, r1
 8003b22:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003b26:	42ab      	cmp	r3, r5
 8003b28:	d1f7      	bne.n	8003b1a <__strtok_r+0x32>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f3      	beq.n	8003b16 <__strtok_r+0x2e>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003b34:	6014      	str	r4, [r2, #0]
 8003b36:	e7ed      	b.n	8003b14 <__strtok_r+0x2c>

08003b38 <_close_r>:
 8003b38:	b538      	push	{r3, r4, r5, lr}
 8003b3a:	4d06      	ldr	r5, [pc, #24]	; (8003b54 <_close_r+0x1c>)
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	4604      	mov	r4, r0
 8003b40:	4608      	mov	r0, r1
 8003b42:	602b      	str	r3, [r5, #0]
 8003b44:	f7fc fedb 	bl	80008fe <_close>
 8003b48:	1c43      	adds	r3, r0, #1
 8003b4a:	d102      	bne.n	8003b52 <_close_r+0x1a>
 8003b4c:	682b      	ldr	r3, [r5, #0]
 8003b4e:	b103      	cbz	r3, 8003b52 <_close_r+0x1a>
 8003b50:	6023      	str	r3, [r4, #0]
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
 8003b54:	200002e4 	.word	0x200002e4

08003b58 <_lseek_r>:
 8003b58:	b538      	push	{r3, r4, r5, lr}
 8003b5a:	4d07      	ldr	r5, [pc, #28]	; (8003b78 <_lseek_r+0x20>)
 8003b5c:	4604      	mov	r4, r0
 8003b5e:	4608      	mov	r0, r1
 8003b60:	4611      	mov	r1, r2
 8003b62:	2200      	movs	r2, #0
 8003b64:	602a      	str	r2, [r5, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	f7fc fef0 	bl	800094c <_lseek>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d102      	bne.n	8003b76 <_lseek_r+0x1e>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	b103      	cbz	r3, 8003b76 <_lseek_r+0x1e>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	200002e4 	.word	0x200002e4

08003b7c <_read_r>:
 8003b7c:	b538      	push	{r3, r4, r5, lr}
 8003b7e:	4d07      	ldr	r5, [pc, #28]	; (8003b9c <_read_r+0x20>)
 8003b80:	4604      	mov	r4, r0
 8003b82:	4608      	mov	r0, r1
 8003b84:	4611      	mov	r1, r2
 8003b86:	2200      	movs	r2, #0
 8003b88:	602a      	str	r2, [r5, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	f7fc fe7e 	bl	800088c <_read>
 8003b90:	1c43      	adds	r3, r0, #1
 8003b92:	d102      	bne.n	8003b9a <_read_r+0x1e>
 8003b94:	682b      	ldr	r3, [r5, #0]
 8003b96:	b103      	cbz	r3, 8003b9a <_read_r+0x1e>
 8003b98:	6023      	str	r3, [r4, #0]
 8003b9a:	bd38      	pop	{r3, r4, r5, pc}
 8003b9c:	200002e4 	.word	0x200002e4

08003ba0 <_write_r>:
 8003ba0:	b538      	push	{r3, r4, r5, lr}
 8003ba2:	4d07      	ldr	r5, [pc, #28]	; (8003bc0 <_write_r+0x20>)
 8003ba4:	4604      	mov	r4, r0
 8003ba6:	4608      	mov	r0, r1
 8003ba8:	4611      	mov	r1, r2
 8003baa:	2200      	movs	r2, #0
 8003bac:	602a      	str	r2, [r5, #0]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	f7fc fe89 	bl	80008c6 <_write>
 8003bb4:	1c43      	adds	r3, r0, #1
 8003bb6:	d102      	bne.n	8003bbe <_write_r+0x1e>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	b103      	cbz	r3, 8003bbe <_write_r+0x1e>
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	bd38      	pop	{r3, r4, r5, pc}
 8003bc0:	200002e4 	.word	0x200002e4

08003bc4 <__errno>:
 8003bc4:	4b01      	ldr	r3, [pc, #4]	; (8003bcc <__errno+0x8>)
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	2000009c 	.word	0x2000009c

08003bd0 <__libc_init_array>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	4d0d      	ldr	r5, [pc, #52]	; (8003c08 <__libc_init_array+0x38>)
 8003bd4:	4c0d      	ldr	r4, [pc, #52]	; (8003c0c <__libc_init_array+0x3c>)
 8003bd6:	1b64      	subs	r4, r4, r5
 8003bd8:	10a4      	asrs	r4, r4, #2
 8003bda:	2600      	movs	r6, #0
 8003bdc:	42a6      	cmp	r6, r4
 8003bde:	d109      	bne.n	8003bf4 <__libc_init_array+0x24>
 8003be0:	4d0b      	ldr	r5, [pc, #44]	; (8003c10 <__libc_init_array+0x40>)
 8003be2:	4c0c      	ldr	r4, [pc, #48]	; (8003c14 <__libc_init_array+0x44>)
 8003be4:	f000 fffa 	bl	8004bdc <_init>
 8003be8:	1b64      	subs	r4, r4, r5
 8003bea:	10a4      	asrs	r4, r4, #2
 8003bec:	2600      	movs	r6, #0
 8003bee:	42a6      	cmp	r6, r4
 8003bf0:	d105      	bne.n	8003bfe <__libc_init_array+0x2e>
 8003bf2:	bd70      	pop	{r4, r5, r6, pc}
 8003bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bf8:	4798      	blx	r3
 8003bfa:	3601      	adds	r6, #1
 8003bfc:	e7ee      	b.n	8003bdc <__libc_init_array+0xc>
 8003bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c02:	4798      	blx	r3
 8003c04:	3601      	adds	r6, #1
 8003c06:	e7f2      	b.n	8003bee <__libc_init_array+0x1e>
 8003c08:	08004eb4 	.word	0x08004eb4
 8003c0c:	08004eb4 	.word	0x08004eb4
 8003c10:	08004eb4 	.word	0x08004eb4
 8003c14:	08004eb8 	.word	0x08004eb8

08003c18 <__retarget_lock_init_recursive>:
 8003c18:	4770      	bx	lr

08003c1a <__retarget_lock_acquire_recursive>:
 8003c1a:	4770      	bx	lr

08003c1c <__retarget_lock_release_recursive>:
 8003c1c:	4770      	bx	lr
	...

08003c20 <__assert_func>:
 8003c20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003c22:	4614      	mov	r4, r2
 8003c24:	461a      	mov	r2, r3
 8003c26:	4b09      	ldr	r3, [pc, #36]	; (8003c4c <__assert_func+0x2c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4605      	mov	r5, r0
 8003c2c:	68d8      	ldr	r0, [r3, #12]
 8003c2e:	b14c      	cbz	r4, 8003c44 <__assert_func+0x24>
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <__assert_func+0x30>)
 8003c32:	9100      	str	r1, [sp, #0]
 8003c34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003c38:	4906      	ldr	r1, [pc, #24]	; (8003c54 <__assert_func+0x34>)
 8003c3a:	462b      	mov	r3, r5
 8003c3c:	f000 fca4 	bl	8004588 <fiprintf>
 8003c40:	f000 fcec 	bl	800461c <abort>
 8003c44:	4b04      	ldr	r3, [pc, #16]	; (8003c58 <__assert_func+0x38>)
 8003c46:	461c      	mov	r4, r3
 8003c48:	e7f3      	b.n	8003c32 <__assert_func+0x12>
 8003c4a:	bf00      	nop
 8003c4c:	2000009c 	.word	0x2000009c
 8003c50:	08004e42 	.word	0x08004e42
 8003c54:	08004e4f 	.word	0x08004e4f
 8003c58:	08004e7d 	.word	0x08004e7d

08003c5c <_free_r>:
 8003c5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	d044      	beq.n	8003cec <_free_r+0x90>
 8003c62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c66:	9001      	str	r0, [sp, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f1a1 0404 	sub.w	r4, r1, #4
 8003c6e:	bfb8      	it	lt
 8003c70:	18e4      	addlt	r4, r4, r3
 8003c72:	f000 f8e7 	bl	8003e44 <__malloc_lock>
 8003c76:	4a1e      	ldr	r2, [pc, #120]	; (8003cf0 <_free_r+0x94>)
 8003c78:	9801      	ldr	r0, [sp, #4]
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	b933      	cbnz	r3, 8003c8c <_free_r+0x30>
 8003c7e:	6063      	str	r3, [r4, #4]
 8003c80:	6014      	str	r4, [r2, #0]
 8003c82:	b003      	add	sp, #12
 8003c84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c88:	f000 b8e2 	b.w	8003e50 <__malloc_unlock>
 8003c8c:	42a3      	cmp	r3, r4
 8003c8e:	d908      	bls.n	8003ca2 <_free_r+0x46>
 8003c90:	6825      	ldr	r5, [r4, #0]
 8003c92:	1961      	adds	r1, r4, r5
 8003c94:	428b      	cmp	r3, r1
 8003c96:	bf01      	itttt	eq
 8003c98:	6819      	ldreq	r1, [r3, #0]
 8003c9a:	685b      	ldreq	r3, [r3, #4]
 8003c9c:	1949      	addeq	r1, r1, r5
 8003c9e:	6021      	streq	r1, [r4, #0]
 8003ca0:	e7ed      	b.n	8003c7e <_free_r+0x22>
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	b10b      	cbz	r3, 8003cac <_free_r+0x50>
 8003ca8:	42a3      	cmp	r3, r4
 8003caa:	d9fa      	bls.n	8003ca2 <_free_r+0x46>
 8003cac:	6811      	ldr	r1, [r2, #0]
 8003cae:	1855      	adds	r5, r2, r1
 8003cb0:	42a5      	cmp	r5, r4
 8003cb2:	d10b      	bne.n	8003ccc <_free_r+0x70>
 8003cb4:	6824      	ldr	r4, [r4, #0]
 8003cb6:	4421      	add	r1, r4
 8003cb8:	1854      	adds	r4, r2, r1
 8003cba:	42a3      	cmp	r3, r4
 8003cbc:	6011      	str	r1, [r2, #0]
 8003cbe:	d1e0      	bne.n	8003c82 <_free_r+0x26>
 8003cc0:	681c      	ldr	r4, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	6053      	str	r3, [r2, #4]
 8003cc6:	440c      	add	r4, r1
 8003cc8:	6014      	str	r4, [r2, #0]
 8003cca:	e7da      	b.n	8003c82 <_free_r+0x26>
 8003ccc:	d902      	bls.n	8003cd4 <_free_r+0x78>
 8003cce:	230c      	movs	r3, #12
 8003cd0:	6003      	str	r3, [r0, #0]
 8003cd2:	e7d6      	b.n	8003c82 <_free_r+0x26>
 8003cd4:	6825      	ldr	r5, [r4, #0]
 8003cd6:	1961      	adds	r1, r4, r5
 8003cd8:	428b      	cmp	r3, r1
 8003cda:	bf04      	itt	eq
 8003cdc:	6819      	ldreq	r1, [r3, #0]
 8003cde:	685b      	ldreq	r3, [r3, #4]
 8003ce0:	6063      	str	r3, [r4, #4]
 8003ce2:	bf04      	itt	eq
 8003ce4:	1949      	addeq	r1, r1, r5
 8003ce6:	6021      	streq	r1, [r4, #0]
 8003ce8:	6054      	str	r4, [r2, #4]
 8003cea:	e7ca      	b.n	8003c82 <_free_r+0x26>
 8003cec:	b003      	add	sp, #12
 8003cee:	bd30      	pop	{r4, r5, pc}
 8003cf0:	200002ec 	.word	0x200002ec

08003cf4 <malloc>:
 8003cf4:	4b02      	ldr	r3, [pc, #8]	; (8003d00 <malloc+0xc>)
 8003cf6:	4601      	mov	r1, r0
 8003cf8:	6818      	ldr	r0, [r3, #0]
 8003cfa:	f000 b823 	b.w	8003d44 <_malloc_r>
 8003cfe:	bf00      	nop
 8003d00:	2000009c 	.word	0x2000009c

08003d04 <sbrk_aligned>:
 8003d04:	b570      	push	{r4, r5, r6, lr}
 8003d06:	4e0e      	ldr	r6, [pc, #56]	; (8003d40 <sbrk_aligned+0x3c>)
 8003d08:	460c      	mov	r4, r1
 8003d0a:	6831      	ldr	r1, [r6, #0]
 8003d0c:	4605      	mov	r5, r0
 8003d0e:	b911      	cbnz	r1, 8003d16 <sbrk_aligned+0x12>
 8003d10:	f000 fc66 	bl	80045e0 <_sbrk_r>
 8003d14:	6030      	str	r0, [r6, #0]
 8003d16:	4621      	mov	r1, r4
 8003d18:	4628      	mov	r0, r5
 8003d1a:	f000 fc61 	bl	80045e0 <_sbrk_r>
 8003d1e:	1c43      	adds	r3, r0, #1
 8003d20:	d00a      	beq.n	8003d38 <sbrk_aligned+0x34>
 8003d22:	1cc4      	adds	r4, r0, #3
 8003d24:	f024 0403 	bic.w	r4, r4, #3
 8003d28:	42a0      	cmp	r0, r4
 8003d2a:	d007      	beq.n	8003d3c <sbrk_aligned+0x38>
 8003d2c:	1a21      	subs	r1, r4, r0
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f000 fc56 	bl	80045e0 <_sbrk_r>
 8003d34:	3001      	adds	r0, #1
 8003d36:	d101      	bne.n	8003d3c <sbrk_aligned+0x38>
 8003d38:	f04f 34ff 	mov.w	r4, #4294967295
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	200002f0 	.word	0x200002f0

08003d44 <_malloc_r>:
 8003d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d48:	1ccd      	adds	r5, r1, #3
 8003d4a:	f025 0503 	bic.w	r5, r5, #3
 8003d4e:	3508      	adds	r5, #8
 8003d50:	2d0c      	cmp	r5, #12
 8003d52:	bf38      	it	cc
 8003d54:	250c      	movcc	r5, #12
 8003d56:	2d00      	cmp	r5, #0
 8003d58:	4607      	mov	r7, r0
 8003d5a:	db01      	blt.n	8003d60 <_malloc_r+0x1c>
 8003d5c:	42a9      	cmp	r1, r5
 8003d5e:	d905      	bls.n	8003d6c <_malloc_r+0x28>
 8003d60:	230c      	movs	r3, #12
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	2600      	movs	r6, #0
 8003d66:	4630      	mov	r0, r6
 8003d68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003e40 <_malloc_r+0xfc>
 8003d70:	f000 f868 	bl	8003e44 <__malloc_lock>
 8003d74:	f8d8 3000 	ldr.w	r3, [r8]
 8003d78:	461c      	mov	r4, r3
 8003d7a:	bb5c      	cbnz	r4, 8003dd4 <_malloc_r+0x90>
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	4638      	mov	r0, r7
 8003d80:	f7ff ffc0 	bl	8003d04 <sbrk_aligned>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	4604      	mov	r4, r0
 8003d88:	d155      	bne.n	8003e36 <_malloc_r+0xf2>
 8003d8a:	f8d8 4000 	ldr.w	r4, [r8]
 8003d8e:	4626      	mov	r6, r4
 8003d90:	2e00      	cmp	r6, #0
 8003d92:	d145      	bne.n	8003e20 <_malloc_r+0xdc>
 8003d94:	2c00      	cmp	r4, #0
 8003d96:	d048      	beq.n	8003e2a <_malloc_r+0xe6>
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	4631      	mov	r1, r6
 8003d9c:	4638      	mov	r0, r7
 8003d9e:	eb04 0903 	add.w	r9, r4, r3
 8003da2:	f000 fc1d 	bl	80045e0 <_sbrk_r>
 8003da6:	4581      	cmp	r9, r0
 8003da8:	d13f      	bne.n	8003e2a <_malloc_r+0xe6>
 8003daa:	6821      	ldr	r1, [r4, #0]
 8003dac:	1a6d      	subs	r5, r5, r1
 8003dae:	4629      	mov	r1, r5
 8003db0:	4638      	mov	r0, r7
 8003db2:	f7ff ffa7 	bl	8003d04 <sbrk_aligned>
 8003db6:	3001      	adds	r0, #1
 8003db8:	d037      	beq.n	8003e2a <_malloc_r+0xe6>
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	442b      	add	r3, r5
 8003dbe:	6023      	str	r3, [r4, #0]
 8003dc0:	f8d8 3000 	ldr.w	r3, [r8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d038      	beq.n	8003e3a <_malloc_r+0xf6>
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	42a2      	cmp	r2, r4
 8003dcc:	d12b      	bne.n	8003e26 <_malloc_r+0xe2>
 8003dce:	2200      	movs	r2, #0
 8003dd0:	605a      	str	r2, [r3, #4]
 8003dd2:	e00f      	b.n	8003df4 <_malloc_r+0xb0>
 8003dd4:	6822      	ldr	r2, [r4, #0]
 8003dd6:	1b52      	subs	r2, r2, r5
 8003dd8:	d41f      	bmi.n	8003e1a <_malloc_r+0xd6>
 8003dda:	2a0b      	cmp	r2, #11
 8003ddc:	d917      	bls.n	8003e0e <_malloc_r+0xca>
 8003dde:	1961      	adds	r1, r4, r5
 8003de0:	42a3      	cmp	r3, r4
 8003de2:	6025      	str	r5, [r4, #0]
 8003de4:	bf18      	it	ne
 8003de6:	6059      	strne	r1, [r3, #4]
 8003de8:	6863      	ldr	r3, [r4, #4]
 8003dea:	bf08      	it	eq
 8003dec:	f8c8 1000 	streq.w	r1, [r8]
 8003df0:	5162      	str	r2, [r4, r5]
 8003df2:	604b      	str	r3, [r1, #4]
 8003df4:	4638      	mov	r0, r7
 8003df6:	f104 060b 	add.w	r6, r4, #11
 8003dfa:	f000 f829 	bl	8003e50 <__malloc_unlock>
 8003dfe:	f026 0607 	bic.w	r6, r6, #7
 8003e02:	1d23      	adds	r3, r4, #4
 8003e04:	1af2      	subs	r2, r6, r3
 8003e06:	d0ae      	beq.n	8003d66 <_malloc_r+0x22>
 8003e08:	1b9b      	subs	r3, r3, r6
 8003e0a:	50a3      	str	r3, [r4, r2]
 8003e0c:	e7ab      	b.n	8003d66 <_malloc_r+0x22>
 8003e0e:	42a3      	cmp	r3, r4
 8003e10:	6862      	ldr	r2, [r4, #4]
 8003e12:	d1dd      	bne.n	8003dd0 <_malloc_r+0x8c>
 8003e14:	f8c8 2000 	str.w	r2, [r8]
 8003e18:	e7ec      	b.n	8003df4 <_malloc_r+0xb0>
 8003e1a:	4623      	mov	r3, r4
 8003e1c:	6864      	ldr	r4, [r4, #4]
 8003e1e:	e7ac      	b.n	8003d7a <_malloc_r+0x36>
 8003e20:	4634      	mov	r4, r6
 8003e22:	6876      	ldr	r6, [r6, #4]
 8003e24:	e7b4      	b.n	8003d90 <_malloc_r+0x4c>
 8003e26:	4613      	mov	r3, r2
 8003e28:	e7cc      	b.n	8003dc4 <_malloc_r+0x80>
 8003e2a:	230c      	movs	r3, #12
 8003e2c:	603b      	str	r3, [r7, #0]
 8003e2e:	4638      	mov	r0, r7
 8003e30:	f000 f80e 	bl	8003e50 <__malloc_unlock>
 8003e34:	e797      	b.n	8003d66 <_malloc_r+0x22>
 8003e36:	6025      	str	r5, [r4, #0]
 8003e38:	e7dc      	b.n	8003df4 <_malloc_r+0xb0>
 8003e3a:	605b      	str	r3, [r3, #4]
 8003e3c:	deff      	udf	#255	; 0xff
 8003e3e:	bf00      	nop
 8003e40:	200002ec 	.word	0x200002ec

08003e44 <__malloc_lock>:
 8003e44:	4801      	ldr	r0, [pc, #4]	; (8003e4c <__malloc_lock+0x8>)
 8003e46:	f7ff bee8 	b.w	8003c1a <__retarget_lock_acquire_recursive>
 8003e4a:	bf00      	nop
 8003e4c:	200002e8 	.word	0x200002e8

08003e50 <__malloc_unlock>:
 8003e50:	4801      	ldr	r0, [pc, #4]	; (8003e58 <__malloc_unlock+0x8>)
 8003e52:	f7ff bee3 	b.w	8003c1c <__retarget_lock_release_recursive>
 8003e56:	bf00      	nop
 8003e58:	200002e8 	.word	0x200002e8

08003e5c <__ssputs_r>:
 8003e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e60:	688e      	ldr	r6, [r1, #8]
 8003e62:	461f      	mov	r7, r3
 8003e64:	42be      	cmp	r6, r7
 8003e66:	680b      	ldr	r3, [r1, #0]
 8003e68:	4682      	mov	sl, r0
 8003e6a:	460c      	mov	r4, r1
 8003e6c:	4690      	mov	r8, r2
 8003e6e:	d82c      	bhi.n	8003eca <__ssputs_r+0x6e>
 8003e70:	898a      	ldrh	r2, [r1, #12]
 8003e72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e76:	d026      	beq.n	8003ec6 <__ssputs_r+0x6a>
 8003e78:	6965      	ldr	r5, [r4, #20]
 8003e7a:	6909      	ldr	r1, [r1, #16]
 8003e7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e80:	eba3 0901 	sub.w	r9, r3, r1
 8003e84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e88:	1c7b      	adds	r3, r7, #1
 8003e8a:	444b      	add	r3, r9
 8003e8c:	106d      	asrs	r5, r5, #1
 8003e8e:	429d      	cmp	r5, r3
 8003e90:	bf38      	it	cc
 8003e92:	461d      	movcc	r5, r3
 8003e94:	0553      	lsls	r3, r2, #21
 8003e96:	d527      	bpl.n	8003ee8 <__ssputs_r+0x8c>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	f7ff ff53 	bl	8003d44 <_malloc_r>
 8003e9e:	4606      	mov	r6, r0
 8003ea0:	b360      	cbz	r0, 8003efc <__ssputs_r+0xa0>
 8003ea2:	6921      	ldr	r1, [r4, #16]
 8003ea4:	464a      	mov	r2, r9
 8003ea6:	f000 fbab 	bl	8004600 <memcpy>
 8003eaa:	89a3      	ldrh	r3, [r4, #12]
 8003eac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eb4:	81a3      	strh	r3, [r4, #12]
 8003eb6:	6126      	str	r6, [r4, #16]
 8003eb8:	6165      	str	r5, [r4, #20]
 8003eba:	444e      	add	r6, r9
 8003ebc:	eba5 0509 	sub.w	r5, r5, r9
 8003ec0:	6026      	str	r6, [r4, #0]
 8003ec2:	60a5      	str	r5, [r4, #8]
 8003ec4:	463e      	mov	r6, r7
 8003ec6:	42be      	cmp	r6, r7
 8003ec8:	d900      	bls.n	8003ecc <__ssputs_r+0x70>
 8003eca:	463e      	mov	r6, r7
 8003ecc:	6820      	ldr	r0, [r4, #0]
 8003ece:	4632      	mov	r2, r6
 8003ed0:	4641      	mov	r1, r8
 8003ed2:	f000 fb6b 	bl	80045ac <memmove>
 8003ed6:	68a3      	ldr	r3, [r4, #8]
 8003ed8:	1b9b      	subs	r3, r3, r6
 8003eda:	60a3      	str	r3, [r4, #8]
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	4433      	add	r3, r6
 8003ee0:	6023      	str	r3, [r4, #0]
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ee8:	462a      	mov	r2, r5
 8003eea:	f000 fb9e 	bl	800462a <_realloc_r>
 8003eee:	4606      	mov	r6, r0
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d1e0      	bne.n	8003eb6 <__ssputs_r+0x5a>
 8003ef4:	6921      	ldr	r1, [r4, #16]
 8003ef6:	4650      	mov	r0, sl
 8003ef8:	f7ff feb0 	bl	8003c5c <_free_r>
 8003efc:	230c      	movs	r3, #12
 8003efe:	f8ca 3000 	str.w	r3, [sl]
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f08:	81a3      	strh	r3, [r4, #12]
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	e7e9      	b.n	8003ee4 <__ssputs_r+0x88>

08003f10 <_svfiprintf_r>:
 8003f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f14:	4698      	mov	r8, r3
 8003f16:	898b      	ldrh	r3, [r1, #12]
 8003f18:	061b      	lsls	r3, r3, #24
 8003f1a:	b09d      	sub	sp, #116	; 0x74
 8003f1c:	4607      	mov	r7, r0
 8003f1e:	460d      	mov	r5, r1
 8003f20:	4614      	mov	r4, r2
 8003f22:	d50e      	bpl.n	8003f42 <_svfiprintf_r+0x32>
 8003f24:	690b      	ldr	r3, [r1, #16]
 8003f26:	b963      	cbnz	r3, 8003f42 <_svfiprintf_r+0x32>
 8003f28:	2140      	movs	r1, #64	; 0x40
 8003f2a:	f7ff ff0b 	bl	8003d44 <_malloc_r>
 8003f2e:	6028      	str	r0, [r5, #0]
 8003f30:	6128      	str	r0, [r5, #16]
 8003f32:	b920      	cbnz	r0, 8003f3e <_svfiprintf_r+0x2e>
 8003f34:	230c      	movs	r3, #12
 8003f36:	603b      	str	r3, [r7, #0]
 8003f38:	f04f 30ff 	mov.w	r0, #4294967295
 8003f3c:	e0d0      	b.n	80040e0 <_svfiprintf_r+0x1d0>
 8003f3e:	2340      	movs	r3, #64	; 0x40
 8003f40:	616b      	str	r3, [r5, #20]
 8003f42:	2300      	movs	r3, #0
 8003f44:	9309      	str	r3, [sp, #36]	; 0x24
 8003f46:	2320      	movs	r3, #32
 8003f48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f50:	2330      	movs	r3, #48	; 0x30
 8003f52:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80040f8 <_svfiprintf_r+0x1e8>
 8003f56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f5a:	f04f 0901 	mov.w	r9, #1
 8003f5e:	4623      	mov	r3, r4
 8003f60:	469a      	mov	sl, r3
 8003f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f66:	b10a      	cbz	r2, 8003f6c <_svfiprintf_r+0x5c>
 8003f68:	2a25      	cmp	r2, #37	; 0x25
 8003f6a:	d1f9      	bne.n	8003f60 <_svfiprintf_r+0x50>
 8003f6c:	ebba 0b04 	subs.w	fp, sl, r4
 8003f70:	d00b      	beq.n	8003f8a <_svfiprintf_r+0x7a>
 8003f72:	465b      	mov	r3, fp
 8003f74:	4622      	mov	r2, r4
 8003f76:	4629      	mov	r1, r5
 8003f78:	4638      	mov	r0, r7
 8003f7a:	f7ff ff6f 	bl	8003e5c <__ssputs_r>
 8003f7e:	3001      	adds	r0, #1
 8003f80:	f000 80a9 	beq.w	80040d6 <_svfiprintf_r+0x1c6>
 8003f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f86:	445a      	add	r2, fp
 8003f88:	9209      	str	r2, [sp, #36]	; 0x24
 8003f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f000 80a1 	beq.w	80040d6 <_svfiprintf_r+0x1c6>
 8003f94:	2300      	movs	r3, #0
 8003f96:	f04f 32ff 	mov.w	r2, #4294967295
 8003f9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f9e:	f10a 0a01 	add.w	sl, sl, #1
 8003fa2:	9304      	str	r3, [sp, #16]
 8003fa4:	9307      	str	r3, [sp, #28]
 8003fa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003faa:	931a      	str	r3, [sp, #104]	; 0x68
 8003fac:	4654      	mov	r4, sl
 8003fae:	2205      	movs	r2, #5
 8003fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb4:	4850      	ldr	r0, [pc, #320]	; (80040f8 <_svfiprintf_r+0x1e8>)
 8003fb6:	f7fc f913 	bl	80001e0 <memchr>
 8003fba:	9a04      	ldr	r2, [sp, #16]
 8003fbc:	b9d8      	cbnz	r0, 8003ff6 <_svfiprintf_r+0xe6>
 8003fbe:	06d0      	lsls	r0, r2, #27
 8003fc0:	bf44      	itt	mi
 8003fc2:	2320      	movmi	r3, #32
 8003fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fc8:	0711      	lsls	r1, r2, #28
 8003fca:	bf44      	itt	mi
 8003fcc:	232b      	movmi	r3, #43	; 0x2b
 8003fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8003fd6:	2b2a      	cmp	r3, #42	; 0x2a
 8003fd8:	d015      	beq.n	8004006 <_svfiprintf_r+0xf6>
 8003fda:	9a07      	ldr	r2, [sp, #28]
 8003fdc:	4654      	mov	r4, sl
 8003fde:	2000      	movs	r0, #0
 8003fe0:	f04f 0c0a 	mov.w	ip, #10
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fea:	3b30      	subs	r3, #48	; 0x30
 8003fec:	2b09      	cmp	r3, #9
 8003fee:	d94d      	bls.n	800408c <_svfiprintf_r+0x17c>
 8003ff0:	b1b0      	cbz	r0, 8004020 <_svfiprintf_r+0x110>
 8003ff2:	9207      	str	r2, [sp, #28]
 8003ff4:	e014      	b.n	8004020 <_svfiprintf_r+0x110>
 8003ff6:	eba0 0308 	sub.w	r3, r0, r8
 8003ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8003ffe:	4313      	orrs	r3, r2
 8004000:	9304      	str	r3, [sp, #16]
 8004002:	46a2      	mov	sl, r4
 8004004:	e7d2      	b.n	8003fac <_svfiprintf_r+0x9c>
 8004006:	9b03      	ldr	r3, [sp, #12]
 8004008:	1d19      	adds	r1, r3, #4
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	9103      	str	r1, [sp, #12]
 800400e:	2b00      	cmp	r3, #0
 8004010:	bfbb      	ittet	lt
 8004012:	425b      	neglt	r3, r3
 8004014:	f042 0202 	orrlt.w	r2, r2, #2
 8004018:	9307      	strge	r3, [sp, #28]
 800401a:	9307      	strlt	r3, [sp, #28]
 800401c:	bfb8      	it	lt
 800401e:	9204      	strlt	r2, [sp, #16]
 8004020:	7823      	ldrb	r3, [r4, #0]
 8004022:	2b2e      	cmp	r3, #46	; 0x2e
 8004024:	d10c      	bne.n	8004040 <_svfiprintf_r+0x130>
 8004026:	7863      	ldrb	r3, [r4, #1]
 8004028:	2b2a      	cmp	r3, #42	; 0x2a
 800402a:	d134      	bne.n	8004096 <_svfiprintf_r+0x186>
 800402c:	9b03      	ldr	r3, [sp, #12]
 800402e:	1d1a      	adds	r2, r3, #4
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	9203      	str	r2, [sp, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	bfb8      	it	lt
 8004038:	f04f 33ff 	movlt.w	r3, #4294967295
 800403c:	3402      	adds	r4, #2
 800403e:	9305      	str	r3, [sp, #20]
 8004040:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004108 <_svfiprintf_r+0x1f8>
 8004044:	7821      	ldrb	r1, [r4, #0]
 8004046:	2203      	movs	r2, #3
 8004048:	4650      	mov	r0, sl
 800404a:	f7fc f8c9 	bl	80001e0 <memchr>
 800404e:	b138      	cbz	r0, 8004060 <_svfiprintf_r+0x150>
 8004050:	9b04      	ldr	r3, [sp, #16]
 8004052:	eba0 000a 	sub.w	r0, r0, sl
 8004056:	2240      	movs	r2, #64	; 0x40
 8004058:	4082      	lsls	r2, r0
 800405a:	4313      	orrs	r3, r2
 800405c:	3401      	adds	r4, #1
 800405e:	9304      	str	r3, [sp, #16]
 8004060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004064:	4825      	ldr	r0, [pc, #148]	; (80040fc <_svfiprintf_r+0x1ec>)
 8004066:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800406a:	2206      	movs	r2, #6
 800406c:	f7fc f8b8 	bl	80001e0 <memchr>
 8004070:	2800      	cmp	r0, #0
 8004072:	d038      	beq.n	80040e6 <_svfiprintf_r+0x1d6>
 8004074:	4b22      	ldr	r3, [pc, #136]	; (8004100 <_svfiprintf_r+0x1f0>)
 8004076:	bb1b      	cbnz	r3, 80040c0 <_svfiprintf_r+0x1b0>
 8004078:	9b03      	ldr	r3, [sp, #12]
 800407a:	3307      	adds	r3, #7
 800407c:	f023 0307 	bic.w	r3, r3, #7
 8004080:	3308      	adds	r3, #8
 8004082:	9303      	str	r3, [sp, #12]
 8004084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004086:	4433      	add	r3, r6
 8004088:	9309      	str	r3, [sp, #36]	; 0x24
 800408a:	e768      	b.n	8003f5e <_svfiprintf_r+0x4e>
 800408c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004090:	460c      	mov	r4, r1
 8004092:	2001      	movs	r0, #1
 8004094:	e7a6      	b.n	8003fe4 <_svfiprintf_r+0xd4>
 8004096:	2300      	movs	r3, #0
 8004098:	3401      	adds	r4, #1
 800409a:	9305      	str	r3, [sp, #20]
 800409c:	4619      	mov	r1, r3
 800409e:	f04f 0c0a 	mov.w	ip, #10
 80040a2:	4620      	mov	r0, r4
 80040a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040a8:	3a30      	subs	r2, #48	; 0x30
 80040aa:	2a09      	cmp	r2, #9
 80040ac:	d903      	bls.n	80040b6 <_svfiprintf_r+0x1a6>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0c6      	beq.n	8004040 <_svfiprintf_r+0x130>
 80040b2:	9105      	str	r1, [sp, #20]
 80040b4:	e7c4      	b.n	8004040 <_svfiprintf_r+0x130>
 80040b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040ba:	4604      	mov	r4, r0
 80040bc:	2301      	movs	r3, #1
 80040be:	e7f0      	b.n	80040a2 <_svfiprintf_r+0x192>
 80040c0:	ab03      	add	r3, sp, #12
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	462a      	mov	r2, r5
 80040c6:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <_svfiprintf_r+0x1f4>)
 80040c8:	a904      	add	r1, sp, #16
 80040ca:	4638      	mov	r0, r7
 80040cc:	f3af 8000 	nop.w
 80040d0:	1c42      	adds	r2, r0, #1
 80040d2:	4606      	mov	r6, r0
 80040d4:	d1d6      	bne.n	8004084 <_svfiprintf_r+0x174>
 80040d6:	89ab      	ldrh	r3, [r5, #12]
 80040d8:	065b      	lsls	r3, r3, #25
 80040da:	f53f af2d 	bmi.w	8003f38 <_svfiprintf_r+0x28>
 80040de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040e0:	b01d      	add	sp, #116	; 0x74
 80040e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e6:	ab03      	add	r3, sp, #12
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	462a      	mov	r2, r5
 80040ec:	4b05      	ldr	r3, [pc, #20]	; (8004104 <_svfiprintf_r+0x1f4>)
 80040ee:	a904      	add	r1, sp, #16
 80040f0:	4638      	mov	r0, r7
 80040f2:	f000 f879 	bl	80041e8 <_printf_i>
 80040f6:	e7eb      	b.n	80040d0 <_svfiprintf_r+0x1c0>
 80040f8:	08004e7e 	.word	0x08004e7e
 80040fc:	08004e88 	.word	0x08004e88
 8004100:	00000000 	.word	0x00000000
 8004104:	08003e5d 	.word	0x08003e5d
 8004108:	08004e84 	.word	0x08004e84

0800410c <_printf_common>:
 800410c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004110:	4616      	mov	r6, r2
 8004112:	4699      	mov	r9, r3
 8004114:	688a      	ldr	r2, [r1, #8]
 8004116:	690b      	ldr	r3, [r1, #16]
 8004118:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800411c:	4293      	cmp	r3, r2
 800411e:	bfb8      	it	lt
 8004120:	4613      	movlt	r3, r2
 8004122:	6033      	str	r3, [r6, #0]
 8004124:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004128:	4607      	mov	r7, r0
 800412a:	460c      	mov	r4, r1
 800412c:	b10a      	cbz	r2, 8004132 <_printf_common+0x26>
 800412e:	3301      	adds	r3, #1
 8004130:	6033      	str	r3, [r6, #0]
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	0699      	lsls	r1, r3, #26
 8004136:	bf42      	ittt	mi
 8004138:	6833      	ldrmi	r3, [r6, #0]
 800413a:	3302      	addmi	r3, #2
 800413c:	6033      	strmi	r3, [r6, #0]
 800413e:	6825      	ldr	r5, [r4, #0]
 8004140:	f015 0506 	ands.w	r5, r5, #6
 8004144:	d106      	bne.n	8004154 <_printf_common+0x48>
 8004146:	f104 0a19 	add.w	sl, r4, #25
 800414a:	68e3      	ldr	r3, [r4, #12]
 800414c:	6832      	ldr	r2, [r6, #0]
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	42ab      	cmp	r3, r5
 8004152:	dc26      	bgt.n	80041a2 <_printf_common+0x96>
 8004154:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004158:	1e13      	subs	r3, r2, #0
 800415a:	6822      	ldr	r2, [r4, #0]
 800415c:	bf18      	it	ne
 800415e:	2301      	movne	r3, #1
 8004160:	0692      	lsls	r2, r2, #26
 8004162:	d42b      	bmi.n	80041bc <_printf_common+0xb0>
 8004164:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004168:	4649      	mov	r1, r9
 800416a:	4638      	mov	r0, r7
 800416c:	47c0      	blx	r8
 800416e:	3001      	adds	r0, #1
 8004170:	d01e      	beq.n	80041b0 <_printf_common+0xa4>
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	6922      	ldr	r2, [r4, #16]
 8004176:	f003 0306 	and.w	r3, r3, #6
 800417a:	2b04      	cmp	r3, #4
 800417c:	bf02      	ittt	eq
 800417e:	68e5      	ldreq	r5, [r4, #12]
 8004180:	6833      	ldreq	r3, [r6, #0]
 8004182:	1aed      	subeq	r5, r5, r3
 8004184:	68a3      	ldr	r3, [r4, #8]
 8004186:	bf0c      	ite	eq
 8004188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800418c:	2500      	movne	r5, #0
 800418e:	4293      	cmp	r3, r2
 8004190:	bfc4      	itt	gt
 8004192:	1a9b      	subgt	r3, r3, r2
 8004194:	18ed      	addgt	r5, r5, r3
 8004196:	2600      	movs	r6, #0
 8004198:	341a      	adds	r4, #26
 800419a:	42b5      	cmp	r5, r6
 800419c:	d11a      	bne.n	80041d4 <_printf_common+0xc8>
 800419e:	2000      	movs	r0, #0
 80041a0:	e008      	b.n	80041b4 <_printf_common+0xa8>
 80041a2:	2301      	movs	r3, #1
 80041a4:	4652      	mov	r2, sl
 80041a6:	4649      	mov	r1, r9
 80041a8:	4638      	mov	r0, r7
 80041aa:	47c0      	blx	r8
 80041ac:	3001      	adds	r0, #1
 80041ae:	d103      	bne.n	80041b8 <_printf_common+0xac>
 80041b0:	f04f 30ff 	mov.w	r0, #4294967295
 80041b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b8:	3501      	adds	r5, #1
 80041ba:	e7c6      	b.n	800414a <_printf_common+0x3e>
 80041bc:	18e1      	adds	r1, r4, r3
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	2030      	movs	r0, #48	; 0x30
 80041c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041c6:	4422      	add	r2, r4
 80041c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041d0:	3302      	adds	r3, #2
 80041d2:	e7c7      	b.n	8004164 <_printf_common+0x58>
 80041d4:	2301      	movs	r3, #1
 80041d6:	4622      	mov	r2, r4
 80041d8:	4649      	mov	r1, r9
 80041da:	4638      	mov	r0, r7
 80041dc:	47c0      	blx	r8
 80041de:	3001      	adds	r0, #1
 80041e0:	d0e6      	beq.n	80041b0 <_printf_common+0xa4>
 80041e2:	3601      	adds	r6, #1
 80041e4:	e7d9      	b.n	800419a <_printf_common+0x8e>
	...

080041e8 <_printf_i>:
 80041e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041ec:	7e0f      	ldrb	r7, [r1, #24]
 80041ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041f0:	2f78      	cmp	r7, #120	; 0x78
 80041f2:	4691      	mov	r9, r2
 80041f4:	4680      	mov	r8, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	469a      	mov	sl, r3
 80041fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041fe:	d807      	bhi.n	8004210 <_printf_i+0x28>
 8004200:	2f62      	cmp	r7, #98	; 0x62
 8004202:	d80a      	bhi.n	800421a <_printf_i+0x32>
 8004204:	2f00      	cmp	r7, #0
 8004206:	f000 80d4 	beq.w	80043b2 <_printf_i+0x1ca>
 800420a:	2f58      	cmp	r7, #88	; 0x58
 800420c:	f000 80c0 	beq.w	8004390 <_printf_i+0x1a8>
 8004210:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004214:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004218:	e03a      	b.n	8004290 <_printf_i+0xa8>
 800421a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800421e:	2b15      	cmp	r3, #21
 8004220:	d8f6      	bhi.n	8004210 <_printf_i+0x28>
 8004222:	a101      	add	r1, pc, #4	; (adr r1, 8004228 <_printf_i+0x40>)
 8004224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004228:	08004281 	.word	0x08004281
 800422c:	08004295 	.word	0x08004295
 8004230:	08004211 	.word	0x08004211
 8004234:	08004211 	.word	0x08004211
 8004238:	08004211 	.word	0x08004211
 800423c:	08004211 	.word	0x08004211
 8004240:	08004295 	.word	0x08004295
 8004244:	08004211 	.word	0x08004211
 8004248:	08004211 	.word	0x08004211
 800424c:	08004211 	.word	0x08004211
 8004250:	08004211 	.word	0x08004211
 8004254:	08004399 	.word	0x08004399
 8004258:	080042c1 	.word	0x080042c1
 800425c:	08004353 	.word	0x08004353
 8004260:	08004211 	.word	0x08004211
 8004264:	08004211 	.word	0x08004211
 8004268:	080043bb 	.word	0x080043bb
 800426c:	08004211 	.word	0x08004211
 8004270:	080042c1 	.word	0x080042c1
 8004274:	08004211 	.word	0x08004211
 8004278:	08004211 	.word	0x08004211
 800427c:	0800435b 	.word	0x0800435b
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	1d1a      	adds	r2, r3, #4
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	602a      	str	r2, [r5, #0]
 8004288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800428c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004290:	2301      	movs	r3, #1
 8004292:	e09f      	b.n	80043d4 <_printf_i+0x1ec>
 8004294:	6820      	ldr	r0, [r4, #0]
 8004296:	682b      	ldr	r3, [r5, #0]
 8004298:	0607      	lsls	r7, r0, #24
 800429a:	f103 0104 	add.w	r1, r3, #4
 800429e:	6029      	str	r1, [r5, #0]
 80042a0:	d501      	bpl.n	80042a6 <_printf_i+0xbe>
 80042a2:	681e      	ldr	r6, [r3, #0]
 80042a4:	e003      	b.n	80042ae <_printf_i+0xc6>
 80042a6:	0646      	lsls	r6, r0, #25
 80042a8:	d5fb      	bpl.n	80042a2 <_printf_i+0xba>
 80042aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80042ae:	2e00      	cmp	r6, #0
 80042b0:	da03      	bge.n	80042ba <_printf_i+0xd2>
 80042b2:	232d      	movs	r3, #45	; 0x2d
 80042b4:	4276      	negs	r6, r6
 80042b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ba:	485a      	ldr	r0, [pc, #360]	; (8004424 <_printf_i+0x23c>)
 80042bc:	230a      	movs	r3, #10
 80042be:	e012      	b.n	80042e6 <_printf_i+0xfe>
 80042c0:	682b      	ldr	r3, [r5, #0]
 80042c2:	6820      	ldr	r0, [r4, #0]
 80042c4:	1d19      	adds	r1, r3, #4
 80042c6:	6029      	str	r1, [r5, #0]
 80042c8:	0605      	lsls	r5, r0, #24
 80042ca:	d501      	bpl.n	80042d0 <_printf_i+0xe8>
 80042cc:	681e      	ldr	r6, [r3, #0]
 80042ce:	e002      	b.n	80042d6 <_printf_i+0xee>
 80042d0:	0641      	lsls	r1, r0, #25
 80042d2:	d5fb      	bpl.n	80042cc <_printf_i+0xe4>
 80042d4:	881e      	ldrh	r6, [r3, #0]
 80042d6:	4853      	ldr	r0, [pc, #332]	; (8004424 <_printf_i+0x23c>)
 80042d8:	2f6f      	cmp	r7, #111	; 0x6f
 80042da:	bf0c      	ite	eq
 80042dc:	2308      	moveq	r3, #8
 80042de:	230a      	movne	r3, #10
 80042e0:	2100      	movs	r1, #0
 80042e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042e6:	6865      	ldr	r5, [r4, #4]
 80042e8:	60a5      	str	r5, [r4, #8]
 80042ea:	2d00      	cmp	r5, #0
 80042ec:	bfa2      	ittt	ge
 80042ee:	6821      	ldrge	r1, [r4, #0]
 80042f0:	f021 0104 	bicge.w	r1, r1, #4
 80042f4:	6021      	strge	r1, [r4, #0]
 80042f6:	b90e      	cbnz	r6, 80042fc <_printf_i+0x114>
 80042f8:	2d00      	cmp	r5, #0
 80042fa:	d04b      	beq.n	8004394 <_printf_i+0x1ac>
 80042fc:	4615      	mov	r5, r2
 80042fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8004302:	fb03 6711 	mls	r7, r3, r1, r6
 8004306:	5dc7      	ldrb	r7, [r0, r7]
 8004308:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800430c:	4637      	mov	r7, r6
 800430e:	42bb      	cmp	r3, r7
 8004310:	460e      	mov	r6, r1
 8004312:	d9f4      	bls.n	80042fe <_printf_i+0x116>
 8004314:	2b08      	cmp	r3, #8
 8004316:	d10b      	bne.n	8004330 <_printf_i+0x148>
 8004318:	6823      	ldr	r3, [r4, #0]
 800431a:	07de      	lsls	r6, r3, #31
 800431c:	d508      	bpl.n	8004330 <_printf_i+0x148>
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	6861      	ldr	r1, [r4, #4]
 8004322:	4299      	cmp	r1, r3
 8004324:	bfde      	ittt	le
 8004326:	2330      	movle	r3, #48	; 0x30
 8004328:	f805 3c01 	strble.w	r3, [r5, #-1]
 800432c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004330:	1b52      	subs	r2, r2, r5
 8004332:	6122      	str	r2, [r4, #16]
 8004334:	f8cd a000 	str.w	sl, [sp]
 8004338:	464b      	mov	r3, r9
 800433a:	aa03      	add	r2, sp, #12
 800433c:	4621      	mov	r1, r4
 800433e:	4640      	mov	r0, r8
 8004340:	f7ff fee4 	bl	800410c <_printf_common>
 8004344:	3001      	adds	r0, #1
 8004346:	d14a      	bne.n	80043de <_printf_i+0x1f6>
 8004348:	f04f 30ff 	mov.w	r0, #4294967295
 800434c:	b004      	add	sp, #16
 800434e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	f043 0320 	orr.w	r3, r3, #32
 8004358:	6023      	str	r3, [r4, #0]
 800435a:	4833      	ldr	r0, [pc, #204]	; (8004428 <_printf_i+0x240>)
 800435c:	2778      	movs	r7, #120	; 0x78
 800435e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	6829      	ldr	r1, [r5, #0]
 8004366:	061f      	lsls	r7, r3, #24
 8004368:	f851 6b04 	ldr.w	r6, [r1], #4
 800436c:	d402      	bmi.n	8004374 <_printf_i+0x18c>
 800436e:	065f      	lsls	r7, r3, #25
 8004370:	bf48      	it	mi
 8004372:	b2b6      	uxthmi	r6, r6
 8004374:	07df      	lsls	r7, r3, #31
 8004376:	bf48      	it	mi
 8004378:	f043 0320 	orrmi.w	r3, r3, #32
 800437c:	6029      	str	r1, [r5, #0]
 800437e:	bf48      	it	mi
 8004380:	6023      	strmi	r3, [r4, #0]
 8004382:	b91e      	cbnz	r6, 800438c <_printf_i+0x1a4>
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	f023 0320 	bic.w	r3, r3, #32
 800438a:	6023      	str	r3, [r4, #0]
 800438c:	2310      	movs	r3, #16
 800438e:	e7a7      	b.n	80042e0 <_printf_i+0xf8>
 8004390:	4824      	ldr	r0, [pc, #144]	; (8004424 <_printf_i+0x23c>)
 8004392:	e7e4      	b.n	800435e <_printf_i+0x176>
 8004394:	4615      	mov	r5, r2
 8004396:	e7bd      	b.n	8004314 <_printf_i+0x12c>
 8004398:	682b      	ldr	r3, [r5, #0]
 800439a:	6826      	ldr	r6, [r4, #0]
 800439c:	6961      	ldr	r1, [r4, #20]
 800439e:	1d18      	adds	r0, r3, #4
 80043a0:	6028      	str	r0, [r5, #0]
 80043a2:	0635      	lsls	r5, r6, #24
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	d501      	bpl.n	80043ac <_printf_i+0x1c4>
 80043a8:	6019      	str	r1, [r3, #0]
 80043aa:	e002      	b.n	80043b2 <_printf_i+0x1ca>
 80043ac:	0670      	lsls	r0, r6, #25
 80043ae:	d5fb      	bpl.n	80043a8 <_printf_i+0x1c0>
 80043b0:	8019      	strh	r1, [r3, #0]
 80043b2:	2300      	movs	r3, #0
 80043b4:	6123      	str	r3, [r4, #16]
 80043b6:	4615      	mov	r5, r2
 80043b8:	e7bc      	b.n	8004334 <_printf_i+0x14c>
 80043ba:	682b      	ldr	r3, [r5, #0]
 80043bc:	1d1a      	adds	r2, r3, #4
 80043be:	602a      	str	r2, [r5, #0]
 80043c0:	681d      	ldr	r5, [r3, #0]
 80043c2:	6862      	ldr	r2, [r4, #4]
 80043c4:	2100      	movs	r1, #0
 80043c6:	4628      	mov	r0, r5
 80043c8:	f7fb ff0a 	bl	80001e0 <memchr>
 80043cc:	b108      	cbz	r0, 80043d2 <_printf_i+0x1ea>
 80043ce:	1b40      	subs	r0, r0, r5
 80043d0:	6060      	str	r0, [r4, #4]
 80043d2:	6863      	ldr	r3, [r4, #4]
 80043d4:	6123      	str	r3, [r4, #16]
 80043d6:	2300      	movs	r3, #0
 80043d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043dc:	e7aa      	b.n	8004334 <_printf_i+0x14c>
 80043de:	6923      	ldr	r3, [r4, #16]
 80043e0:	462a      	mov	r2, r5
 80043e2:	4649      	mov	r1, r9
 80043e4:	4640      	mov	r0, r8
 80043e6:	47d0      	blx	sl
 80043e8:	3001      	adds	r0, #1
 80043ea:	d0ad      	beq.n	8004348 <_printf_i+0x160>
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	079b      	lsls	r3, r3, #30
 80043f0:	d413      	bmi.n	800441a <_printf_i+0x232>
 80043f2:	68e0      	ldr	r0, [r4, #12]
 80043f4:	9b03      	ldr	r3, [sp, #12]
 80043f6:	4298      	cmp	r0, r3
 80043f8:	bfb8      	it	lt
 80043fa:	4618      	movlt	r0, r3
 80043fc:	e7a6      	b.n	800434c <_printf_i+0x164>
 80043fe:	2301      	movs	r3, #1
 8004400:	4632      	mov	r2, r6
 8004402:	4649      	mov	r1, r9
 8004404:	4640      	mov	r0, r8
 8004406:	47d0      	blx	sl
 8004408:	3001      	adds	r0, #1
 800440a:	d09d      	beq.n	8004348 <_printf_i+0x160>
 800440c:	3501      	adds	r5, #1
 800440e:	68e3      	ldr	r3, [r4, #12]
 8004410:	9903      	ldr	r1, [sp, #12]
 8004412:	1a5b      	subs	r3, r3, r1
 8004414:	42ab      	cmp	r3, r5
 8004416:	dcf2      	bgt.n	80043fe <_printf_i+0x216>
 8004418:	e7eb      	b.n	80043f2 <_printf_i+0x20a>
 800441a:	2500      	movs	r5, #0
 800441c:	f104 0619 	add.w	r6, r4, #25
 8004420:	e7f5      	b.n	800440e <_printf_i+0x226>
 8004422:	bf00      	nop
 8004424:	08004e8f 	.word	0x08004e8f
 8004428:	08004ea0 	.word	0x08004ea0

0800442c <__sflush_r>:
 800442c:	898a      	ldrh	r2, [r1, #12]
 800442e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004432:	4605      	mov	r5, r0
 8004434:	0710      	lsls	r0, r2, #28
 8004436:	460c      	mov	r4, r1
 8004438:	d458      	bmi.n	80044ec <__sflush_r+0xc0>
 800443a:	684b      	ldr	r3, [r1, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	dc05      	bgt.n	800444c <__sflush_r+0x20>
 8004440:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004442:	2b00      	cmp	r3, #0
 8004444:	dc02      	bgt.n	800444c <__sflush_r+0x20>
 8004446:	2000      	movs	r0, #0
 8004448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800444c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800444e:	2e00      	cmp	r6, #0
 8004450:	d0f9      	beq.n	8004446 <__sflush_r+0x1a>
 8004452:	2300      	movs	r3, #0
 8004454:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004458:	682f      	ldr	r7, [r5, #0]
 800445a:	6a21      	ldr	r1, [r4, #32]
 800445c:	602b      	str	r3, [r5, #0]
 800445e:	d032      	beq.n	80044c6 <__sflush_r+0x9a>
 8004460:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004462:	89a3      	ldrh	r3, [r4, #12]
 8004464:	075a      	lsls	r2, r3, #29
 8004466:	d505      	bpl.n	8004474 <__sflush_r+0x48>
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	1ac0      	subs	r0, r0, r3
 800446c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800446e:	b10b      	cbz	r3, 8004474 <__sflush_r+0x48>
 8004470:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004472:	1ac0      	subs	r0, r0, r3
 8004474:	2300      	movs	r3, #0
 8004476:	4602      	mov	r2, r0
 8004478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800447a:	6a21      	ldr	r1, [r4, #32]
 800447c:	4628      	mov	r0, r5
 800447e:	47b0      	blx	r6
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	89a3      	ldrh	r3, [r4, #12]
 8004484:	d106      	bne.n	8004494 <__sflush_r+0x68>
 8004486:	6829      	ldr	r1, [r5, #0]
 8004488:	291d      	cmp	r1, #29
 800448a:	d82b      	bhi.n	80044e4 <__sflush_r+0xb8>
 800448c:	4a29      	ldr	r2, [pc, #164]	; (8004534 <__sflush_r+0x108>)
 800448e:	410a      	asrs	r2, r1
 8004490:	07d6      	lsls	r6, r2, #31
 8004492:	d427      	bmi.n	80044e4 <__sflush_r+0xb8>
 8004494:	2200      	movs	r2, #0
 8004496:	6062      	str	r2, [r4, #4]
 8004498:	04d9      	lsls	r1, r3, #19
 800449a:	6922      	ldr	r2, [r4, #16]
 800449c:	6022      	str	r2, [r4, #0]
 800449e:	d504      	bpl.n	80044aa <__sflush_r+0x7e>
 80044a0:	1c42      	adds	r2, r0, #1
 80044a2:	d101      	bne.n	80044a8 <__sflush_r+0x7c>
 80044a4:	682b      	ldr	r3, [r5, #0]
 80044a6:	b903      	cbnz	r3, 80044aa <__sflush_r+0x7e>
 80044a8:	6560      	str	r0, [r4, #84]	; 0x54
 80044aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044ac:	602f      	str	r7, [r5, #0]
 80044ae:	2900      	cmp	r1, #0
 80044b0:	d0c9      	beq.n	8004446 <__sflush_r+0x1a>
 80044b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044b6:	4299      	cmp	r1, r3
 80044b8:	d002      	beq.n	80044c0 <__sflush_r+0x94>
 80044ba:	4628      	mov	r0, r5
 80044bc:	f7ff fbce 	bl	8003c5c <_free_r>
 80044c0:	2000      	movs	r0, #0
 80044c2:	6360      	str	r0, [r4, #52]	; 0x34
 80044c4:	e7c0      	b.n	8004448 <__sflush_r+0x1c>
 80044c6:	2301      	movs	r3, #1
 80044c8:	4628      	mov	r0, r5
 80044ca:	47b0      	blx	r6
 80044cc:	1c41      	adds	r1, r0, #1
 80044ce:	d1c8      	bne.n	8004462 <__sflush_r+0x36>
 80044d0:	682b      	ldr	r3, [r5, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0c5      	beq.n	8004462 <__sflush_r+0x36>
 80044d6:	2b1d      	cmp	r3, #29
 80044d8:	d001      	beq.n	80044de <__sflush_r+0xb2>
 80044da:	2b16      	cmp	r3, #22
 80044dc:	d101      	bne.n	80044e2 <__sflush_r+0xb6>
 80044de:	602f      	str	r7, [r5, #0]
 80044e0:	e7b1      	b.n	8004446 <__sflush_r+0x1a>
 80044e2:	89a3      	ldrh	r3, [r4, #12]
 80044e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044e8:	81a3      	strh	r3, [r4, #12]
 80044ea:	e7ad      	b.n	8004448 <__sflush_r+0x1c>
 80044ec:	690f      	ldr	r7, [r1, #16]
 80044ee:	2f00      	cmp	r7, #0
 80044f0:	d0a9      	beq.n	8004446 <__sflush_r+0x1a>
 80044f2:	0793      	lsls	r3, r2, #30
 80044f4:	680e      	ldr	r6, [r1, #0]
 80044f6:	bf08      	it	eq
 80044f8:	694b      	ldreq	r3, [r1, #20]
 80044fa:	600f      	str	r7, [r1, #0]
 80044fc:	bf18      	it	ne
 80044fe:	2300      	movne	r3, #0
 8004500:	eba6 0807 	sub.w	r8, r6, r7
 8004504:	608b      	str	r3, [r1, #8]
 8004506:	f1b8 0f00 	cmp.w	r8, #0
 800450a:	dd9c      	ble.n	8004446 <__sflush_r+0x1a>
 800450c:	6a21      	ldr	r1, [r4, #32]
 800450e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004510:	4643      	mov	r3, r8
 8004512:	463a      	mov	r2, r7
 8004514:	4628      	mov	r0, r5
 8004516:	47b0      	blx	r6
 8004518:	2800      	cmp	r0, #0
 800451a:	dc06      	bgt.n	800452a <__sflush_r+0xfe>
 800451c:	89a3      	ldrh	r3, [r4, #12]
 800451e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004522:	81a3      	strh	r3, [r4, #12]
 8004524:	f04f 30ff 	mov.w	r0, #4294967295
 8004528:	e78e      	b.n	8004448 <__sflush_r+0x1c>
 800452a:	4407      	add	r7, r0
 800452c:	eba8 0800 	sub.w	r8, r8, r0
 8004530:	e7e9      	b.n	8004506 <__sflush_r+0xda>
 8004532:	bf00      	nop
 8004534:	dfbffffe 	.word	0xdfbffffe

08004538 <_fflush_r>:
 8004538:	b538      	push	{r3, r4, r5, lr}
 800453a:	690b      	ldr	r3, [r1, #16]
 800453c:	4605      	mov	r5, r0
 800453e:	460c      	mov	r4, r1
 8004540:	b913      	cbnz	r3, 8004548 <_fflush_r+0x10>
 8004542:	2500      	movs	r5, #0
 8004544:	4628      	mov	r0, r5
 8004546:	bd38      	pop	{r3, r4, r5, pc}
 8004548:	b118      	cbz	r0, 8004552 <_fflush_r+0x1a>
 800454a:	6a03      	ldr	r3, [r0, #32]
 800454c:	b90b      	cbnz	r3, 8004552 <_fflush_r+0x1a>
 800454e:	f7ff f9cf 	bl	80038f0 <__sinit>
 8004552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0f3      	beq.n	8004542 <_fflush_r+0xa>
 800455a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800455c:	07d0      	lsls	r0, r2, #31
 800455e:	d404      	bmi.n	800456a <_fflush_r+0x32>
 8004560:	0599      	lsls	r1, r3, #22
 8004562:	d402      	bmi.n	800456a <_fflush_r+0x32>
 8004564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004566:	f7ff fb58 	bl	8003c1a <__retarget_lock_acquire_recursive>
 800456a:	4628      	mov	r0, r5
 800456c:	4621      	mov	r1, r4
 800456e:	f7ff ff5d 	bl	800442c <__sflush_r>
 8004572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004574:	07da      	lsls	r2, r3, #31
 8004576:	4605      	mov	r5, r0
 8004578:	d4e4      	bmi.n	8004544 <_fflush_r+0xc>
 800457a:	89a3      	ldrh	r3, [r4, #12]
 800457c:	059b      	lsls	r3, r3, #22
 800457e:	d4e1      	bmi.n	8004544 <_fflush_r+0xc>
 8004580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004582:	f7ff fb4b 	bl	8003c1c <__retarget_lock_release_recursive>
 8004586:	e7dd      	b.n	8004544 <_fflush_r+0xc>

08004588 <fiprintf>:
 8004588:	b40e      	push	{r1, r2, r3}
 800458a:	b503      	push	{r0, r1, lr}
 800458c:	4601      	mov	r1, r0
 800458e:	ab03      	add	r3, sp, #12
 8004590:	4805      	ldr	r0, [pc, #20]	; (80045a8 <fiprintf+0x20>)
 8004592:	f853 2b04 	ldr.w	r2, [r3], #4
 8004596:	6800      	ldr	r0, [r0, #0]
 8004598:	9301      	str	r3, [sp, #4]
 800459a:	f000 f89f 	bl	80046dc <_vfiprintf_r>
 800459e:	b002      	add	sp, #8
 80045a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80045a4:	b003      	add	sp, #12
 80045a6:	4770      	bx	lr
 80045a8:	2000009c 	.word	0x2000009c

080045ac <memmove>:
 80045ac:	4288      	cmp	r0, r1
 80045ae:	b510      	push	{r4, lr}
 80045b0:	eb01 0402 	add.w	r4, r1, r2
 80045b4:	d902      	bls.n	80045bc <memmove+0x10>
 80045b6:	4284      	cmp	r4, r0
 80045b8:	4623      	mov	r3, r4
 80045ba:	d807      	bhi.n	80045cc <memmove+0x20>
 80045bc:	1e43      	subs	r3, r0, #1
 80045be:	42a1      	cmp	r1, r4
 80045c0:	d008      	beq.n	80045d4 <memmove+0x28>
 80045c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80045c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80045ca:	e7f8      	b.n	80045be <memmove+0x12>
 80045cc:	4402      	add	r2, r0
 80045ce:	4601      	mov	r1, r0
 80045d0:	428a      	cmp	r2, r1
 80045d2:	d100      	bne.n	80045d6 <memmove+0x2a>
 80045d4:	bd10      	pop	{r4, pc}
 80045d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80045de:	e7f7      	b.n	80045d0 <memmove+0x24>

080045e0 <_sbrk_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	4d06      	ldr	r5, [pc, #24]	; (80045fc <_sbrk_r+0x1c>)
 80045e4:	2300      	movs	r3, #0
 80045e6:	4604      	mov	r4, r0
 80045e8:	4608      	mov	r0, r1
 80045ea:	602b      	str	r3, [r5, #0]
 80045ec:	f7fc f9bc 	bl	8000968 <_sbrk>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_sbrk_r+0x1a>
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_sbrk_r+0x1a>
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	200002e4 	.word	0x200002e4

08004600 <memcpy>:
 8004600:	440a      	add	r2, r1
 8004602:	4291      	cmp	r1, r2
 8004604:	f100 33ff 	add.w	r3, r0, #4294967295
 8004608:	d100      	bne.n	800460c <memcpy+0xc>
 800460a:	4770      	bx	lr
 800460c:	b510      	push	{r4, lr}
 800460e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004612:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004616:	4291      	cmp	r1, r2
 8004618:	d1f9      	bne.n	800460e <memcpy+0xe>
 800461a:	bd10      	pop	{r4, pc}

0800461c <abort>:
 800461c:	b508      	push	{r3, lr}
 800461e:	2006      	movs	r0, #6
 8004620:	f000 fa34 	bl	8004a8c <raise>
 8004624:	2001      	movs	r0, #1
 8004626:	f7fc f927 	bl	8000878 <_exit>

0800462a <_realloc_r>:
 800462a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800462e:	4680      	mov	r8, r0
 8004630:	4614      	mov	r4, r2
 8004632:	460e      	mov	r6, r1
 8004634:	b921      	cbnz	r1, 8004640 <_realloc_r+0x16>
 8004636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800463a:	4611      	mov	r1, r2
 800463c:	f7ff bb82 	b.w	8003d44 <_malloc_r>
 8004640:	b92a      	cbnz	r2, 800464e <_realloc_r+0x24>
 8004642:	f7ff fb0b 	bl	8003c5c <_free_r>
 8004646:	4625      	mov	r5, r4
 8004648:	4628      	mov	r0, r5
 800464a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800464e:	f000 fa39 	bl	8004ac4 <_malloc_usable_size_r>
 8004652:	4284      	cmp	r4, r0
 8004654:	4607      	mov	r7, r0
 8004656:	d802      	bhi.n	800465e <_realloc_r+0x34>
 8004658:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800465c:	d812      	bhi.n	8004684 <_realloc_r+0x5a>
 800465e:	4621      	mov	r1, r4
 8004660:	4640      	mov	r0, r8
 8004662:	f7ff fb6f 	bl	8003d44 <_malloc_r>
 8004666:	4605      	mov	r5, r0
 8004668:	2800      	cmp	r0, #0
 800466a:	d0ed      	beq.n	8004648 <_realloc_r+0x1e>
 800466c:	42bc      	cmp	r4, r7
 800466e:	4622      	mov	r2, r4
 8004670:	4631      	mov	r1, r6
 8004672:	bf28      	it	cs
 8004674:	463a      	movcs	r2, r7
 8004676:	f7ff ffc3 	bl	8004600 <memcpy>
 800467a:	4631      	mov	r1, r6
 800467c:	4640      	mov	r0, r8
 800467e:	f7ff faed 	bl	8003c5c <_free_r>
 8004682:	e7e1      	b.n	8004648 <_realloc_r+0x1e>
 8004684:	4635      	mov	r5, r6
 8004686:	e7df      	b.n	8004648 <_realloc_r+0x1e>

08004688 <__sfputc_r>:
 8004688:	6893      	ldr	r3, [r2, #8]
 800468a:	3b01      	subs	r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	b410      	push	{r4}
 8004690:	6093      	str	r3, [r2, #8]
 8004692:	da08      	bge.n	80046a6 <__sfputc_r+0x1e>
 8004694:	6994      	ldr	r4, [r2, #24]
 8004696:	42a3      	cmp	r3, r4
 8004698:	db01      	blt.n	800469e <__sfputc_r+0x16>
 800469a:	290a      	cmp	r1, #10
 800469c:	d103      	bne.n	80046a6 <__sfputc_r+0x1e>
 800469e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046a2:	f000 b935 	b.w	8004910 <__swbuf_r>
 80046a6:	6813      	ldr	r3, [r2, #0]
 80046a8:	1c58      	adds	r0, r3, #1
 80046aa:	6010      	str	r0, [r2, #0]
 80046ac:	7019      	strb	r1, [r3, #0]
 80046ae:	4608      	mov	r0, r1
 80046b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <__sfputs_r>:
 80046b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046b8:	4606      	mov	r6, r0
 80046ba:	460f      	mov	r7, r1
 80046bc:	4614      	mov	r4, r2
 80046be:	18d5      	adds	r5, r2, r3
 80046c0:	42ac      	cmp	r4, r5
 80046c2:	d101      	bne.n	80046c8 <__sfputs_r+0x12>
 80046c4:	2000      	movs	r0, #0
 80046c6:	e007      	b.n	80046d8 <__sfputs_r+0x22>
 80046c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046cc:	463a      	mov	r2, r7
 80046ce:	4630      	mov	r0, r6
 80046d0:	f7ff ffda 	bl	8004688 <__sfputc_r>
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d1f3      	bne.n	80046c0 <__sfputs_r+0xa>
 80046d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080046dc <_vfiprintf_r>:
 80046dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e0:	460d      	mov	r5, r1
 80046e2:	b09d      	sub	sp, #116	; 0x74
 80046e4:	4614      	mov	r4, r2
 80046e6:	4698      	mov	r8, r3
 80046e8:	4606      	mov	r6, r0
 80046ea:	b118      	cbz	r0, 80046f4 <_vfiprintf_r+0x18>
 80046ec:	6a03      	ldr	r3, [r0, #32]
 80046ee:	b90b      	cbnz	r3, 80046f4 <_vfiprintf_r+0x18>
 80046f0:	f7ff f8fe 	bl	80038f0 <__sinit>
 80046f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046f6:	07d9      	lsls	r1, r3, #31
 80046f8:	d405      	bmi.n	8004706 <_vfiprintf_r+0x2a>
 80046fa:	89ab      	ldrh	r3, [r5, #12]
 80046fc:	059a      	lsls	r2, r3, #22
 80046fe:	d402      	bmi.n	8004706 <_vfiprintf_r+0x2a>
 8004700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004702:	f7ff fa8a 	bl	8003c1a <__retarget_lock_acquire_recursive>
 8004706:	89ab      	ldrh	r3, [r5, #12]
 8004708:	071b      	lsls	r3, r3, #28
 800470a:	d501      	bpl.n	8004710 <_vfiprintf_r+0x34>
 800470c:	692b      	ldr	r3, [r5, #16]
 800470e:	b99b      	cbnz	r3, 8004738 <_vfiprintf_r+0x5c>
 8004710:	4629      	mov	r1, r5
 8004712:	4630      	mov	r0, r6
 8004714:	f000 f93a 	bl	800498c <__swsetup_r>
 8004718:	b170      	cbz	r0, 8004738 <_vfiprintf_r+0x5c>
 800471a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800471c:	07dc      	lsls	r4, r3, #31
 800471e:	d504      	bpl.n	800472a <_vfiprintf_r+0x4e>
 8004720:	f04f 30ff 	mov.w	r0, #4294967295
 8004724:	b01d      	add	sp, #116	; 0x74
 8004726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800472a:	89ab      	ldrh	r3, [r5, #12]
 800472c:	0598      	lsls	r0, r3, #22
 800472e:	d4f7      	bmi.n	8004720 <_vfiprintf_r+0x44>
 8004730:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004732:	f7ff fa73 	bl	8003c1c <__retarget_lock_release_recursive>
 8004736:	e7f3      	b.n	8004720 <_vfiprintf_r+0x44>
 8004738:	2300      	movs	r3, #0
 800473a:	9309      	str	r3, [sp, #36]	; 0x24
 800473c:	2320      	movs	r3, #32
 800473e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004742:	f8cd 800c 	str.w	r8, [sp, #12]
 8004746:	2330      	movs	r3, #48	; 0x30
 8004748:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80048fc <_vfiprintf_r+0x220>
 800474c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004750:	f04f 0901 	mov.w	r9, #1
 8004754:	4623      	mov	r3, r4
 8004756:	469a      	mov	sl, r3
 8004758:	f813 2b01 	ldrb.w	r2, [r3], #1
 800475c:	b10a      	cbz	r2, 8004762 <_vfiprintf_r+0x86>
 800475e:	2a25      	cmp	r2, #37	; 0x25
 8004760:	d1f9      	bne.n	8004756 <_vfiprintf_r+0x7a>
 8004762:	ebba 0b04 	subs.w	fp, sl, r4
 8004766:	d00b      	beq.n	8004780 <_vfiprintf_r+0xa4>
 8004768:	465b      	mov	r3, fp
 800476a:	4622      	mov	r2, r4
 800476c:	4629      	mov	r1, r5
 800476e:	4630      	mov	r0, r6
 8004770:	f7ff ffa1 	bl	80046b6 <__sfputs_r>
 8004774:	3001      	adds	r0, #1
 8004776:	f000 80a9 	beq.w	80048cc <_vfiprintf_r+0x1f0>
 800477a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800477c:	445a      	add	r2, fp
 800477e:	9209      	str	r2, [sp, #36]	; 0x24
 8004780:	f89a 3000 	ldrb.w	r3, [sl]
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80a1 	beq.w	80048cc <_vfiprintf_r+0x1f0>
 800478a:	2300      	movs	r3, #0
 800478c:	f04f 32ff 	mov.w	r2, #4294967295
 8004790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004794:	f10a 0a01 	add.w	sl, sl, #1
 8004798:	9304      	str	r3, [sp, #16]
 800479a:	9307      	str	r3, [sp, #28]
 800479c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047a0:	931a      	str	r3, [sp, #104]	; 0x68
 80047a2:	4654      	mov	r4, sl
 80047a4:	2205      	movs	r2, #5
 80047a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047aa:	4854      	ldr	r0, [pc, #336]	; (80048fc <_vfiprintf_r+0x220>)
 80047ac:	f7fb fd18 	bl	80001e0 <memchr>
 80047b0:	9a04      	ldr	r2, [sp, #16]
 80047b2:	b9d8      	cbnz	r0, 80047ec <_vfiprintf_r+0x110>
 80047b4:	06d1      	lsls	r1, r2, #27
 80047b6:	bf44      	itt	mi
 80047b8:	2320      	movmi	r3, #32
 80047ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047be:	0713      	lsls	r3, r2, #28
 80047c0:	bf44      	itt	mi
 80047c2:	232b      	movmi	r3, #43	; 0x2b
 80047c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047c8:	f89a 3000 	ldrb.w	r3, [sl]
 80047cc:	2b2a      	cmp	r3, #42	; 0x2a
 80047ce:	d015      	beq.n	80047fc <_vfiprintf_r+0x120>
 80047d0:	9a07      	ldr	r2, [sp, #28]
 80047d2:	4654      	mov	r4, sl
 80047d4:	2000      	movs	r0, #0
 80047d6:	f04f 0c0a 	mov.w	ip, #10
 80047da:	4621      	mov	r1, r4
 80047dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047e0:	3b30      	subs	r3, #48	; 0x30
 80047e2:	2b09      	cmp	r3, #9
 80047e4:	d94d      	bls.n	8004882 <_vfiprintf_r+0x1a6>
 80047e6:	b1b0      	cbz	r0, 8004816 <_vfiprintf_r+0x13a>
 80047e8:	9207      	str	r2, [sp, #28]
 80047ea:	e014      	b.n	8004816 <_vfiprintf_r+0x13a>
 80047ec:	eba0 0308 	sub.w	r3, r0, r8
 80047f0:	fa09 f303 	lsl.w	r3, r9, r3
 80047f4:	4313      	orrs	r3, r2
 80047f6:	9304      	str	r3, [sp, #16]
 80047f8:	46a2      	mov	sl, r4
 80047fa:	e7d2      	b.n	80047a2 <_vfiprintf_r+0xc6>
 80047fc:	9b03      	ldr	r3, [sp, #12]
 80047fe:	1d19      	adds	r1, r3, #4
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	9103      	str	r1, [sp, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	bfbb      	ittet	lt
 8004808:	425b      	neglt	r3, r3
 800480a:	f042 0202 	orrlt.w	r2, r2, #2
 800480e:	9307      	strge	r3, [sp, #28]
 8004810:	9307      	strlt	r3, [sp, #28]
 8004812:	bfb8      	it	lt
 8004814:	9204      	strlt	r2, [sp, #16]
 8004816:	7823      	ldrb	r3, [r4, #0]
 8004818:	2b2e      	cmp	r3, #46	; 0x2e
 800481a:	d10c      	bne.n	8004836 <_vfiprintf_r+0x15a>
 800481c:	7863      	ldrb	r3, [r4, #1]
 800481e:	2b2a      	cmp	r3, #42	; 0x2a
 8004820:	d134      	bne.n	800488c <_vfiprintf_r+0x1b0>
 8004822:	9b03      	ldr	r3, [sp, #12]
 8004824:	1d1a      	adds	r2, r3, #4
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	9203      	str	r2, [sp, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	bfb8      	it	lt
 800482e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004832:	3402      	adds	r4, #2
 8004834:	9305      	str	r3, [sp, #20]
 8004836:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800490c <_vfiprintf_r+0x230>
 800483a:	7821      	ldrb	r1, [r4, #0]
 800483c:	2203      	movs	r2, #3
 800483e:	4650      	mov	r0, sl
 8004840:	f7fb fcce 	bl	80001e0 <memchr>
 8004844:	b138      	cbz	r0, 8004856 <_vfiprintf_r+0x17a>
 8004846:	9b04      	ldr	r3, [sp, #16]
 8004848:	eba0 000a 	sub.w	r0, r0, sl
 800484c:	2240      	movs	r2, #64	; 0x40
 800484e:	4082      	lsls	r2, r0
 8004850:	4313      	orrs	r3, r2
 8004852:	3401      	adds	r4, #1
 8004854:	9304      	str	r3, [sp, #16]
 8004856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800485a:	4829      	ldr	r0, [pc, #164]	; (8004900 <_vfiprintf_r+0x224>)
 800485c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004860:	2206      	movs	r2, #6
 8004862:	f7fb fcbd 	bl	80001e0 <memchr>
 8004866:	2800      	cmp	r0, #0
 8004868:	d03f      	beq.n	80048ea <_vfiprintf_r+0x20e>
 800486a:	4b26      	ldr	r3, [pc, #152]	; (8004904 <_vfiprintf_r+0x228>)
 800486c:	bb1b      	cbnz	r3, 80048b6 <_vfiprintf_r+0x1da>
 800486e:	9b03      	ldr	r3, [sp, #12]
 8004870:	3307      	adds	r3, #7
 8004872:	f023 0307 	bic.w	r3, r3, #7
 8004876:	3308      	adds	r3, #8
 8004878:	9303      	str	r3, [sp, #12]
 800487a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800487c:	443b      	add	r3, r7
 800487e:	9309      	str	r3, [sp, #36]	; 0x24
 8004880:	e768      	b.n	8004754 <_vfiprintf_r+0x78>
 8004882:	fb0c 3202 	mla	r2, ip, r2, r3
 8004886:	460c      	mov	r4, r1
 8004888:	2001      	movs	r0, #1
 800488a:	e7a6      	b.n	80047da <_vfiprintf_r+0xfe>
 800488c:	2300      	movs	r3, #0
 800488e:	3401      	adds	r4, #1
 8004890:	9305      	str	r3, [sp, #20]
 8004892:	4619      	mov	r1, r3
 8004894:	f04f 0c0a 	mov.w	ip, #10
 8004898:	4620      	mov	r0, r4
 800489a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800489e:	3a30      	subs	r2, #48	; 0x30
 80048a0:	2a09      	cmp	r2, #9
 80048a2:	d903      	bls.n	80048ac <_vfiprintf_r+0x1d0>
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0c6      	beq.n	8004836 <_vfiprintf_r+0x15a>
 80048a8:	9105      	str	r1, [sp, #20]
 80048aa:	e7c4      	b.n	8004836 <_vfiprintf_r+0x15a>
 80048ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80048b0:	4604      	mov	r4, r0
 80048b2:	2301      	movs	r3, #1
 80048b4:	e7f0      	b.n	8004898 <_vfiprintf_r+0x1bc>
 80048b6:	ab03      	add	r3, sp, #12
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	462a      	mov	r2, r5
 80048bc:	4b12      	ldr	r3, [pc, #72]	; (8004908 <_vfiprintf_r+0x22c>)
 80048be:	a904      	add	r1, sp, #16
 80048c0:	4630      	mov	r0, r6
 80048c2:	f3af 8000 	nop.w
 80048c6:	4607      	mov	r7, r0
 80048c8:	1c78      	adds	r0, r7, #1
 80048ca:	d1d6      	bne.n	800487a <_vfiprintf_r+0x19e>
 80048cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048ce:	07d9      	lsls	r1, r3, #31
 80048d0:	d405      	bmi.n	80048de <_vfiprintf_r+0x202>
 80048d2:	89ab      	ldrh	r3, [r5, #12]
 80048d4:	059a      	lsls	r2, r3, #22
 80048d6:	d402      	bmi.n	80048de <_vfiprintf_r+0x202>
 80048d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80048da:	f7ff f99f 	bl	8003c1c <__retarget_lock_release_recursive>
 80048de:	89ab      	ldrh	r3, [r5, #12]
 80048e0:	065b      	lsls	r3, r3, #25
 80048e2:	f53f af1d 	bmi.w	8004720 <_vfiprintf_r+0x44>
 80048e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048e8:	e71c      	b.n	8004724 <_vfiprintf_r+0x48>
 80048ea:	ab03      	add	r3, sp, #12
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	462a      	mov	r2, r5
 80048f0:	4b05      	ldr	r3, [pc, #20]	; (8004908 <_vfiprintf_r+0x22c>)
 80048f2:	a904      	add	r1, sp, #16
 80048f4:	4630      	mov	r0, r6
 80048f6:	f7ff fc77 	bl	80041e8 <_printf_i>
 80048fa:	e7e4      	b.n	80048c6 <_vfiprintf_r+0x1ea>
 80048fc:	08004e7e 	.word	0x08004e7e
 8004900:	08004e88 	.word	0x08004e88
 8004904:	00000000 	.word	0x00000000
 8004908:	080046b7 	.word	0x080046b7
 800490c:	08004e84 	.word	0x08004e84

08004910 <__swbuf_r>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	460e      	mov	r6, r1
 8004914:	4614      	mov	r4, r2
 8004916:	4605      	mov	r5, r0
 8004918:	b118      	cbz	r0, 8004922 <__swbuf_r+0x12>
 800491a:	6a03      	ldr	r3, [r0, #32]
 800491c:	b90b      	cbnz	r3, 8004922 <__swbuf_r+0x12>
 800491e:	f7fe ffe7 	bl	80038f0 <__sinit>
 8004922:	69a3      	ldr	r3, [r4, #24]
 8004924:	60a3      	str	r3, [r4, #8]
 8004926:	89a3      	ldrh	r3, [r4, #12]
 8004928:	071a      	lsls	r2, r3, #28
 800492a:	d525      	bpl.n	8004978 <__swbuf_r+0x68>
 800492c:	6923      	ldr	r3, [r4, #16]
 800492e:	b31b      	cbz	r3, 8004978 <__swbuf_r+0x68>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	6922      	ldr	r2, [r4, #16]
 8004934:	1a98      	subs	r0, r3, r2
 8004936:	6963      	ldr	r3, [r4, #20]
 8004938:	b2f6      	uxtb	r6, r6
 800493a:	4283      	cmp	r3, r0
 800493c:	4637      	mov	r7, r6
 800493e:	dc04      	bgt.n	800494a <__swbuf_r+0x3a>
 8004940:	4621      	mov	r1, r4
 8004942:	4628      	mov	r0, r5
 8004944:	f7ff fdf8 	bl	8004538 <_fflush_r>
 8004948:	b9e0      	cbnz	r0, 8004984 <__swbuf_r+0x74>
 800494a:	68a3      	ldr	r3, [r4, #8]
 800494c:	3b01      	subs	r3, #1
 800494e:	60a3      	str	r3, [r4, #8]
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	6022      	str	r2, [r4, #0]
 8004956:	701e      	strb	r6, [r3, #0]
 8004958:	6962      	ldr	r2, [r4, #20]
 800495a:	1c43      	adds	r3, r0, #1
 800495c:	429a      	cmp	r2, r3
 800495e:	d004      	beq.n	800496a <__swbuf_r+0x5a>
 8004960:	89a3      	ldrh	r3, [r4, #12]
 8004962:	07db      	lsls	r3, r3, #31
 8004964:	d506      	bpl.n	8004974 <__swbuf_r+0x64>
 8004966:	2e0a      	cmp	r6, #10
 8004968:	d104      	bne.n	8004974 <__swbuf_r+0x64>
 800496a:	4621      	mov	r1, r4
 800496c:	4628      	mov	r0, r5
 800496e:	f7ff fde3 	bl	8004538 <_fflush_r>
 8004972:	b938      	cbnz	r0, 8004984 <__swbuf_r+0x74>
 8004974:	4638      	mov	r0, r7
 8004976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004978:	4621      	mov	r1, r4
 800497a:	4628      	mov	r0, r5
 800497c:	f000 f806 	bl	800498c <__swsetup_r>
 8004980:	2800      	cmp	r0, #0
 8004982:	d0d5      	beq.n	8004930 <__swbuf_r+0x20>
 8004984:	f04f 37ff 	mov.w	r7, #4294967295
 8004988:	e7f4      	b.n	8004974 <__swbuf_r+0x64>
	...

0800498c <__swsetup_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <__swsetup_r+0xac>)
 8004990:	4605      	mov	r5, r0
 8004992:	6818      	ldr	r0, [r3, #0]
 8004994:	460c      	mov	r4, r1
 8004996:	b118      	cbz	r0, 80049a0 <__swsetup_r+0x14>
 8004998:	6a03      	ldr	r3, [r0, #32]
 800499a:	b90b      	cbnz	r3, 80049a0 <__swsetup_r+0x14>
 800499c:	f7fe ffa8 	bl	80038f0 <__sinit>
 80049a0:	89a3      	ldrh	r3, [r4, #12]
 80049a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80049a6:	0718      	lsls	r0, r3, #28
 80049a8:	d422      	bmi.n	80049f0 <__swsetup_r+0x64>
 80049aa:	06d9      	lsls	r1, r3, #27
 80049ac:	d407      	bmi.n	80049be <__swsetup_r+0x32>
 80049ae:	2309      	movs	r3, #9
 80049b0:	602b      	str	r3, [r5, #0]
 80049b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80049b6:	81a3      	strh	r3, [r4, #12]
 80049b8:	f04f 30ff 	mov.w	r0, #4294967295
 80049bc:	e034      	b.n	8004a28 <__swsetup_r+0x9c>
 80049be:	0758      	lsls	r0, r3, #29
 80049c0:	d512      	bpl.n	80049e8 <__swsetup_r+0x5c>
 80049c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049c4:	b141      	cbz	r1, 80049d8 <__swsetup_r+0x4c>
 80049c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049ca:	4299      	cmp	r1, r3
 80049cc:	d002      	beq.n	80049d4 <__swsetup_r+0x48>
 80049ce:	4628      	mov	r0, r5
 80049d0:	f7ff f944 	bl	8003c5c <_free_r>
 80049d4:	2300      	movs	r3, #0
 80049d6:	6363      	str	r3, [r4, #52]	; 0x34
 80049d8:	89a3      	ldrh	r3, [r4, #12]
 80049da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049de:	81a3      	strh	r3, [r4, #12]
 80049e0:	2300      	movs	r3, #0
 80049e2:	6063      	str	r3, [r4, #4]
 80049e4:	6923      	ldr	r3, [r4, #16]
 80049e6:	6023      	str	r3, [r4, #0]
 80049e8:	89a3      	ldrh	r3, [r4, #12]
 80049ea:	f043 0308 	orr.w	r3, r3, #8
 80049ee:	81a3      	strh	r3, [r4, #12]
 80049f0:	6923      	ldr	r3, [r4, #16]
 80049f2:	b94b      	cbnz	r3, 8004a08 <__swsetup_r+0x7c>
 80049f4:	89a3      	ldrh	r3, [r4, #12]
 80049f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049fe:	d003      	beq.n	8004a08 <__swsetup_r+0x7c>
 8004a00:	4621      	mov	r1, r4
 8004a02:	4628      	mov	r0, r5
 8004a04:	f000 f88c 	bl	8004b20 <__smakebuf_r>
 8004a08:	89a0      	ldrh	r0, [r4, #12]
 8004a0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004a0e:	f010 0301 	ands.w	r3, r0, #1
 8004a12:	d00a      	beq.n	8004a2a <__swsetup_r+0x9e>
 8004a14:	2300      	movs	r3, #0
 8004a16:	60a3      	str	r3, [r4, #8]
 8004a18:	6963      	ldr	r3, [r4, #20]
 8004a1a:	425b      	negs	r3, r3
 8004a1c:	61a3      	str	r3, [r4, #24]
 8004a1e:	6923      	ldr	r3, [r4, #16]
 8004a20:	b943      	cbnz	r3, 8004a34 <__swsetup_r+0xa8>
 8004a22:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004a26:	d1c4      	bne.n	80049b2 <__swsetup_r+0x26>
 8004a28:	bd38      	pop	{r3, r4, r5, pc}
 8004a2a:	0781      	lsls	r1, r0, #30
 8004a2c:	bf58      	it	pl
 8004a2e:	6963      	ldrpl	r3, [r4, #20]
 8004a30:	60a3      	str	r3, [r4, #8]
 8004a32:	e7f4      	b.n	8004a1e <__swsetup_r+0x92>
 8004a34:	2000      	movs	r0, #0
 8004a36:	e7f7      	b.n	8004a28 <__swsetup_r+0x9c>
 8004a38:	2000009c 	.word	0x2000009c

08004a3c <_raise_r>:
 8004a3c:	291f      	cmp	r1, #31
 8004a3e:	b538      	push	{r3, r4, r5, lr}
 8004a40:	4604      	mov	r4, r0
 8004a42:	460d      	mov	r5, r1
 8004a44:	d904      	bls.n	8004a50 <_raise_r+0x14>
 8004a46:	2316      	movs	r3, #22
 8004a48:	6003      	str	r3, [r0, #0]
 8004a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a4e:	bd38      	pop	{r3, r4, r5, pc}
 8004a50:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004a52:	b112      	cbz	r2, 8004a5a <_raise_r+0x1e>
 8004a54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a58:	b94b      	cbnz	r3, 8004a6e <_raise_r+0x32>
 8004a5a:	4620      	mov	r0, r4
 8004a5c:	f000 f830 	bl	8004ac0 <_getpid_r>
 8004a60:	462a      	mov	r2, r5
 8004a62:	4601      	mov	r1, r0
 8004a64:	4620      	mov	r0, r4
 8004a66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a6a:	f000 b817 	b.w	8004a9c <_kill_r>
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d00a      	beq.n	8004a88 <_raise_r+0x4c>
 8004a72:	1c59      	adds	r1, r3, #1
 8004a74:	d103      	bne.n	8004a7e <_raise_r+0x42>
 8004a76:	2316      	movs	r3, #22
 8004a78:	6003      	str	r3, [r0, #0]
 8004a7a:	2001      	movs	r0, #1
 8004a7c:	e7e7      	b.n	8004a4e <_raise_r+0x12>
 8004a7e:	2400      	movs	r4, #0
 8004a80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004a84:	4628      	mov	r0, r5
 8004a86:	4798      	blx	r3
 8004a88:	2000      	movs	r0, #0
 8004a8a:	e7e0      	b.n	8004a4e <_raise_r+0x12>

08004a8c <raise>:
 8004a8c:	4b02      	ldr	r3, [pc, #8]	; (8004a98 <raise+0xc>)
 8004a8e:	4601      	mov	r1, r0
 8004a90:	6818      	ldr	r0, [r3, #0]
 8004a92:	f7ff bfd3 	b.w	8004a3c <_raise_r>
 8004a96:	bf00      	nop
 8004a98:	2000009c 	.word	0x2000009c

08004a9c <_kill_r>:
 8004a9c:	b538      	push	{r3, r4, r5, lr}
 8004a9e:	4d07      	ldr	r5, [pc, #28]	; (8004abc <_kill_r+0x20>)
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	4608      	mov	r0, r1
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	602b      	str	r3, [r5, #0]
 8004aaa:	f7fb fed5 	bl	8000858 <_kill>
 8004aae:	1c43      	adds	r3, r0, #1
 8004ab0:	d102      	bne.n	8004ab8 <_kill_r+0x1c>
 8004ab2:	682b      	ldr	r3, [r5, #0]
 8004ab4:	b103      	cbz	r3, 8004ab8 <_kill_r+0x1c>
 8004ab6:	6023      	str	r3, [r4, #0]
 8004ab8:	bd38      	pop	{r3, r4, r5, pc}
 8004aba:	bf00      	nop
 8004abc:	200002e4 	.word	0x200002e4

08004ac0 <_getpid_r>:
 8004ac0:	f7fb bec2 	b.w	8000848 <_getpid>

08004ac4 <_malloc_usable_size_r>:
 8004ac4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ac8:	1f18      	subs	r0, r3, #4
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bfbc      	itt	lt
 8004ace:	580b      	ldrlt	r3, [r1, r0]
 8004ad0:	18c0      	addlt	r0, r0, r3
 8004ad2:	4770      	bx	lr

08004ad4 <__swhatbuf_r>:
 8004ad4:	b570      	push	{r4, r5, r6, lr}
 8004ad6:	460c      	mov	r4, r1
 8004ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004adc:	2900      	cmp	r1, #0
 8004ade:	b096      	sub	sp, #88	; 0x58
 8004ae0:	4615      	mov	r5, r2
 8004ae2:	461e      	mov	r6, r3
 8004ae4:	da0d      	bge.n	8004b02 <__swhatbuf_r+0x2e>
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004aec:	f04f 0100 	mov.w	r1, #0
 8004af0:	bf0c      	ite	eq
 8004af2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004af6:	2340      	movne	r3, #64	; 0x40
 8004af8:	2000      	movs	r0, #0
 8004afa:	6031      	str	r1, [r6, #0]
 8004afc:	602b      	str	r3, [r5, #0]
 8004afe:	b016      	add	sp, #88	; 0x58
 8004b00:	bd70      	pop	{r4, r5, r6, pc}
 8004b02:	466a      	mov	r2, sp
 8004b04:	f000 f848 	bl	8004b98 <_fstat_r>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	dbec      	blt.n	8004ae6 <__swhatbuf_r+0x12>
 8004b0c:	9901      	ldr	r1, [sp, #4]
 8004b0e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004b12:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004b16:	4259      	negs	r1, r3
 8004b18:	4159      	adcs	r1, r3
 8004b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b1e:	e7eb      	b.n	8004af8 <__swhatbuf_r+0x24>

08004b20 <__smakebuf_r>:
 8004b20:	898b      	ldrh	r3, [r1, #12]
 8004b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b24:	079d      	lsls	r5, r3, #30
 8004b26:	4606      	mov	r6, r0
 8004b28:	460c      	mov	r4, r1
 8004b2a:	d507      	bpl.n	8004b3c <__smakebuf_r+0x1c>
 8004b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	6123      	str	r3, [r4, #16]
 8004b34:	2301      	movs	r3, #1
 8004b36:	6163      	str	r3, [r4, #20]
 8004b38:	b002      	add	sp, #8
 8004b3a:	bd70      	pop	{r4, r5, r6, pc}
 8004b3c:	ab01      	add	r3, sp, #4
 8004b3e:	466a      	mov	r2, sp
 8004b40:	f7ff ffc8 	bl	8004ad4 <__swhatbuf_r>
 8004b44:	9900      	ldr	r1, [sp, #0]
 8004b46:	4605      	mov	r5, r0
 8004b48:	4630      	mov	r0, r6
 8004b4a:	f7ff f8fb 	bl	8003d44 <_malloc_r>
 8004b4e:	b948      	cbnz	r0, 8004b64 <__smakebuf_r+0x44>
 8004b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b54:	059a      	lsls	r2, r3, #22
 8004b56:	d4ef      	bmi.n	8004b38 <__smakebuf_r+0x18>
 8004b58:	f023 0303 	bic.w	r3, r3, #3
 8004b5c:	f043 0302 	orr.w	r3, r3, #2
 8004b60:	81a3      	strh	r3, [r4, #12]
 8004b62:	e7e3      	b.n	8004b2c <__smakebuf_r+0xc>
 8004b64:	89a3      	ldrh	r3, [r4, #12]
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b6c:	81a3      	strh	r3, [r4, #12]
 8004b6e:	9b00      	ldr	r3, [sp, #0]
 8004b70:	6163      	str	r3, [r4, #20]
 8004b72:	9b01      	ldr	r3, [sp, #4]
 8004b74:	6120      	str	r0, [r4, #16]
 8004b76:	b15b      	cbz	r3, 8004b90 <__smakebuf_r+0x70>
 8004b78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b7c:	4630      	mov	r0, r6
 8004b7e:	f000 f81d 	bl	8004bbc <_isatty_r>
 8004b82:	b128      	cbz	r0, 8004b90 <__smakebuf_r+0x70>
 8004b84:	89a3      	ldrh	r3, [r4, #12]
 8004b86:	f023 0303 	bic.w	r3, r3, #3
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	81a3      	strh	r3, [r4, #12]
 8004b90:	89a3      	ldrh	r3, [r4, #12]
 8004b92:	431d      	orrs	r5, r3
 8004b94:	81a5      	strh	r5, [r4, #12]
 8004b96:	e7cf      	b.n	8004b38 <__smakebuf_r+0x18>

08004b98 <_fstat_r>:
 8004b98:	b538      	push	{r3, r4, r5, lr}
 8004b9a:	4d07      	ldr	r5, [pc, #28]	; (8004bb8 <_fstat_r+0x20>)
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	4608      	mov	r0, r1
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	602b      	str	r3, [r5, #0]
 8004ba6:	f7fb feb6 	bl	8000916 <_fstat>
 8004baa:	1c43      	adds	r3, r0, #1
 8004bac:	d102      	bne.n	8004bb4 <_fstat_r+0x1c>
 8004bae:	682b      	ldr	r3, [r5, #0]
 8004bb0:	b103      	cbz	r3, 8004bb4 <_fstat_r+0x1c>
 8004bb2:	6023      	str	r3, [r4, #0]
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
 8004bb6:	bf00      	nop
 8004bb8:	200002e4 	.word	0x200002e4

08004bbc <_isatty_r>:
 8004bbc:	b538      	push	{r3, r4, r5, lr}
 8004bbe:	4d06      	ldr	r5, [pc, #24]	; (8004bd8 <_isatty_r+0x1c>)
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	4604      	mov	r4, r0
 8004bc4:	4608      	mov	r0, r1
 8004bc6:	602b      	str	r3, [r5, #0]
 8004bc8:	f7fb feb5 	bl	8000936 <_isatty>
 8004bcc:	1c43      	adds	r3, r0, #1
 8004bce:	d102      	bne.n	8004bd6 <_isatty_r+0x1a>
 8004bd0:	682b      	ldr	r3, [r5, #0]
 8004bd2:	b103      	cbz	r3, 8004bd6 <_isatty_r+0x1a>
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	200002e4 	.word	0x200002e4

08004bdc <_init>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr

08004be8 <_fini>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	bf00      	nop
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr
