PPC WW+RW+RR+WR+lwsync+lwsync+addr+sync
"LwSyncdWW Rfe LwSyncdRW Rfe DpAddrdR Fre SyncdWR Fre"
Cycle=Rfe LwSyncdRW Rfe DpAddrdR Fre SyncdWR Fre LwSyncdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:a=T,3:a=F,3:x=T
Com=Rf Rf Fr Fr
Orig=LwSyncdWW Rfe LwSyncdRW Rfe DpAddrdR Fre SyncdWR Fre
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r4=z;
2:r2=z; 2:r5=a;
3:r2=a; 3:r4=x;
}
 P0           | P1           | P2            | P3           ;
 li r1,1      | lwz r1,0(r2) | lwz r1,0(r2)  | li r1,1      ;
 stw r1,0(r2) | lwsync       | xor r3,r1,r1  | stw r1,0(r2) ;
 lwsync       | li r3,1      | lwzx r4,r3,r5 | sync         ;
 li r3,1      | stw r3,0(r4) |               | lwz r3,0(r4) ;
 stw r3,0(r4) |              |               |              ;
exists
(1:r1=1 /\ 2:r1=1 /\ 2:r4=0 /\ 3:r3=0)
