{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664846171762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664846171763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 21:16:11 2022 " "Processing started: Mon Oct 03 21:16:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664846171763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846171763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL3_Antoine_Phan -c VHDL3_Antoine_Phan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846171763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664846172222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_structural-structural " "Found design unit 1: antoine_phan_barrel_shifter_structural-structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178672 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_structural " "Found entity 1: antoine_phan_barrel_shifter_structural" {  } { { "Antoine_Phan_barrel_shifter_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_barrel_shifter_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_barrel_shifter_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_barrel_shifter_behavioral-behavioral " "Found design unit 1: antoine_phan_barrel_shifter_behavioral-behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178676 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_barrel_shifter_behavioral " "Found entity 1: antoine_phan_barrel_shifter_behavioral" {  } { { "Antoine_Phan_barrel_shifter_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_behavioral_TB-tb " "Found design unit 1: BS_behavioral_TB-tb" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178679 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_behavioral_TB " "Found entity 1: BS_behavioral_TB" {  } { { "Barrel_Shifter_behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_structural_TB-tb " "Found design unit 1: BS_structural_TB-tb" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178685 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_structural_TB " "Found entity 1: BS_structural_TB" {  } { { "Barrel_Shifter_structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178689 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "Half_Adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_tb-tb " "Found design unit 1: half_adder_tb-tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178693 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tb " "Found entity 1: half_adder_tb" {  } { { "Half_Adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178697 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Full_adder.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-tb " "Found design unit 1: full_adder_tb-tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178701 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "Full_adder_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural-rca_struct " "Found design unit 1: rca_structural-rca_struct" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178706 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural " "Found entity 1: rca_structural" {  } { { "RCA_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_struct-struct " "Found design unit 1: MUX_struct-struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178709 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_struct " "Found entity 1: MUX_struct" {  } { { "MUX_Struct.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_behave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_behave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Behave-behave " "Found design unit 1: MUX_Behave-behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178713 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Behave " "Found entity 1: MUX_Behave" {  } { { "MUX_Behave.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural_tb-tb " "Found design unit 1: rca_structural_tb-tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178717 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural_tb " "Found entity 1: rca_structural_tb" {  } { { "RCA_Structural_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral-rca_behave " "Found design unit 1: rca_behavioral-rca_behave" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178721 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral " "Found entity 1: rca_behavioral" {  } { { "RCA_Behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral_tb-tb " "Found design unit 1: rca_behavioral_tb-tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178725 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral_tb " "Found entity 1: rca_behavioral_tb" {  } { { "RCA_Behavioral_TB.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_structural-bcd_struct " "Found design unit 1: bcd_adder_structural-bcd_struct" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178728 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_structural " "Found entity 1: bcd_adder_structural" {  } { { "BCD_Adder_Structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664846178728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846178728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCA_Structural " "Elaborating entity \"RCA_Structural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664846178796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA1\"" {  } { { "RCA_Structural.vhd" "FA1" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664846178907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:FA1\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:FA1\|half_adder:HA1\"" {  } { { "Full_adder.vhd" "HA1" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664846178912 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "c_temp full_adder:FA4\|c_in " "Net \"c_temp\", which fans out to \"full_adder:FA4\|c_in\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA1\|c_out " "Net is fed by \"full_adder:FA1\|c_out\"" {  } { { "Full_adder.vhd" "c_out" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1664846179521 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA2\|c_out " "Net is fed by \"full_adder:FA2\|c_out\"" {  } { { "Full_adder.vhd" "c_out" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1664846179521 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA3\|c_out " "Net is fed by \"full_adder:FA3\|c_out\"" {  } { { "Full_adder.vhd" "c_out" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1664846179521 ""}  } { { "RCA_Structural.vhd" "c_temp" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd" 21 -1 0 } } { "Full_adder.vhd" "c_in" { Text "P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1664846179521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664846180025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 03 21:16:20 2022 " "Processing ended: Mon Oct 03 21:16:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664846180025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664846180025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664846180025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664846180025 ""}
