#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 22 14:13:37 2022
# Process ID: 2584
# Current directory: E:/APS_Lab3/Processors
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 E:\APS_Lab3\Processors\ultimate_processor.xpr
# Log file: E:/APS_Lab3/Processors/vivado.log
# Journal file: E:/APS_Lab3/Processors\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/APS_Lab3/Processors/ultimate_processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 715.328 ; gain = 110.262
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim/i_ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim/i_ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
"xelab -wto 265ecdce6de44269ae7328f8ed3704e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 265ecdce6de44269ae7328f8ed3704e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/APS_Lab3/Processors/ultimate_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_riscv_obf_behav -key {Behavioral:sim_1:Functional:tb_decoder_riscv_obf} -tclbatch {tb_decoder_riscv_obf.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_decoder_riscv_obf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 749.965 ; gain = 7.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_riscv_obf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 749.965 ; gain = 27.480
run 10 us
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
here
run 10 us
In MISC_MEM
In MISC_MEM
In MISC_MEM
In MISC_MEM
SUCCESS!
$finish called at time : 12800 ns : File "E:/APS_Lab3/Processors/ultimate_processor.srcs/sources_1/new/tb_decoder_riscv_obf.v" Line 243
close_sim
INFO: [Simtcl 6-16] Simulation closed
