<map id="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h" name="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3372,5,3644,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="1735,363,2007,404"/>
<area shape="rect" id="node3" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="119,184,385,225"/>
<area shape="rect" id="node10" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="4501,95,4686,136"/>
<area shape="rect" id="node48" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7920,184,8136,225"/>
<area shape="rect" id="node4" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3953,363,4186,404"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="4211,363,4477,404"/>
<area shape="rect" id="node6" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="649,273,885,315"/>
<area shape="rect" id="node7" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="137,273,367,315"/>
<area shape="rect" id="node8" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="391,273,625,315"/>
<area shape="rect" id="node9" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="4501,370,4800,397"/>
<area shape="rect" id="node11" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4467,191,4720,218"/>
<area shape="rect" id="node31" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="9429,363,9614,404"/>
<area shape="rect" id="node12" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="1132,273,1399,315"/>
<area shape="rect" id="node13" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="6565,273,6803,315"/>
<area shape="rect" id="node14" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="1423,273,1678,315"/>
<area shape="rect" id="node15" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="1703,281,1999,307"/>
<area shape="rect" id="node16" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="6827,273,7125,315"/>
<area shape="rect" id="node17" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="2023,273,2255,315"/>
<area shape="rect" id="node18" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="7149,273,7381,315"/>
<area shape="rect" id="node19" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="2279,273,2505,315"/>
<area shape="rect" id="node20" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="2530,273,2777,315"/>
<area shape="rect" id="node21" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2801,273,3063,315"/>
<area shape="rect" id="node22" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="7405,281,7728,307"/>
<area shape="rect" id="node23" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="3087,273,3350,315"/>
<area shape="rect" id="node24" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="7753,273,8015,315"/>
<area shape="rect" id="node25" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="3374,273,3634,315"/>
<area shape="rect" id="node26" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="8039,273,8307,315"/>
<area shape="rect" id="node27" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="4220,273,4468,315"/>
<area shape="rect" id="node33" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="3658,281,3947,307"/>
<area shape="rect" id="node34" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="3972,273,4196,315"/>
<area shape="rect" id="node35" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="8331,281,8623,307"/>
<area shape="rect" id="node36" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="909,273,1107,315"/>
<area shape="rect" id="node37" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="4492,273,4695,315"/>
<area shape="rect" id="node39" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="8647,273,8835,315"/>
<area shape="rect" id="node40" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4719,273,4921,315"/>
<area shape="rect" id="node41" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4946,273,5145,315"/>
<area shape="rect" id="node42" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="5169,273,5359,315"/>
<area shape="rect" id="node43" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="5384,273,5573,315"/>
<area shape="rect" id="node44" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5597,273,5797,315"/>
<area shape="rect" id="node45" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="5822,273,6042,315"/>
<area shape="rect" id="node46" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="6067,273,6301,315"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="6326,273,6541,315"/>
<area shape="rect" id="node28" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="8597,363,8875,404"/>
<area shape="rect" id="node29" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="4928,363,5160,404"/>
<area shape="rect" id="node30" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="6841,363,7089,404"/>
<area shape="rect" id="node32" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="7943,363,8159,404"/>
<area shape="rect" id="node38" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="9105,363,9300,404"/>
<area shape="rect" id="node49" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="9559,273,9793,315"/>
<area shape="rect" id="node50" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="9013,273,9230,315"/>
</map>
