$date
	Thu Apr 18 23:40:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_register $end
$var wire 1 ! Q $end
$var reg 1 " clock $end
$var reg 1 # en $end
$var reg 1 $ new_D $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$scope module dat $end
$var wire 1 " clock $end
$var wire 1 # en $end
$var wire 1 $ new_D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
x!
$end
#10000
0!
b1 %
1"
#20000
b10 %
0"
#25000
b1 &
1$
#30000
1!
b11 %
1"
#40000
b100 %
0"
#50000
0!
b101 %
1"
b10 &
0$
#60000
b110 %
0"
#70000
b111 %
1"
#75000
1$
#80000
b11 &
0#
b1000 %
0"
#90000
b1001 %
1"
#100000
b1010 %
0"
#105000
b100 &
0$
#110000
b1011 %
1"
#120000
b1100 %
0"
#130000
b1101 %
1"
1$
#135000
b101 &
1#
#140000
b1110 %
0"
#150000
1!
b1111 %
1"
#160000
b10000 %
0"
b110 &
0$
#170000
0!
b10001 %
1"
#180000
b10010 %
0"
#185000
1$
#190000
b111 &
0#
b10011 %
1"
#200000
b10100 %
0"
#210000
b10101 %
1"
#215000
b1000 &
0$
#220000
b10110 %
0"
#230000
b10111 %
1"
#240000
b11000 %
0"
1$
#245000
b1001 &
1#
#250000
1!
b11001 %
1"
#260000
b11010 %
0"
#270000
0!
b11011 %
1"
b1010 &
0$
#280000
b11100 %
0"
#290000
b11101 %
1"
#295000
1$
#300000
b1011 &
0#
b11110 %
0"
#325000
b1100 &
0$
