library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity variable_clk is
    Port ( clk100mhz : in STD_LOGIC;
           up : in STD_LOGIC;
           down : in STD_LOGIC;
           reset : in STD_LOGIC);
end variable_clk;

architecture Behavioral of variable_clk is

begin


end Behavioral;
