0.7
2020.2
Apr 18 2022
16:05:34
C:/EGH400_1_Thesis/src/design/Control_TD.vhd,1663832479,vhdl,,,,control_td,,,,,,,,
C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd,1663815372,vhdl,,,,dftbd_ram,,,,,,,,
C:/EGH400_1_Thesis/src/design/DSP_TD.vhd,1663899191,vhdl,,,,dsp_td,,,,,,,,
C:/EGH400_1_Thesis/src/design/FFT_RAM.vhd,1664713672,vhdl,,,,fft_ram_uart,,,,,,,,
C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd,1663815372,vhdl,,,,twiddle_factors,,,,,,,,
C:/EGH400_1_Thesis/src/design/UART_TX.vhd,1666058640,vhdl,,,,uart_tx,,,,,,,,
C:/EGH400_1_Thesis/src/design/data_types.vhd,1664721876,vhdl,C:/EGH400_1_Thesis/src/design/Control_TD.vhd;C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd;C:/EGH400_1_Thesis/src/design/DSP_TD.vhd;C:/EGH400_1_Thesis/src/design/FFT_RAM.vhd;C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd;C:/EGH400_1_Thesis/src/design/UART_TX.vhd;C:/EGH400_1_Thesis/src/design/fpga_top_U_sim.vhd;C:/EGH400_1_Thesis/src/design/shift_reg_input_U.vhd;C:/EGH400_1_Thesis/src/sim/fpga_top_U_tb.vhd,,,data_types,,,,,,,,
C:/EGH400_1_Thesis/src/design/fpga_top_U_sim.vhd,1666056510,vhdl,,,,fpga_top_u_sim,,,,,,,,
C:/EGH400_1_Thesis/src/design/shift_reg_input_U.vhd,1664713672,vhdl,,,,shift_reg_input_u,,,,,,,,
C:/EGH400_1_Thesis/src/ip/FFT_ram/sim/FFT_ram.v,1664762824,verilog,,C:/EGH400_1_Thesis/src/ip/tw_ram_sin/sim/tw_ram_sin.v,,FFT_ram,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i1/sim/bd_ram_i1.v,1666058656,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r8/sim/bd_ram_r8.v,,bd_ram_i1,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i2/sim/bd_ram_i2.v,1666058654,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i1/sim/bd_ram_i1.v,,bd_ram_i2,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i3/sim/bd_ram_i3.v,1666058652,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i2/sim/bd_ram_i2.v,,bd_ram_i3,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i4/sim/bd_ram_i4.v,1666058650,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i3/sim/bd_ram_i3.v,,bd_ram_i4,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i5/sim/bd_ram_i5.v,1666058648,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i4/sim/bd_ram_i4.v,,bd_ram_i5,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i6/sim/bd_ram_i6.v,1666058646,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i5/sim/bd_ram_i5.v,,bd_ram_i6,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i7/sim/bd_ram_i7.v,1666058645,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i6/sim/bd_ram_i6.v,,bd_ram_i7,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i8/sim/bd_ram_i8.v,1666058640,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i7/sim/bd_ram_i7.v,,bd_ram_i8,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r1/sim/bd_ram_r1.v,1666058670,verilog,,C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,bd_ram_r1,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r2/sim/bd_ram_r2.v,1666058668,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r1/sim/bd_ram_r1.v,,bd_ram_r2,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r3/sim/bd_ram_r3.v,1666058666,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r2/sim/bd_ram_r2.v,,bd_ram_r3,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r4/sim/bd_ram_r4.v,1666058665,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r3/sim/bd_ram_r3.v,,bd_ram_r4,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r5/sim/bd_ram_r5.v,1666058663,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r4/sim/bd_ram_r4.v,,bd_ram_r5,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r6/sim/bd_ram_r6.v,1666058661,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r5/sim/bd_ram_r5.v,,bd_ram_r6,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r7/sim/bd_ram_r7.v,1666058659,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r6/sim/bd_ram_r6.v,,bd_ram_r7,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r8/sim/bd_ram_r8.v,1666058657,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r7/sim/bd_ram_r7.v,,bd_ram_r8,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.v,1665887263,verilog,,,,clk_wiz_0,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1665887263,verilog,,C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1664761319,vhdl,,,,dsp_macro_0,,,,,,,,
C:/EGH400_1_Thesis/src/ip/tw_ram_cos/sim/tw_ram_cos.v,1666050426,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i8/sim/bd_ram_i8.v,,tw_ram_cos,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/tw_ram_sin/sim/tw_ram_sin.v,1666050445,verilog,,C:/EGH400_1_Thesis/src/ip/tw_ram_cos/sim/tw_ram_cos.v,,tw_ram_sin,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/sim/fpga_top_U_tb.vhd,1666059129,vhdl,,,,fpga_top_u_tb,,,,,,,,
C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
