#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 10 14:16:40 2024
# Process ID: 4792
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13756 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {7 1783 273} [get_bd_cells RAM_FREC_0]
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v2_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v2_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
create_peripheral xilinx.com user ROM_FULL 1.0 -dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/../ip_repo}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
current_project {AXi Master}
set_property  ip_repo_paths  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/../ip_repo/ROM_FULL_1.0} C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0 C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_ROM_FULL_v1_0 -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/../ip_repo} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0/component.xml
update_compile_order -fileset sources_1
startgroup
current_project {AXi Master}
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
delete_bd_objs [get_bd_cells div_gen_0]
current_project edit_ROM_FULL_v1_0
launch_runs synth_1 -jobs 12
wait_on_run synth_1
current_project RAM_FREC_v2_0_project
reset_run synth_1
current_project edit_ROM_FULL_v1_0
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
current_project RAM_FREC_v2_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {xilinx.com:user:RAM_FREC:1.0 xilinx.com:user:RAM_FREC:2.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0
close_project
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:RAM_FREC:2.0 [get_ips  design_1_RAM_FREC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
export_ip_user_files -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_RAM_FREC_0_0_synth_1 -jobs 12
wait_on_run design_1_RAM_FREC_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files} -ipstatic_source_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v2_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v2_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
update_compile_order -fileset sources_1
current_project {AXi Master}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project RAM_FREC_v2_0_project
current_project {AXi Master}
upgrade_ip -vlnv xilinx.com:user:RAM_FREC:3.0 [get_ips  design_1_RAM_FREC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
export_ip_user_files -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_RAM_FREC_0_0_synth_1 -jobs 12
wait_on_run design_1_RAM_FREC_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files} -ipstatic_source_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 12
wait_on_run impl_1
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property TRIGGER_COMPARE_VALUE neq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_smc_M00_AXI_AWADDR} }
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property CONTROL.WINDOW_COUNT 1 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v3_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v3_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
update_compile_order -fileset sources_1
current_project {AXi Master}
set_property TRIGGER_COMPARE_VALUE neq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
set_property TRIGGER_COMPARE_VALUE eq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0010 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0010 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0000 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0000 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'bXXXX [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_smc_M00_AXI_ARBURST} }
current_project RAM_FREC_v2_0_project
close_project
close_project
