#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  7 14:38:09 2020
# Process ID: 23204
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11248 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\SPI_Test\SPI_Test.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
run 10000 ns
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
run 10000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
relaunch_sim
run 10000 ns
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
run 10000 ns
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
run 10000 ns
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/tb_behav.wcfg
source tb.tcl
run 10000 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/Buffer_FIFO.v w ]
add_files D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/Buffer_FIFO.v
update_compile_order -fileset sources_1
close [ open D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/FIFO_Ram.v w ]
add_files D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/FIFO_Ram.v
update_compile_order -fileset sources_1
