Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ce315a5868344a2ea35c0615ec8c867f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Reza/Computer Architecture/Lab/ARM/ARM.srcs/sources_1/new/IF.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.design_1_ADDER_0_0
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.design_1_ALU_0_0
Compiling module xil_defaultlib.Condition_Check
Compiling module xil_defaultlib.design_1_Condition_Check_0_2
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.design_1_ControlUnit_0_0
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.design_1_HazardUnit_0_0
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.design_1_IF_0_0
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.design_1_MUX4_0_0
Compiling module xil_defaultlib.MUX9
Compiling module xil_defaultlib.design_1_MUX9_0_0
Compiling module xil_defaultlib.design_1_MUX_0_0
Compiling module xil_defaultlib.NOT1
Compiling module xil_defaultlib.design_1_NOT1_0_0
Compiling module xil_defaultlib.design_1_NOT1_0_1
Compiling module xil_defaultlib.design_1_NOT1_2_0
Compiling module xil_defaultlib.OR1
Compiling module xil_defaultlib.design_1_OR1_0_0
Compiling module xil_defaultlib.design_1_OR1_1_0
Compiling module xil_defaultlib.design_1_OR1_2_0
Compiling module xil_defaultlib.Register13
Compiling module xil_defaultlib.design_1_Register13_0_0
Compiling module xil_defaultlib.Register1
Compiling module xil_defaultlib.design_1_Register1_0_0
Compiling module xil_defaultlib.design_1_Register1_1_1
Compiling module xil_defaultlib.design_1_Register1_1_2
Compiling module xil_defaultlib.Register24
Compiling module xil_defaultlib.design_1_Register24_0_0
Compiling module xil_defaultlib.Register3
Compiling module xil_defaultlib.design_1_Register3_0_0
Compiling module xil_defaultlib.Register4
Compiling module xil_defaultlib.design_1_Register4_0_0
Compiling module xil_defaultlib.design_1_Register4_1_0
Compiling module xil_defaultlib.design_1_Register4_1_1
Compiling module xil_defaultlib.Register9
Compiling module xil_defaultlib.design_1_Register9_0_0
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.design_1_RegisterFile_0_0
Compiling module xil_defaultlib.design_1_Register_0_0
Compiling module xil_defaultlib.design_1_Register_0_1
Compiling module xil_defaultlib.design_1_Register_2_0
Compiling module xil_defaultlib.design_1_Register_3_0
Compiling module xil_defaultlib.design_1_Register_0_4
Compiling module xil_defaultlib.design_1_Register_1_0
Compiling module xil_defaultlib.design_1_Register_1_1
Compiling module xil_defaultlib.design_1_Register_2_1
Compiling module xil_defaultlib.design_1_Register_3_1
Compiling module xil_defaultlib.Status_Register
Compiling module xil_defaultlib.design_1_Status_Register_0_1
Compiling module xil_defaultlib.Val2Genrate
Compiling module xil_defaultlib.design_1_Val2Genrate_0_0
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling module xil_defaultlib.design_1_debouncer_0_0
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_1_0
Compiling module xil_defaultlib.design_1_ila_0_0
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.design_1_sign_extend_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN1_WID...
Compiling module xil_defaultlib.design_1_xlconcat_1_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_1
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xil_defaultlib.design_1_xlconstant_9_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_9_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_10_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_13_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_14_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_14_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_16_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_17_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_18_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_19_0
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_20_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_20_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_20_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_23_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_3_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_3_1
Compiling module xil_defaultlib.design_1_xlslice_5_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_6_2
Compiling module xil_defaultlib.design_1_xlslice_9_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
