Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Mar 27 20:58:36 2025
| Host         : GoodKook-Skull running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    495.491        0.000                      0                   89        0.049        0.000                      0                   89        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       495.491        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    21  
emu_clk_pin       496.249        0.000                      0                   36        0.109        0.000                      0                   36        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       496.030        0.000                      0                   52        0.049        0.000                      0                   52  
dut_clk_pin   emu_clk_pin       496.281        0.000                      0                   19        0.146        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.491ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _167_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.555ns (37.030%)  route 2.644ns (62.970%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.733 r  _104_/O[3]
                         net (fo=2, routed)           0.767     9.501    ap_return[12]
    SLICE_X5Y102         FDRE                                         r  _167_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.588   505.000    u_test.ap_clk
    SLICE_X5Y102         FDRE                                         r  _167_/C
                         clock pessimism              0.276   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)       -0.249   504.992    _167_
  -------------------------------------------------------------------
                         required time                        504.992    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                495.491    

Slack (MET) :             495.509ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _163_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.606ns (16.532%)  route 3.060ns (83.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.438     8.196    u_test.ap_loop_init
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.150     8.346 r  _097_/O
                         net (fo=1, routed)           0.621     8.967    _024_
    SLICE_X6Y101         FDRE                                         r  _163_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.588   505.000    u_test.ap_clk
    SLICE_X6Y101         FDRE                                         r  _163_/C
                         clock pessimism              0.259   505.259    
                         clock uncertainty           -0.035   505.224    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.748   504.476    _163_
  -------------------------------------------------------------------
                         required time                        504.476    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                495.509    

Slack (MET) :             495.558ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.347ns (32.376%)  route 2.813ns (67.624%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.525 r  _103_/O[0]
                         net (fo=2, routed)           0.936     9.462    ap_return[4]
    SLICE_X2Y100         FDRE                                         r  _160_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.590   505.002    u_test.ap_clk
    SLICE_X2Y100         FDRE                                         r  _160_/C
                         clock pessimism              0.259   505.261    
                         clock uncertainty           -0.035   505.226    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)       -0.206   505.020    _160_
  -------------------------------------------------------------------
                         required time                        505.020    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                495.558    

Slack (MET) :             495.567ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.608ns (15.327%)  route 3.359ns (84.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.209     7.967    u_test.ap_loop_init
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.152     8.119 r  _048_/O
                         net (fo=12, routed)          1.150     9.268    _011_
    SLICE_X1Y100         FDRE                                         r  _158_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.590   505.002    u_test.ap_clk
    SLICE_X1Y100         FDRE                                         r  _158_/C
                         clock pessimism              0.275   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.407   504.835    _158_
  -------------------------------------------------------------------
                         required time                        504.835    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                495.567    

Slack (MET) :             495.615ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _166_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.482ns (36.007%)  route 2.634ns (63.993%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.660 r  _104_/O[2]
                         net (fo=2, routed)           0.757     9.417    ap_return[10]
    SLICE_X6Y102         FDRE                                         r  _166_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.588   505.000    u_test.ap_clk
    SLICE_X6Y102         FDRE                                         r  _166_/C
                         clock pessimism              0.276   505.276    
                         clock uncertainty           -0.035   505.241    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)       -0.209   505.032    _166_
  -------------------------------------------------------------------
                         required time                        505.032    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                495.615    

Slack (MET) :             495.638ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.608ns (15.931%)  route 3.209ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.209     7.967    u_test.ap_loop_init
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.152     8.119 r  _048_/O
                         net (fo=12, routed)          0.999     9.118    _011_
    SLICE_X3Y99          FDRE                                         r  _157_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.606   505.019    u_test.ap_clk
    SLICE_X3Y99          FDRE                                         r  _157_/C
                         clock pessimism              0.180   505.199    
                         clock uncertainty           -0.035   505.163    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.407   504.756    _157_
  -------------------------------------------------------------------
                         required time                        504.756    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                495.638    

Slack (MET) :             495.647ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.580ns (15.712%)  route 3.112ns (84.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.441     8.199    u_test.ap_loop_init
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.124     8.323 r  _093_/O
                         net (fo=1, routed)           0.670     8.993    _020_
    SLICE_X2Y99          FDRE                                         r  _159_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.606   505.019    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
                         clock pessimism              0.180   505.199    
                         clock uncertainty           -0.035   505.163    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.524   504.639    _159_
  -------------------------------------------------------------------
                         required time                        504.639    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                495.647    

Slack (MET) :             495.655ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _165_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.574ns (39.126%)  route 2.449ns (60.874%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.752 r  _104_/O[1]
                         net (fo=2, routed)           0.572     9.324    ap_return[9]
    SLICE_X3Y103         FDRE                                         r  _165_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.589   505.001    u_test.ap_clk
    SLICE_X3Y103         FDRE                                         r  _165_/C
                         clock pessimism              0.259   505.260    
                         clock uncertainty           -0.035   505.225    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.246   504.979    _165_
  -------------------------------------------------------------------
                         required time                        504.979    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                495.655    

Slack (MET) :             495.674ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.608ns (15.931%)  route 3.209ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.209     7.967    u_test.ap_loop_init
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.152     8.119 r  _048_/O
                         net (fo=12, routed)          0.999     9.118    _011_
    SLICE_X2Y99          FDRE                                         r  _159_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.606   505.019    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
                         clock pessimism              0.180   505.199    
                         clock uncertainty           -0.035   505.163    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.371   504.792    _159_
  -------------------------------------------------------------------
                         required time                        504.792    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                495.674    

Slack (MET) :             495.736ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.606ns (16.969%)  route 2.965ns (83.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 r  _174_/Q
                         net (fo=22, routed)          2.441     8.199    u_test.ap_loop_init
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.150     8.349 r  _092_/O
                         net (fo=1, routed)           0.524     8.873    _019_
    SLICE_X1Y100         FDRE                                         r  _158_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.590   505.002    u_test.ap_clk
    SLICE_X1Y100         FDRE                                         r  _158_/C
                         clock pessimism              0.275   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.633   504.609    _158_
  -------------------------------------------------------------------
                         required time                        504.609    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                495.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _173_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.270ns (72.964%)  route 0.100ns (27.036%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X0Y104         FDRE                                         r  _173_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _173_/Q
                         net (fo=3, routed)           0.100     1.749    ap_done
    SLICE_X1Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  _053_/O
                         net (fo=1, routed)           0.000     1.794    _002_
    SLICE_X1Y104         MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  _054_/O
                         net (fo=1, routed)           0.000     1.859    _001_
    SLICE_X1Y104         MUXF8 (Prop_muxf8_I1_O)      0.019     1.878 r  _055_/O
                         net (fo=1, routed)           0.000     1.878    _029_
    SLICE_X1Y104         FDRE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
                         clock pessimism             -0.505     1.521    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.626    _145_
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _173_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.544%)  route 0.185ns (42.456%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _145_/Q
                         net (fo=24, routed)          0.185     1.834    u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  _061_/O
                         net (fo=1, routed)           0.000     1.879    _006_
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I1_O)      0.065     1.944 r  _062_/O
                         net (fo=1, routed)           0.000     1.944    u_test.ap_condition_exit_pp0_iter0_stage0
    SLICE_X0Y104         FDRE                                         r  _173_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X0Y104         FDRE                                         r  _173_/C
                         clock pessimism             -0.505     1.521    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.626    _173_
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 _168_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _168_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.504%)  route 0.182ns (41.496%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _168_/Q
                         net (fo=6, routed)           0.182     1.830    u_test.x1_fu_42[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  _090_/O
                         net (fo=1, routed)           0.000     1.875    _033_[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  _105_/O[0]
                         net (fo=1, routed)           0.000     1.945    u_test.x_fu_81_p2[0]
    SLICE_X1Y103         FDRE                                         r  _168_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.613    _168_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 _168_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _169_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.292ns (61.659%)  route 0.182ns (38.341%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _168_/Q
                         net (fo=6, routed)           0.182     1.830    u_test.x1_fu_42[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  _090_/O
                         net (fo=1, routed)           0.000     1.875    _033_[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.981 r  _105_/O[1]
                         net (fo=1, routed)           0.000     1.981    u_test.x_fu_81_p2[1]
    SLICE_X1Y103         FDRE                                         r  _169_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _169_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.613    _169_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 _168_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _170_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.332ns (64.645%)  route 0.182ns (35.355%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _168_/Q
                         net (fo=6, routed)           0.182     1.830    u_test.x1_fu_42[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  _090_/O
                         net (fo=1, routed)           0.000     1.875    _033_[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.021 r  _105_/O[2]
                         net (fo=1, routed)           0.000     2.021    u_test.x_fu_81_p2[2]
    SLICE_X1Y103         FDRE                                         r  _170_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _170_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.613    _170_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 _168_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _171_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.352ns (65.970%)  route 0.182ns (34.030%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _168_/Q
                         net (fo=6, routed)           0.182     1.830    u_test.x1_fu_42[0]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  _090_/O
                         net (fo=1, routed)           0.000     1.875    _033_[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.041 r  _105_/O[3]
                         net (fo=1, routed)           0.000     2.041    u_test.x_fu_81_p2[3]
    SLICE_X1Y103         FDRE                                         r  _171_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _171_/C
                         clock pessimism             -0.518     1.508    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.613    _171_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.595%)  route 0.570ns (75.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _145_/Q
                         net (fo=24, routed)          0.360     2.009    u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.045     2.054 r  _093_/O
                         net (fo=1, routed)           0.210     2.264    _020_
    SLICE_X2Y99          FDRE                                         r  _159_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.878     2.033    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
                         clock pessimism             -0.245     1.787    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.009     1.796    _159_
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 _170_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.267ns (58.690%)  route 0.188ns (41.310%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _170_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  _170_/Q
                         net (fo=5, routed)           0.070     1.718    u_test.x1_fu_42[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  _057_/O
                         net (fo=1, routed)           0.000     1.763    _005_
    SLICE_X0Y103         MUXF7 (Prop_muxf7_I0_O)      0.062     1.825 r  _058_/O
                         net (fo=1, routed)           0.000     1.825    _004_
    SLICE_X0Y103         MUXF8 (Prop_muxf8_I1_O)      0.019     1.844 r  _059_/O
                         net (fo=1, routed)           0.118     1.962    _010_
    SLICE_X1Y104         FDRE                                         r  _145_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y104         FDRE (Hold_fdre_C_CE)       -0.106     1.418    _145_
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 _172_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _164_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.183ns (35.583%)  route 0.331ns (64.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.597     1.507    u_test.ap_clk
    SLICE_X4Y103         FDRE                                         r  _172_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  _172_/Q
                         net (fo=2, routed)           0.187     1.834    u_test.ap_enable_reg_pp0_iter1
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.042     1.876 r  _048_/O
                         net (fo=12, routed)          0.144     2.021    _011_
    SLICE_X2Y103         FDRE                                         r  _164_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X2Y103         FDRE                                         r  _164_/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y103         FDRE (Hold_fdre_C_CE)       -0.078     1.469    _164_
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 _172_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.183ns (23.789%)  route 0.586ns (76.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.597     1.507    u_test.ap_clk
    SLICE_X4Y103         FDRE                                         r  _172_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  _172_/Q
                         net (fo=2, routed)           0.187     1.834    u_test.ap_enable_reg_pp0_iter1
    SLICE_X4Y103         LUT4 (Prop_lut4_I3_O)        0.042     1.876 r  _048_/O
                         net (fo=12, routed)          0.399     2.276    _011_
    SLICE_X2Y99          FDRE                                         r  _159_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.878     2.033    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
                         clock pessimism             -0.245     1.787    
    SLICE_X2Y99          FDRE (Hold_fdre_C_CE)       -0.078     1.709    _159_
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _107_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y104    _145_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y100    _156_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X3Y99     _157_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y100    _158_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y99     _159_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X2Y100    _160_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X4Y101    _161_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y101    _162_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X6Y101    _163_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y104    _145_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y104    _145_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y100    _156_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X4Y100    _156_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y99     _157_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X3Y99     _157_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y100    _158_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y100    _158_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y99     _159_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X2Y99     _159_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    _145_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    _145_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    _156_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    _156_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     _157_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     _157_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    _158_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    _158_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     _159_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     _159_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.249ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.670ns (19.746%)  route 2.723ns (80.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.654     7.490    ap_start
    SLICE_X3Y103         LUT2 (Prop_lut2_I1_O)        0.152     7.642 r  _075_/O
                         net (fo=7, routed)           1.069     8.710    A_ce0
    SLICE_X1Y102         FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _128_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.283   504.959    _128_
  -------------------------------------------------------------------
                         required time                        504.959    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                496.249    

Slack (MET) :             496.490ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _130_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.642ns (19.215%)  route 2.699ns (80.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  _147_/Q
                         net (fo=24, routed)          1.625     7.460    ap_start
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.584 r  _068_/O
                         net (fo=2, routed)           1.075     8.658    _033_[1]
    SLICE_X1Y102         FDRE                                         r  _130_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _130_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.093   505.149    _130_
  -------------------------------------------------------------------
                         required time                        505.149    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                496.490    

Slack (MET) :             496.679ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _131_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.140%)  route 2.546ns (79.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  _147_/Q
                         net (fo=24, routed)          1.458     7.293    ap_start
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.417 r  _069_/O
                         net (fo=2, routed)           1.088     8.505    _033_[2]
    SLICE_X1Y102         FDRE                                         r  _131_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _131_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.058   505.184    _131_
  -------------------------------------------------------------------
                         required time                        505.184    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                496.679    

Slack (MET) :             496.744ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.642ns (20.461%)  route 2.496ns (79.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  _147_/Q
                         net (fo=24, routed)          1.391     7.226    ap_start
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.350 r  _050_/O
                         net (fo=2, routed)           1.105     8.455    _033_[3]
    SLICE_X1Y102         FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _132_/C
                         clock pessimism              0.259   505.277    
                         clock uncertainty           -0.035   505.242    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.043   505.199    _132_
  -------------------------------------------------------------------
                         required time                        505.199    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                496.744    

Slack (MET) :             497.444ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.525ns (59.895%)  route 1.021ns (40.105%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.864 r  _104_/O[1]
                         net (fo=2, routed)           0.000     7.864    ap_return[9]
    SLICE_X3Y102         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _142_/C
                         clock pessimism              0.275   505.293    
                         clock uncertainty           -0.035   505.258    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.309    _142_
  -------------------------------------------------------------------
                         required time                        505.309    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                497.444    

Slack (MET) :             497.463ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.506ns (59.593%)  route 1.021ns (40.407%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.845 r  _104_/O[3]
                         net (fo=2, routed)           0.000     7.845    ap_return[12]
    SLICE_X3Y102         FDRE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _144_/C
                         clock pessimism              0.275   505.293    
                         clock uncertainty           -0.035   505.258    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.309    _144_
  -------------------------------------------------------------------
                         required time                        505.309    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                497.463    

Slack (MET) :             497.536ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.433ns (58.391%)  route 1.021ns (41.609%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.772 r  _104_/O[2]
                         net (fo=2, routed)           0.000     7.772    ap_return[10]
    SLICE_X3Y102         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _143_/C
                         clock pessimism              0.275   505.293    
                         clock uncertainty           -0.035   505.258    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.309    _143_
  -------------------------------------------------------------------
                         required time                        505.309    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                497.536    

Slack (MET) :             497.557ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.412ns (58.032%)  route 1.021ns (41.968%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.751 r  _104_/O[0]
                         net (fo=2, routed)           0.000     7.751    ap_return[8]
    SLICE_X3Y102         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _141_/C
                         clock pessimism              0.275   505.293    
                         clock uncertainty           -0.035   505.258    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.309    _141_
  -------------------------------------------------------------------
                         required time                        505.309    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                497.557    

Slack (MET) :             497.628ns  (required time - arrival time)
  Source:                 _149_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 1.540ns (65.088%)  route 0.826ns (34.912%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _149_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _149_/Q
                         net (fo=2, routed)           0.826     6.662    A_q0[1]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.786 r  _079_/O
                         net (fo=1, routed)           0.000     6.786    _031_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.336 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     7.336    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.684 r  _103_/O[1]
                         net (fo=2, routed)           0.000     7.684    ap_return[5]
    SLICE_X3Y101         FDRE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y101         FDRE                                         r  _138_/C
                         clock pessimism              0.278   505.296    
                         clock uncertainty           -0.035   505.261    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.051   505.312    _138_
  -------------------------------------------------------------------
                         required time                        505.312    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                497.628    

Slack (MET) :             497.647ns  (required time - arrival time)
  Source:                 _149_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.521ns (64.805%)  route 0.826ns (35.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _149_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _149_/Q
                         net (fo=2, routed)           0.826     6.662    A_q0[1]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.786 r  _079_/O
                         net (fo=1, routed)           0.000     6.786    _031_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.336 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     7.336    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.665 r  _103_/O[3]
                         net (fo=2, routed)           0.000     7.665    ap_return[7]
    SLICE_X3Y101         FDRE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y101         FDRE                                         r  _140_/C
                         clock pessimism              0.278   505.296    
                         clock uncertainty           -0.035   505.261    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.051   505.312    _140_
  -------------------------------------------------------------------
                         required time                        505.312    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                497.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 _143_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _120_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X3Y102         FDRE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _143_/Q
                         net (fo=1, routed)           0.056     1.721    vectOut[2][2]
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.766 r  _072_/O
                         net (fo=1, routed)           0.000     1.766    _036_[2]
    SLICE_X2Y102         FDRE                                         r  _120_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y102         FDRE                                         r  _120_/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.120     1.657    _120_
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _130_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _123_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y102         FDRE                                         r  _130_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _130_/Q
                         net (fo=1, routed)           0.058     1.724    vectOut[0][5]
    SLICE_X0Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  _178_/O
                         net (fo=1, routed)           0.000     1.769    _040_
    SLICE_X0Y102         FDRE                                         r  _123_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X0Y102         FDRE                                         r  _123_/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091     1.628    _123_
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 _113_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y101         FDRE                                         r  _113_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _113_/Q
                         net (fo=1, routed)           0.097     1.762    stimIn[1][3]
    SLICE_X2Y101         FDRE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y101         FDRE                                         r  _151_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.076     1.616    _151_
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 _129_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _122_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y102         FDRE                                         r  _129_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _129_/Q
                         net (fo=1, routed)           0.100     1.765    _047_[0]
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.045     1.810 r  _074_/O
                         net (fo=1, routed)           0.000     1.810    _036_[4]
    SLICE_X2Y102         FDRE                                         r  _122_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y102         FDRE                                         r  _122_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.661    _122_
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _110_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _148_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.887%)  route 0.160ns (53.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y101         FDRE                                         r  _110_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _110_/Q
                         net (fo=1, routed)           0.160     1.825    stimIn[1][0]
    SLICE_X2Y101         FDRE                                         r  _148_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y101         FDRE                                         r  _148_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.075     1.615    _148_
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 _108_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _146_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.598     1.523    _044_
    SLICE_X5Y100         FDRE                                         r  _108_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _108_/Q
                         net (fo=1, routed)           0.155     1.819    stimIn[0][0]
    SLICE_X7Y102         FDRE                                         r  _146_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.868     2.040    _044_
    SLICE_X7Y102         FDRE                                         r  _146_/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.070     1.609    _146_
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _114_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y101         FDRE                                         r  _114_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  _114_/Q
                         net (fo=1, routed)           0.105     1.757    stimIn[1][4]
    SLICE_X2Y101         FDRE                                         r  _152_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y101         FDRE                                         r  _152_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.006     1.546    _152_
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 _109_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _147_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.466%)  route 0.162ns (53.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.598     1.523    _044_
    SLICE_X5Y100         FDRE                                         r  _109_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _109_/Q
                         net (fo=1, routed)           0.162     1.827    stimIn[0][1]
    SLICE_X6Y100         FDRE                                         r  _147_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.868     2.040    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.059     1.598    _147_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 _127_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _118_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.052%)  route 0.139ns (37.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X1Y102         FDRE                                         r  _127_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  _127_/Q
                         net (fo=2, routed)           0.139     1.791    vectOut[0][2]
    SLICE_X2Y102         LUT5 (Prop_lut5_I1_O)        0.099     1.890 r  _070_/O
                         net (fo=1, routed)           0.000     1.890    _036_[0]
    SLICE_X2Y102         FDRE                                         r  _118_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X2Y102         FDRE                                         r  _118_/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.661    _118_
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.442%)  route 0.162ns (46.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.597     1.522    _044_
    SLICE_X5Y103         FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _126_/Q
                         net (fo=2, routed)           0.162     1.825    vectOut[0][1]
    SLICE_X4Y102         LUT5 (Prop_lut5_I0_O)        0.045     1.870 r  _071_/O
                         net (fo=1, routed)           0.000     1.870    _036_[1]
    SLICE_X4Y102         FDRE                                         r  _119_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.868     2.040    _044_
    SLICE_X4Y102         FDRE                                         r  _119_/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.091     1.630    _119_
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _106_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y100    _108_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X5Y100    _109_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _110_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _111_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _112_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _113_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _114_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _115_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X1Y101    _116_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y100    _108_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y100    _108_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y100    _109_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X5Y100    _109_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _110_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _110_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _111_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _111_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _112_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X1Y101    _112_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    _108_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    _108_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    _109_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    _109_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _110_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _110_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _111_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _111_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _112_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    _112_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.030ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _164_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.642ns (20.748%)  route 2.452ns (79.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.653     7.489    ap_start
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124     7.613 r  _098_/O
                         net (fo=1, routed)           0.799     8.411    _025_
    SLICE_X2Y103         FDRE                                         r  _164_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.589   505.001    u_test.ap_clk
    SLICE_X2Y103         FDRE                                         r  _164_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.524   504.442    _164_
  -------------------------------------------------------------------
                         required time                        504.442    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                496.030    

Slack (MET) :             496.103ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _167_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.506ns (45.714%)  route 1.788ns (54.286%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.845 r  _104_/O[3]
                         net (fo=2, routed)           0.767     8.613    ap_return[12]
    SLICE_X5Y102         FDRE                                         r  _167_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.588   505.000    u_test.ap_clk
    SLICE_X5Y102         FDRE                                         r  _167_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)       -0.249   504.716    _167_
  -------------------------------------------------------------------
                         required time                        504.716    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                496.103    

Slack (MET) :             496.107ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _172_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.483%)  route 2.601ns (79.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.654     7.490    ap_start
    SLICE_X3Y103         LUT2 (Prop_lut2_I1_O)        0.152     7.642 r  _075_/O
                         net (fo=7, routed)           0.947     8.588    A_ce0
    SLICE_X4Y103         FDRE                                         r  _172_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.587   504.999    u_test.ap_clk
    SLICE_X4Y103         FDRE                                         r  _172_/C
                         clock pessimism              0.000   504.999    
                         clock uncertainty           -0.035   504.964    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.269   504.695    _172_
  -------------------------------------------------------------------
                         required time                        504.695    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                496.107    

Slack (MET) :             496.121ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.601%)  route 2.474ns (79.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.654     7.490    ap_start
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  _091_/O
                         net (fo=1, routed)           0.820     8.433    _018_
    SLICE_X3Y99          FDRE                                         r  _157_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.606   505.019    u_test.ap_clk
    SLICE_X3Y99          FDRE                                         r  _157_/C
                         clock pessimism              0.000   505.019    
                         clock uncertainty           -0.035   504.983    
    SLICE_X3Y99          FDRE (Setup_fdre_C_R)       -0.429   504.554    _157_
  -------------------------------------------------------------------
                         required time                        504.554    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                496.121    

Slack (MET) :             496.149ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.670ns (21.655%)  route 2.424ns (78.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.274     7.110    ap_start
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.152     7.262 r  _048_/O
                         net (fo=12, routed)          1.150     8.411    _011_
    SLICE_X1Y100         FDRE                                         r  _158_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.590   505.002    u_test.ap_clk
    SLICE_X1Y100         FDRE                                         r  _158_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.407   504.560    _158_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                496.149    

Slack (MET) :             496.227ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _166_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.433ns (44.628%)  route 1.778ns (55.372%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.772 r  _104_/O[2]
                         net (fo=2, routed)           0.757     8.529    ap_return[10]
    SLICE_X6Y102         FDRE                                         r  _166_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.588   505.000    u_test.ap_clk
    SLICE_X6Y102         FDRE                                         r  _166_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)       -0.209   504.756    _166_
  -------------------------------------------------------------------
                         required time                        504.756    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                496.227    

Slack (MET) :             496.253ns  (required time - arrival time)
  Source:                 _149_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.427ns (44.741%)  route 1.762ns (55.259%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _149_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _149_/Q
                         net (fo=2, routed)           0.826     6.662    A_q0[1]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.786 r  _079_/O
                         net (fo=1, routed)           0.000     6.786    _031_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.336 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     7.336    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.571 r  _103_/O[0]
                         net (fo=2, routed)           0.936     8.508    ap_return[4]
    SLICE_X2Y100         FDRE                                         r  _160_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.590   505.002    u_test.ap_clk
    SLICE_X2Y100         FDRE                                         r  _160_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)       -0.206   504.761    _160_
  -------------------------------------------------------------------
                         required time                        504.761    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                496.253    

Slack (MET) :             496.284ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _165_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.525ns (48.911%)  route 1.593ns (51.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  _155_/Q
                         net (fo=10, routed)          1.021     6.817    A_q0[7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.298     7.115 r  _085_/O
                         net (fo=1, routed)           0.000     7.115    _031_[7]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     7.516    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.864 r  _104_/O[1]
                         net (fo=2, routed)           0.572     8.436    ap_return[9]
    SLICE_X3Y103         FDRE                                         r  _165_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.589   505.001    u_test.ap_clk
    SLICE_X3Y103         FDRE                                         r  _165_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.246   504.720    _165_
  -------------------------------------------------------------------
                         required time                        504.720    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                496.284    

Slack (MET) :             496.297ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _165_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.670ns (24.686%)  route 2.044ns (75.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 505.001 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.653     7.489    ap_start
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.152     7.641 r  _099_/O
                         net (fo=1, routed)           0.391     8.031    _026_
    SLICE_X3Y103         FDRE                                         r  _165_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.589   505.001    u_test.ap_clk
    SLICE_X3Y103         FDRE                                         r  _165_/C
                         clock pessimism              0.000   505.001    
                         clock uncertainty           -0.035   504.966    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.637   504.329    _165_
  -------------------------------------------------------------------
                         required time                        504.329    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                496.297    

Slack (MET) :             496.316ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/CE
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.670ns (22.760%)  route 2.274ns (77.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  _147_/Q
                         net (fo=24, routed)          1.274     7.110    ap_start
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.152     7.262 r  _048_/O
                         net (fo=12, routed)          0.999     8.261    _011_
    SLICE_X3Y99          FDRE                                         r  _157_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _198_/O
                         net (fo=1, routed)           1.920   503.321    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _107_/O
                         net (fo=20, routed)          1.606   505.019    u_test.ap_clk
    SLICE_X3Y99          FDRE                                         r  _157_/C
                         clock pessimism              0.000   505.019    
                         clock uncertainty           -0.035   504.983    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.407   504.576    _157_
  -------------------------------------------------------------------
                         required time                        504.576    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                496.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 _150_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.291ns (49.562%)  route 0.296ns (50.438%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _150_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _150_/Q
                         net (fo=2, routed)           0.119     1.807    A_q0[2]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.934 r  _102_/O[3]
                         net (fo=2, routed)           0.177     2.111    ap_return[3]
    SLICE_X2Y99          FDRE                                         r  _159_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.878     2.033    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)        -0.006     2.062    _159_
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 _151_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _164_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.370ns (61.175%)  route 0.235ns (38.825%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _151_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _151_/Q
                         net (fo=2, routed)           0.119     1.807    A_q0[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.920 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     1.920    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     1.959    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  _104_/O[0]
                         net (fo=2, routed)           0.116     2.129    ap_return[8]
    SLICE_X2Y103         FDRE                                         r  _164_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X2Y103         FDRE                                         r  _164_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.013     2.074    _164_
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 _148_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.288ns (47.039%)  route 0.324ns (52.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _148_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _148_/Q
                         net (fo=2, routed)           0.119     1.807    A_q0[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.931 r  _102_/O[1]
                         net (fo=2, routed)           0.205     2.136    ap_return[1]
    SLICE_X3Y99          FDRE                                         r  _157_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.878     2.033    u_test.ap_clk
    SLICE_X3Y99          FDRE                                         r  _157_/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.035     2.068    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.008     2.076    _157_
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 _148_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.321ns (52.953%)  route 0.285ns (47.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _148_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _148_/Q
                         net (fo=2, routed)           0.119     1.807    A_q0[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.964 r  _102_/O[2]
                         net (fo=2, routed)           0.166     2.130    ap_return[2]
    SLICE_X1Y100         FDRE                                         r  _158_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.872     2.027    u_test.ap_clk
    SLICE_X1Y100         FDRE                                         r  _158_/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.035     2.062    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.007     2.069    _158_
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 _152_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.325ns (51.321%)  route 0.308ns (48.679%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _152_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  _152_/Q
                         net (fo=2, routed)           0.125     1.798    A_q0[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.177     1.975 r  _103_/O[1]
                         net (fo=2, routed)           0.183     2.157    ap_return[5]
    SLICE_X4Y101         FDRE                                         r  _161_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.868     2.024    u_test.ap_clk
    SLICE_X4Y101         FDRE                                         r  _161_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.008     2.067    _161_
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 _154_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _162_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.312ns (49.300%)  route 0.321ns (50.700%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _154_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  _154_/Q
                         net (fo=2, routed)           0.148     1.821    A_q0[6]
    SLICE_X3Y101         LUT2 (Prop_lut2_I0_O)        0.098     1.919 r  _084_/O
                         net (fo=1, routed)           0.000     1.919    _031_[6]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.985 r  _103_/O[2]
                         net (fo=2, routed)           0.172     2.157    ap_return[6]
    SLICE_X5Y101         FDRE                                         r  _162_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.868     2.024    u_test.ap_clk
    SLICE_X5Y101         FDRE                                         r  _162_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.007     2.066    _162_
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _162_/R
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.212ns (38.042%)  route 0.345ns (61.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.598     1.523    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _147_/Q
                         net (fo=24, routed)          0.162     1.850    ap_start
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.048     1.898 r  _096_/O
                         net (fo=1, routed)           0.183     2.080    _023_
    SLICE_X5Y101         FDRE                                         r  _162_/R
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.868     2.024    u_test.ap_clk
    SLICE_X5Y101         FDRE                                         r  _162_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X5Y101         FDRE (Hold_fdre_C_R)        -0.080     1.979    _162_
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _165_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.325ns (49.151%)  route 0.336ns (50.849%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  _155_/Q
                         net (fo=10, routed)          0.156     1.829    A_q0[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.177     2.006 r  _104_/O[1]
                         net (fo=2, routed)           0.180     2.185    ap_return[9]
    SLICE_X3Y103         FDRE                                         r  _165_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X3Y103         FDRE                                         r  _165_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.008     2.069    _165_
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 _151_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _163_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.367ns (56.842%)  route 0.279ns (43.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y101         FDRE                                         r  _151_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _151_/Q
                         net (fo=2, routed)           0.119     1.807    A_q0[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.920 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     1.920    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  _103_/O[3]
                         net (fo=2, routed)           0.160     2.170    ap_return[7]
    SLICE_X6Y101         FDRE                                         r  _163_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.868     2.024    u_test.ap_clk
    SLICE_X6Y101         FDRE                                         r  _163_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)        -0.006     2.053    _163_
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _168_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.279ns (34.766%)  route 0.524ns (65.234%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.598     1.523    _044_
    SLICE_X6Y100         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  _147_/Q
                         net (fo=24, routed)          0.524     2.211    ap_start
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.045     2.256 r  _090_/O
                         net (fo=1, routed)           0.000     2.256    _033_[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.326 r  _105_/O[0]
                         net (fo=1, routed)           0.000     2.326    u_test.x_fu_81_p2[0]
    SLICE_X1Y103         FDRE                                         r  _168_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _198_/O
                         net (fo=1, routed)           0.699     1.126    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _107_/O
                         net (fo=20, routed)          0.871     2.026    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _168_/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.035     2.061    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     2.166    _168_
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.281ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.574ns (45.609%)  route 1.877ns (54.391%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.752 r  _104_/O[1]
                         net (fo=2, routed)           0.000     8.752    ap_return[9]
    SLICE_X3Y102         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _142_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.033    _142_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                496.281    

Slack (MET) :             496.300ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.555ns (45.308%)  route 1.877ns (54.692%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.733 r  _104_/O[3]
                         net (fo=2, routed)           0.000     8.733    ap_return[12]
    SLICE_X3Y102         FDRE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _144_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.033    _144_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                496.300    

Slack (MET) :             496.373ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.482ns (44.120%)  route 1.877ns (55.880%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.660 r  _104_/O[2]
                         net (fo=2, routed)           0.000     8.660    ap_return[10]
    SLICE_X3Y102         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _143_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.033    _143_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                496.373    

Slack (MET) :             496.387ns  (required time - arrival time)
  Source:                 _171_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.840%)  route 2.671ns (82.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X1Y103         FDRE                                         r  _171_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _171_/Q
                         net (fo=5, routed)           1.566     7.323    u_test.x1_fu_42[3]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  _050_/O
                         net (fo=2, routed)           1.105     8.552    _033_[3]
    SLICE_X1Y102         FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _132_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.043   504.939    _132_
  -------------------------------------------------------------------
                         required time                        504.939    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                496.387    

Slack (MET) :             496.392ns  (required time - arrival time)
  Source:                 _174_/C
                            (rising edge-triggered cell FDSE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _130_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.145%)  route 2.617ns (81.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X0Y103         FDSE                                         r  _174_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDSE (Prop_fdse_C_Q)         0.456     5.757 f  _174_/Q
                         net (fo=22, routed)          1.542     7.299    u_test.ap_loop_init
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.124     7.423 r  _068_/O
                         net (fo=2, routed)           1.075     8.498    _033_[1]
    SLICE_X1Y102         FDRE                                         r  _130_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _130_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.093   504.889    _130_
  -------------------------------------------------------------------
                         required time                        504.889    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                496.392    

Slack (MET) :             496.394ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.461ns (43.768%)  route 1.877ns (56.232%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  _103_/CO[3]
                         net (fo=1, routed)           0.000     8.404    _030_[7]
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.639 r  _104_/O[0]
                         net (fo=2, routed)           0.000     8.639    ap_return[8]
    SLICE_X3Y102         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y102         FDRE                                         r  _141_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.051   505.033    _141_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                496.394    

Slack (MET) :             496.395ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.460ns (43.751%)  route 1.877ns (56.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.638 r  _103_/O[1]
                         net (fo=2, routed)           0.000     8.638    ap_return[5]
    SLICE_X3Y101         FDRE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y101         FDRE                                         r  _138_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.051   505.033    _138_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                496.395    

Slack (MET) :             496.414ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.441ns (43.429%)  route 1.877ns (56.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.619 r  _103_/O[3]
                         net (fo=2, routed)           0.000     8.619    ap_return[7]
    SLICE_X3Y101         FDRE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y101         FDRE                                         r  _140_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.051   505.033    _140_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                496.414    

Slack (MET) :             496.486ns  (required time - arrival time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.606ns (20.813%)  route 2.306ns (79.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.757 f  _145_/Q
                         net (fo=24, routed)          1.237     6.994    u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.150     7.144 r  _075_/O
                         net (fo=7, routed)           1.069     8.213    A_ce0
    SLICE_X1Y102         FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X1Y102         FDRE                                         r  _128_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)       -0.283   504.699    _128_
  -------------------------------------------------------------------
                         required time                        504.699    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                496.486    

Slack (MET) :             496.487ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.368ns (42.157%)  route 1.877ns (57.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 505.018 - 500.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _198_/O
                         net (fo=1, routed)           2.025     3.496    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _107_/O
                         net (fo=20, routed)          1.709     5.301    u_test.ap_clk
    SLICE_X4Y100         FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  _156_/Q
                         net (fo=1, routed)           1.877     7.634    u_test.out_accum2_fu_46[0]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.124     7.758 r  _078_/O
                         net (fo=1, routed)           0.000     7.758    _031_[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  _102_/CO[3]
                         net (fo=1, routed)           0.000     8.290    _030_[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.546 r  _103_/O[2]
                         net (fo=2, routed)           0.000     8.546    ap_return[6]
    SLICE_X3Y101         FDRE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _199_/O
                         net (fo=1, routed)           1.920   503.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _106_/O
                         net (fo=47, routed)          1.590   505.018    _044_
    SLICE_X3Y101         FDRE                                         r  _139_/C
                         clock pessimism              0.000   505.018    
                         clock uncertainty           -0.035   504.982    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.051   505.033    _139_
  -------------------------------------------------------------------
                         required time                        505.033    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                496.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 _157_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _134_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.251ns (30.915%)  route 0.561ns (69.085%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.605     1.514    u_test.ap_clk
    SLICE_X3Y99          FDRE                                         r  _157_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  _157_/Q
                         net (fo=1, routed)           0.561     2.216    u_test.out_accum2_fu_46[1]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.261 r  _079_/O
                         net (fo=1, routed)           0.000     2.261    _031_[1]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.326 r  _102_/O[1]
                         net (fo=2, routed)           0.000     2.326    ap_return[1]
    SLICE_X3Y100         FDRE                                         r  _134_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y100         FDRE                                         r  _134_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.102     2.180    _134_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _160_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _137_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.279ns (33.448%)  route 0.555ns (66.552%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.599     1.509    u_test.ap_clk
    SLICE_X2Y100         FDRE                                         r  _160_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  _160_/Q
                         net (fo=1, routed)           0.555     2.228    u_test.out_accum2_fu_46[4]
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.273 r  _082_/O
                         net (fo=1, routed)           0.000     2.273    _031_[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.343 r  _103_/O[0]
                         net (fo=2, routed)           0.000     2.343    ap_return[4]
    SLICE_X3Y101         FDRE                                         r  _137_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y101         FDRE                                         r  _137_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.102     2.180    _137_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _159_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _136_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.272ns (32.736%)  route 0.559ns (67.264%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.605     1.514    u_test.ap_clk
    SLICE_X2Y99          FDRE                                         r  _159_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  _159_/Q
                         net (fo=1, routed)           0.559     2.237    u_test.out_accum2_fu_46[3]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.282 r  _081_/O
                         net (fo=1, routed)           0.000     2.282    _031_[3]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.345 r  _102_/O[3]
                         net (fo=2, routed)           0.000     2.345    ap_return[3]
    SLICE_X3Y100         FDRE                                         r  _136_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y100         FDRE                                         r  _136_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.102     2.180    _136_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _129_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.491%)  route 0.641ns (77.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X1Y104         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _145_/Q
                         net (fo=24, routed)          0.641     2.290    u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.045     2.335 r  _067_/O
                         net (fo=1, routed)           0.000     2.335    A_address0[0]
    SLICE_X1Y102         FDRE                                         r  _129_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y102         FDRE                                         r  _129_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     2.169    _129_
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 _160_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.315ns (36.201%)  route 0.555ns (63.799%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.599     1.509    u_test.ap_clk
    SLICE_X2Y100         FDRE                                         r  _160_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  _160_/Q
                         net (fo=1, routed)           0.555     2.228    u_test.out_accum2_fu_46[4]
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.273 r  _082_/O
                         net (fo=1, routed)           0.000     2.273    _031_[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.379 r  _103_/O[1]
                         net (fo=2, routed)           0.000     2.379    ap_return[5]
    SLICE_X3Y101         FDRE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y101         FDRE                                         r  _138_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.102     2.180    _138_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 _162_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.252ns (28.307%)  route 0.638ns (71.693%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X5Y101         FDRE                                         r  _162_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _162_/Q
                         net (fo=1, routed)           0.638     2.287    u_test.out_accum2_fu_46[6]
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.332 r  _084_/O
                         net (fo=1, routed)           0.000     2.332    _031_[6]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.398 r  _103_/O[2]
                         net (fo=2, routed)           0.000     2.398    ap_return[6]
    SLICE_X3Y101         FDRE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y101         FDRE                                         r  _139_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.102     2.180    _139_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 _158_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _135_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.252ns (28.128%)  route 0.644ns (71.872%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.599     1.509    u_test.ap_clk
    SLICE_X1Y100         FDRE                                         r  _158_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  _158_/Q
                         net (fo=1, routed)           0.644     2.293    u_test.out_accum2_fu_46[2]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  _080_/O
                         net (fo=1, routed)           0.000     2.338    _031_[2]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.404 r  _102_/O[2]
                         net (fo=2, routed)           0.000     2.404    ap_return[2]
    SLICE_X3Y100         FDRE                                         r  _135_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y100         FDRE                                         r  _135_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.102     2.180    _135_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 _173_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _127_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.143%)  route 0.732ns (83.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X0Y104         FDRE                                         r  _173_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _173_/Q
                         net (fo=3, routed)           0.732     2.381    ap_done
    SLICE_X1Y102         FDRE                                         r  _127_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y102         FDRE                                         r  _127_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.075     2.153    _127_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _162_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.285ns (30.870%)  route 0.638ns (69.130%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X5Y101         FDRE                                         r  _162_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  _162_/Q
                         net (fo=1, routed)           0.638     2.287    u_test.out_accum2_fu_46[6]
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.332 r  _084_/O
                         net (fo=1, routed)           0.000     2.332    _031_[6]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.431 r  _103_/O[3]
                         net (fo=2, routed)           0.000     2.431    ap_return[7]
    SLICE_X3Y101         FDRE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y101         FDRE                                         r  _140_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.102     2.180    _140_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _164_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.279ns (30.056%)  route 0.649ns (69.944%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _198_/O
                         net (fo=1, routed)           0.644     0.884    _035_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _107_/O
                         net (fo=20, routed)          0.598     1.508    u_test.ap_clk
    SLICE_X2Y103         FDRE                                         r  _164_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  _164_/Q
                         net (fo=1, routed)           0.649     2.321    u_test.out_accum2_fu_46[8]
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.045     2.366 r  _086_/O
                         net (fo=1, routed)           0.000     2.366    _031_[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.436 r  _104_/O[0]
                         net (fo=2, routed)           0.000     2.436    ap_return[8]
    SLICE_X3Y102         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X3Y102         FDRE                                         r  _141_/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.102     2.180    _141_
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.256    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _118_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 4.052ns (60.307%)  route 2.667ns (39.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y102         FDRE                                         r  _118_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _118_/Q
                         net (fo=1, routed)           2.667     8.503    _043_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.038 r  _190_/O
                         net (fo=0)                   0.000    12.038    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _120_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.056ns (61.982%)  route 2.488ns (38.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y102         FDRE                                         r  _120_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _120_/Q
                         net (fo=1, routed)           2.488     8.324    _043_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.862 r  _192_/O
                         net (fo=0)                   0.000    11.862    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _119_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 4.002ns (62.522%)  route 2.399ns (37.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.709     5.317    _044_
    SLICE_X4Y102         FDRE                                         r  _119_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  _119_/Q
                         net (fo=1, routed)           2.399     8.172    _043_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.718 r  _191_/O
                         net (fo=0)                   0.000    11.718    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _121_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 4.057ns (63.458%)  route 2.336ns (36.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y102         FDRE                                         r  _121_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _121_/Q
                         net (fo=1, routed)           2.336     8.172    _043_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.711 r  _193_/O
                         net (fo=0)                   0.000    11.711    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _122_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 4.054ns (68.842%)  route 1.835ns (31.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X2Y102         FDRE                                         r  _122_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  _122_/Q
                         net (fo=1, routed)           1.835     7.671    _043_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.206 r  _194_/O
                         net (fo=0)                   0.000    11.206    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.988ns (70.120%)  route 1.700ns (29.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X0Y101         FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _125_/Q
                         net (fo=2, routed)           1.700     7.474    _043_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.006 r  _197_/O
                         net (fo=0)                   0.000    11.006    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _123_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.992ns (70.340%)  route 1.683ns (29.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X0Y102         FDRE                                         r  _123_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _123_/Q
                         net (fo=2, routed)           1.683     7.457    _043_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.993 r  _195_/O
                         net (fo=0)                   0.000    10.993    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _124_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.991ns (70.339%)  route 1.683ns (29.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _199_/O
                         net (fo=1, routed)           2.025     3.512    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _106_/O
                         net (fo=47, routed)          1.710     5.318    _044_
    SLICE_X0Y101         FDRE                                         r  _124_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  _124_/Q
                         net (fo=2, routed)           1.683     7.457    _043_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.992 r  _196_/O
                         net (fo=0)                   0.000    10.992    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _124_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.377ns (80.476%)  route 0.334ns (19.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X0Y101         FDRE                                         r  _124_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _124_/Q
                         net (fo=2, routed)           0.334     1.999    _043_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.235 r  _196_/O
                         net (fo=0)                   0.000     3.235    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _123_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.377ns (80.480%)  route 0.334ns (19.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X0Y102         FDRE                                         r  _123_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _123_/Q
                         net (fo=2, routed)           0.334     1.999    _043_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.236 r  _195_/O
                         net (fo=0)                   0.000     3.236    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.374ns (79.034%)  route 0.365ns (20.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X0Y101         FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  _125_/Q
                         net (fo=2, routed)           0.365     2.030    _043_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.263 r  _197_/O
                         net (fo=0)                   0.000     3.263    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _122_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.400ns (77.797%)  route 0.400ns (22.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y102         FDRE                                         r  _122_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _122_/Q
                         net (fo=1, routed)           0.400     2.088    _043_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.324 r  _194_/O
                         net (fo=0)                   0.000     3.324    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _119_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.388ns (69.363%)  route 0.613ns (30.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.598     1.523    _044_
    SLICE_X4Y102         FDRE                                         r  _119_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  _119_/Q
                         net (fo=1, routed)           0.613     2.277    _043_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.524 r  _191_/O
                         net (fo=0)                   0.000     3.524    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _121_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.404ns (69.222%)  route 0.624ns (30.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y102         FDRE                                         r  _121_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _121_/Q
                         net (fo=1, routed)           0.624     2.312    _043_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.552 r  _193_/O
                         net (fo=0)                   0.000     3.552    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _120_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.403ns (66.495%)  route 0.707ns (33.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y102         FDRE                                         r  _120_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _120_/Q
                         net (fo=1, routed)           0.707     2.395    _043_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.634 r  _192_/O
                         net (fo=0)                   0.000     3.634    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _118_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.399ns (64.618%)  route 0.766ns (35.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _199_/O
                         net (fo=1, routed)           0.644     0.899    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _106_/O
                         net (fo=47, routed)          0.599     1.524    _044_
    SLICE_X2Y102         FDRE                                         r  _118_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  _118_/Q
                         net (fo=1, routed)           0.766     2.454    _043_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.690 r  _190_/O
                         net (fo=0)                   0.000     3.690    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _133_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.650ns (22.258%)  route 5.765ns (77.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.923     7.415    _012_
    SLICE_X3Y100         FDRE                                         r  _133_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y100         FDRE                                         r  _133_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _134_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.650ns (22.258%)  route 5.765ns (77.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.923     7.415    _012_
    SLICE_X3Y100         FDRE                                         r  _134_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y100         FDRE                                         r  _134_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _135_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.650ns (22.258%)  route 5.765ns (77.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.923     7.415    _012_
    SLICE_X3Y100         FDRE                                         r  _135_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y100         FDRE                                         r  _135_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _136_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.415ns  (logic 1.650ns (22.258%)  route 5.765ns (77.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.923     7.415    _012_
    SLICE_X3Y100         FDRE                                         r  _136_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y100         FDRE                                         r  _136_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _137_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.650ns (22.686%)  route 5.625ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.783     7.275    _012_
    SLICE_X3Y101         FDRE                                         r  _137_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y101         FDRE                                         r  _137_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _138_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.650ns (22.686%)  route 5.625ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.783     7.275    _012_
    SLICE_X3Y101         FDRE                                         r  _138_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y101         FDRE                                         r  _138_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _139_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.650ns (22.686%)  route 5.625ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.783     7.275    _012_
    SLICE_X3Y101         FDRE                                         r  _139_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y101         FDRE                                         r  _139_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _140_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.650ns (22.686%)  route 5.625ns (77.314%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _201_/O
                         net (fo=18, routed)          4.842     6.342    _046_[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.492 r  _051_/O
                         net (fo=18, routed)          0.783     7.275    _012_
    SLICE_X3Y101         FDRE                                         r  _140_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X3Y101         FDRE                                         r  _140_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _110_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.179ns  (logic 1.634ns (22.758%)  route 5.545ns (77.242%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _200_/O
                         net (fo=8, routed)           5.076     6.557    _046_[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.153     6.710 r  _077_/O
                         net (fo=8, routed)           0.469     7.179    _016_
    SLICE_X1Y101         FDRE                                         r  _110_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X1Y101         FDRE                                         r  _110_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _111_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.179ns  (logic 1.634ns (22.758%)  route 5.545ns (77.242%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  _200_/O
                         net (fo=8, routed)           5.076     6.557    _046_[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.153     6.710 r  _077_/O
                         net (fo=8, routed)           0.469     7.179    _016_
    SLICE_X1Y101         FDRE                                         r  _111_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _199_/O
                         net (fo=1, routed)           1.920     3.337    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _106_/O
                         net (fo=47, routed)          1.590     5.018    _044_
    SLICE_X1Y101         FDRE                                         r  _111_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _117_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.266ns (25.031%)  route 0.797ns (74.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _189_/O
                         net (fo=1, routed)           0.797     1.064    _042_[7]
    SLICE_X1Y101         FDRE                                         r  _117_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _117_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _111_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.283ns (26.059%)  route 0.803ns (73.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _183_/O
                         net (fo=2, routed)           0.803     1.086    _042_[1]
    SLICE_X1Y101         FDRE                                         r  _111_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _111_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _109_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.283ns (25.644%)  route 0.821ns (74.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _183_/O
                         net (fo=2, routed)           0.821     1.104    _042_[1]
    SLICE_X5Y100         FDRE                                         r  _109_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.868     2.040    _044_
    SLICE_X5Y100         FDRE                                         r  _109_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _116_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.270ns (24.141%)  route 0.847ns (75.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _188_/O
                         net (fo=1, routed)           0.847     1.117    _042_[6]
    SLICE_X1Y101         FDRE                                         r  _116_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _116_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _110_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.291ns (25.730%)  route 0.839ns (74.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _182_/O
                         net (fo=2, routed)           0.839     1.130    _042_[0]
    SLICE_X1Y101         FDRE                                         r  _110_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _110_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _113_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.282ns (24.745%)  route 0.857ns (75.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _185_/O
                         net (fo=1, routed)           0.857     1.138    _042_[3]
    SLICE_X1Y101         FDRE                                         r  _113_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _113_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _112_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.292ns (25.194%)  route 0.866ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _184_/O
                         net (fo=1, routed)           0.866     1.157    _042_[2]
    SLICE_X1Y101         FDRE                                         r  _112_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _112_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _108_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.291ns (24.601%)  route 0.891ns (75.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _182_/O
                         net (fo=2, routed)           0.891     1.182    _042_[0]
    SLICE_X5Y100         FDRE                                         r  _108_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.868     2.040    _044_
    SLICE_X5Y100         FDRE                                         r  _108_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _114_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.265ns (20.630%)  route 1.021ns (79.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _186_/O
                         net (fo=1, routed)           1.021     1.286    _042_[4]
    SLICE_X1Y101         FDRE                                         r  _114_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _114_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _115_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.267ns (20.416%)  route 1.041ns (79.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _187_/O
                         net (fo=1, routed)           1.041     1.308    _042_[5]
    SLICE_X1Y101         FDRE                                         r  _115_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _199_/O
                         net (fo=1, routed)           0.699     1.142    _034_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _106_/O
                         net (fo=47, routed)          0.872     2.043    _044_
    SLICE_X1Y101         FDRE                                         r  _115_/C





