Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 27 23:07:49 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 50 -file /home/gsaied/Desktop/verilog_rtl/new_mac/timing.rpt
| Design       : mac
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     0.324 r  mul_out_reg/P[0]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[0]
                                                                      r  mul_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.324     0.324 r  mul_out_reg/P[10]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[10]
                                                                      r  mul_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.324     0.324 r  mul_out_reg/P[11]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[11]
                                                                      r  mul_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.324     0.324 r  mul_out_reg/P[12]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[12]
                                                                      r  mul_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.324     0.324 r  mul_out_reg/P[13]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[13]
                                                                      r  mul_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.324     0.324 r  mul_out_reg/P[14]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[14]
                                                                      r  mul_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.324     0.324 r  mul_out_reg/P[15]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[15]
                                                                      r  mul_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.324     0.324 r  mul_out_reg/P[16]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[16]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[16]
                                                                      r  mul_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     0.324 r  mul_out_reg/P[17]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[17]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[17]
                                                                      r  mul_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.324     0.324 r  mul_out_reg/P[18]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[18]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[18]
                                                                      r  mul_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.324     0.324 r  mul_out_reg/P[19]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[19]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[19]
                                                                      r  mul_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.324 r  mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[1]
                                                                      r  mul_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.324     0.324 r  mul_out_reg/P[20]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[20]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[20]
                                                                      r  mul_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.324     0.324 r  mul_out_reg/P[21]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[21]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[21]
                                                                      r  mul_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.324     0.324 r  mul_out_reg/P[22]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[22]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[22]
                                                                      r  mul_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.324     0.324 r  mul_out_reg/P[23]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[23]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[23]
                                                                      r  mul_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.324     0.324 r  mul_out_reg/P[24]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[24]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[24]
                                                                      r  mul_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.324     0.324 r  mul_out_reg/P[25]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[25]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[25]
                                                                      r  mul_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.324     0.324 r  mul_out_reg/P[26]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[26]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[26]
                                                                      r  mul_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.324     0.324 r  mul_out_reg/P[27]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[27]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[27]
                                                                      r  mul_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.324     0.324 r  mul_out_reg/P[28]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[28]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[28]
                                                                      r  mul_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.324     0.324 r  mul_out_reg/P[29]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[29]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[29]
                                                                      r  mul_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     0.324 r  mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[2]
                                                                      r  mul_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.324     0.324 r  mul_out_reg/P[30]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[30]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[30]
                                                                      r  mul_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.324     0.324 r  mul_out_reg/P[31]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[31]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[31]
                                                                      r  mul_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.324     0.324 r  mul_out_reg/P[3]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[3]
                                                                      r  mul_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.324     0.324 r  mul_out_reg/P[4]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[4]
                                                                      r  mul_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.324     0.324 r  mul_out_reg/P[5]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[5]
                                                                      r  mul_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.324     0.324 r  mul_out_reg/P[6]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[6]
                                                                      r  mul_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     0.324 r  mul_out_reg/P[7]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[7]
                                                                      r  mul_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.324     0.324 r  mul_out_reg/P[8]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[8]
                                                                      r  mul_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 2.119ns (82.990%)  route 0.434ns (17.010%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.324     0.324 r  mul_out_reg/P[9]
                         net (fo=1, unplaced)         0.434     0.758    mul_out_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.795     2.554 r  mul_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.554    mul_out[9]
                                                                      r  mul_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mul_out_reg/RSTP
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.470ns  (logic 0.601ns (40.908%)  route 0.869ns (59.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    rst_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out_reg_i_1/O
                         net (fo=1, unplaced)         0.434     1.470    mul_out_reg_i_1_n_0
                         DSP48E1                                      r  mul_out_reg/RSTP
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[0]
                         DSP48E1                                      r  mul_out_reg/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[10]
                            (input port)
  Destination:            mul_out_reg/A[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[10] (IN)
                         net (fo=0)                   0.000     0.000    pix[10]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[10]
                         DSP48E1                                      r  mul_out_reg/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[11]
                            (input port)
  Destination:            mul_out_reg/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[11] (IN)
                         net (fo=0)                   0.000     0.000    pix[11]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[11]
                         DSP48E1                                      r  mul_out_reg/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[12]
                            (input port)
  Destination:            mul_out_reg/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[12] (IN)
                         net (fo=0)                   0.000     0.000    pix[12]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[12]
                         DSP48E1                                      r  mul_out_reg/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[13]
                            (input port)
  Destination:            mul_out_reg/A[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[13] (IN)
                         net (fo=0)                   0.000     0.000    pix[13]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[13]
                         DSP48E1                                      r  mul_out_reg/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[14]
                            (input port)
  Destination:            mul_out_reg/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[14] (IN)
                         net (fo=0)                   0.000     0.000    pix[14]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[14]
                         DSP48E1                                      r  mul_out_reg/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[15]
                            (input port)
  Destination:            mul_out_reg/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[15] (IN)
                         net (fo=0)                   0.000     0.000    pix[15]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[15]
                         DSP48E1                                      r  mul_out_reg/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[1]
                            (input port)
  Destination:            mul_out_reg/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[1] (IN)
                         net (fo=0)                   0.000     0.000    pix[1]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[1]
                         DSP48E1                                      r  mul_out_reg/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[2]
                            (input port)
  Destination:            mul_out_reg/A[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[2] (IN)
                         net (fo=0)                   0.000     0.000    pix[2]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[2]
                         DSP48E1                                      r  mul_out_reg/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[3]
                            (input port)
  Destination:            mul_out_reg/A[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[3] (IN)
                         net (fo=0)                   0.000     0.000    pix[3]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[3]
                         DSP48E1                                      r  mul_out_reg/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[4]
                            (input port)
  Destination:            mul_out_reg/A[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[4] (IN)
                         net (fo=0)                   0.000     0.000    pix[4]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[4]
                         DSP48E1                                      r  mul_out_reg/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[5]
                            (input port)
  Destination:            mul_out_reg/A[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[5] (IN)
                         net (fo=0)                   0.000     0.000    pix[5]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[5]
                         DSP48E1                                      r  mul_out_reg/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[6]
                            (input port)
  Destination:            mul_out_reg/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[6] (IN)
                         net (fo=0)                   0.000     0.000    pix[6]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[6]
                         DSP48E1                                      r  mul_out_reg/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[7]
                            (input port)
  Destination:            mul_out_reg/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[7] (IN)
                         net (fo=0)                   0.000     0.000    pix[7]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[7]
                         DSP48E1                                      r  mul_out_reg/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[8]
                            (input port)
  Destination:            mul_out_reg/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[8] (IN)
                         net (fo=0)                   0.000     0.000    pix[8]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[8]
                         DSP48E1                                      r  mul_out_reg/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[9]
                            (input port)
  Destination:            mul_out_reg/A[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[9] (IN)
                         net (fo=0)                   0.000     0.000    pix[9]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    pix_IBUF[9]
                         DSP48E1                                      r  mul_out_reg/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg/B[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.558ns (56.247%)  route 0.434ns (43.753%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  ker_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.434     0.993    ker_IBUF[0]
                         DSP48E1                                      r  mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------




