#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x147e7d260 .scope module, "Counter_tb" "Counter_tb" 2 22;
 .timescale -9 -9;
v0x147ea2da0_0 .var "clk", 0 0;
v0x147ea2e30_0 .var "correct", 0 0;
v0x147ea2ec0_0 .var "count_enabled", 0 0;
v0x147ea2f50_0 .var/i "expected_ones", 31 0;
v0x147ea2fe0_0 .var/i "expected_tens", 31 0;
v0x147ea30b0_0 .var "init_regs", 0 0;
v0x147ea3140_0 .var "loop_was_skipped", 0 0;
v0x147ea31d0_0 .net "ones_seconds_wire", 3 0, L_0x147eaf440;  1 drivers
v0x147ea3270_0 .var/i "seconds_count", 31 0;
v0x147ea33a0_0 .net "tens_seconds_wire", 3 0, L_0x147eaf3a0;  1 drivers
v0x147ea3450_0 .net "time_reading", 7 0, L_0x147eaf280;  1 drivers
L_0x147eaf3a0 .part L_0x147eaf280, 4, 4;
L_0x147eaf440 .part L_0x147eaf280, 0, 4;
S_0x147e79ef0 .scope module, "uut" "Counter" 2 34, 3 22 0, S_0x147e7d260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init_regs";
    .port_info 2 /INPUT 1 "count_enabled";
    .port_info 3 /OUTPUT 8 "time_reading";
P_0x147e83370 .param/l "CLK_FREQ" 0 3 24, +C4<00000000000000000000000000001010>;
P_0x147e833b0 .param/l "ONES_WIDTH" 1 3 33, +C4<00000000000000000000000000000100>;
P_0x147e833f0 .param/l "TENS_WIDTH" 1 3 34, +C4<00000000000000000000000000000011>;
L_0x147ea9d10 .functor AND 1, L_0x147eaf160, v0x147ea2ec0_0, C4<1>, C4<1>;
L_0x147eaeee0 .functor AND 1, L_0x147eaf160, v0x147ea2ec0_0, C4<1>, C4<1>;
L_0x147eaef90 .functor AND 1, L_0x147eaeee0, L_0x147ea9c60, C4<1>, C4<1>;
L_0x128068688 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x147ea2080_0 .net/2u *"_ivl_10", 31 0, L_0x128068688;  1 drivers
L_0x1280686d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147ea2140_0 .net/2u *"_ivl_14", 0 0, L_0x1280686d0;  1 drivers
v0x147ea21e0_0 .net *"_ivl_3", 0 0, L_0x147eaeee0;  1 drivers
v0x147ea2290_0 .net *"_ivl_6", 31 0, L_0x147eaf040;  1 drivers
L_0x128068640 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147ea2330_0 .net *"_ivl_9", 27 0, L_0x128068640;  1 drivers
v0x147ea2420_0 .net "clk", 0 0, v0x147ea2da0_0;  1 drivers
v0x147ea24c0_0 .var "clk_cnt", 3 0;
v0x147ea2570_0 .net "count_enabled", 0 0, v0x147ea2ec0_0;  1 drivers
v0x147ea2610_0 .net "init_regs", 0 0, v0x147ea30b0_0;  1 drivers
v0x147ea2720_0 .net "one_second_enable", 0 0, L_0x147eaf160;  1 drivers
v0x147ea27b0_0 .net "ones_co", 0 0, L_0x147ea9c60;  1 drivers
v0x147ea2860_0 .net "ones_next", 3 0, L_0x147ea9aa0;  1 drivers
v0x147ea28f0_0 .var "ones_seconds", 3 0;
v0x147ea29c0_0 .net "tens_co", 0 0, L_0x147eaee30;  1 drivers
v0x147ea2a50_0 .net "tens_next", 2 0, L_0x147eaec70;  1 drivers
v0x147ea2ae0_0 .var "tens_seconds", 2 0;
v0x147ea2bb0_0 .net "time_reading", 7 0, L_0x147eaf280;  alias, 1 drivers
E_0x147e783d0 .event posedge, v0x147ea2420_0;
L_0x147eaf040 .concat [ 4 28 0 0], v0x147ea24c0_0, L_0x128068640;
L_0x147eaf160 .cmp/eq 32, L_0x147eaf040, L_0x128068688;
L_0x147eaf280 .concat [ 4 3 1 0], v0x147ea28f0_0, v0x147ea2ae0_0, L_0x1280686d0;
S_0x147e71d80 .scope module, "ones_inc" "Lim_Inc" 3 51, 4 22 0, S_0x147e79ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 1 "ci";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "co";
P_0x147e07e90 .param/l "L" 0 4 24, +C4<00000000000000000000000000001001>;
P_0x147e07ed0 .param/l "N" 1 4 25, +C4<00000000000000000000000000000100>;
L_0x147ea99f0 .functor OR 1, L_0x147ea9910, L_0x147ea9650, C4<0>, C4<0>;
L_0x147ea9c60 .functor BUFZ 1, L_0x147ea99f0, C4<0>, C4<0>, C4<0>;
L_0x128068328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x147e953a0_0 .net/2u *"_ivl_12", 3 0, L_0x128068328;  1 drivers
v0x147e95440_0 .net *"_ivl_2", 31 0, L_0x147ea9870;  1 drivers
L_0x128068298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147e954e0_0 .net *"_ivl_5", 27 0, L_0x128068298;  1 drivers
L_0x1280682e0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x147e95580_0 .net/2u *"_ivl_6", 31 0, L_0x1280682e0;  1 drivers
v0x147e95630_0 .net *"_ivl_8", 0 0, L_0x147ea9910;  1 drivers
v0x147e95710_0 .net "a", 3 0, v0x147ea28f0_0;  1 drivers
v0x147e957b0_0 .net "ci", 0 0, L_0x147ea9d10;  1 drivers
v0x147e958c0_0 .net "co", 0 0, L_0x147ea9c60;  alias, 1 drivers
v0x147e95950_0 .net "co_temp", 0 0, L_0x147ea9650;  1 drivers
v0x147e95a60_0 .net "exceeds_limit", 0 0, L_0x147ea99f0;  1 drivers
v0x147e95af0_0 .net "sum", 3 0, L_0x147ea9aa0;  alias, 1 drivers
v0x147e95b80_0 .net "sum_temp", 3 0, L_0x147ea95b0;  1 drivers
L_0x147ea9870 .concat [ 4 28 0 0], L_0x147ea95b0, L_0x128068298;
L_0x147ea9910 .cmp/gt 32, L_0x147ea9870, L_0x1280682e0;
L_0x147ea9aa0 .functor MUXZ 4, L_0x147ea95b0, L_0x128068328, L_0x147ea99f0, C4<>;
S_0x147e67a70 .scope module, "csa_inst" "CSA" 4 36, 5 22 0, S_0x147e71d80;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e0a6f0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000010>;
P_0x147e0a730 .param/l "N" 0 5 24, +C4<00000000000000000000000000000100>;
v0x147e94fc0_0 .net "a", 3 0, v0x147ea28f0_0;  alias, 1 drivers
L_0x128068250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x147e95050_0 .net "b", 3 0, L_0x128068250;  1 drivers
v0x147e950f0_0 .net "ci", 0 0, L_0x147ea9d10;  alias, 1 drivers
v0x147e951a0_0 .net "co", 0 0, L_0x147ea9650;  alias, 1 drivers
v0x147e95230_0 .net "sum", 3 0, L_0x147ea95b0;  alias, 1 drivers
L_0x147ea52d0 .part v0x147ea28f0_0, 0, 2;
L_0x147ea53f0 .part L_0x128068250, 0, 2;
L_0x147ea7210 .part v0x147ea28f0_0, 2, 2;
L_0x147ea73b0 .part L_0x128068250, 2, 2;
L_0x147ea91b0 .part v0x147ea28f0_0, 2, 2;
L_0x147ea92d0 .part L_0x128068250, 2, 2;
S_0x147e64710 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e67a70;
 .timescale -9 -11;
P_0x147e6dec0 .param/l "M" 1 5 40, +C4<00000000000000000000000000000010>;
v0x147e94a40_0 .net *"_ivl_10", 3 0, L_0x147ea93f0;  1 drivers
v0x147e94ae0_0 .net *"_ivl_12", 3 0, L_0x147ea9490;  1 drivers
v0x147e94b80_0 .net "co_high_0", 0 0, L_0x147ea7030;  1 drivers
v0x147e94c30_0 .net "co_high_1", 0 0, L_0x147ea8fd0;  1 drivers
v0x147e94ce0_0 .net "co_low", 0 0, L_0x147ea50f0;  1 drivers
v0x147e94db0_0 .net "sum_high_0", 1 0, L_0x147ea6f10;  1 drivers
v0x147e94e60_0 .net "sum_high_1", 1 0, L_0x147ea8eb0;  1 drivers
v0x147e94f10_0 .net "sum_low", 1 0, L_0x147ea4fd0;  1 drivers
L_0x147ea93f0 .concat [ 2 2 0 0], L_0x147ea4fd0, L_0x147ea8eb0;
L_0x147ea9490 .concat [ 2 2 0 0], L_0x147ea4fd0, L_0x147ea6f10;
L_0x147ea95b0 .functor MUXZ 4, L_0x147ea9490, L_0x147ea93f0, L_0x147ea50f0, C4<>;
L_0x147ea9650 .functor MUXZ 1, L_0x147ea7030, L_0x147ea8fd0, L_0x147ea50f0, C4<>;
S_0x147e5c5a0 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e64710;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e69f50 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x147e69f90 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x147e8b220_0 .net "a", 1 0, L_0x147ea7210;  1 drivers
v0x147e8b2b0_0 .net "b", 1 0, L_0x147ea73b0;  1 drivers
L_0x128068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e8b340_0 .net "ci", 0 0, L_0x128068130;  1 drivers
v0x147e8b410_0 .net "co", 0 0, L_0x147ea7030;  alias, 1 drivers
v0x147e8b4a0_0 .net "sum", 1 0, L_0x147ea6f10;  alias, 1 drivers
L_0x147ea5a90 .part L_0x147ea7210, 0, 1;
L_0x147ea5b30 .part L_0x147ea73b0, 0, 1;
L_0x147ea62b0 .part L_0x147ea7210, 1, 1;
L_0x147ea6390 .part L_0x147ea73b0, 1, 1;
L_0x147ea6b10 .part L_0x147ea7210, 1, 1;
L_0x147ea6bb0 .part L_0x147ea73b0, 1, 1;
S_0x147e7d9f0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e5c5a0;
 .timescale -9 -11;
P_0x147e52bc0 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x147e8aba0_0 .net *"_ivl_10", 1 0, L_0x147ea6c50;  1 drivers
v0x147e8ac60_0 .net *"_ivl_12", 1 0, L_0x147ea6df0;  1 drivers
v0x147e8ad00_0 .net "co_high_0", 0 0, L_0x147ea6200;  1 drivers
v0x147e8add0_0 .net "co_high_1", 0 0, L_0x147ea6a60;  1 drivers
v0x147e8aea0_0 .net "co_low", 0 0, L_0x147ea59a0;  1 drivers
v0x147e8afb0_0 .net "sum_high_0", 0 0, L_0x147ea5ce0;  1 drivers
v0x147e8b080_0 .net "sum_high_1", 0 0, L_0x147ea6560;  1 drivers
v0x147e8b150_0 .net "sum_low", 0 0, L_0x147ea5580;  1 drivers
L_0x147ea6c50 .concat [ 1 1 0 0], L_0x147ea5580, L_0x147ea6560;
L_0x147ea6df0 .concat [ 1 1 0 0], L_0x147ea5580, L_0x147ea5ce0;
L_0x147ea6f10 .functor MUXZ 2, L_0x147ea6df0, L_0x147ea6c50, L_0x147ea59a0, C4<>;
L_0x147ea7030 .functor MUXZ 1, L_0x147ea6200, L_0x147ea6a60, L_0x147ea59a0, C4<>;
S_0x147e7c790 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e7d9f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e74220 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e74260 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e88130_0 .net "a", 0 0, L_0x147ea62b0;  1 drivers
v0x147e881c0_0 .net "b", 0 0, L_0x147ea6390;  1 drivers
L_0x1280680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e88250_0 .net "ci", 0 0, L_0x1280680a0;  1 drivers
v0x147e88320_0 .net "co", 0 0, L_0x147ea6200;  alias, 1 drivers
v0x147e883d0_0 .net "sum", 0 0, L_0x147ea5ce0;  alias, 1 drivers
S_0x147e66fa0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e7c790;
 .timescale -9 -11;
S_0x147e7a1d0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e66fa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea5bd0 .functor XOR 1, L_0x147ea62b0, L_0x147ea6390, C4<0>, C4<0>;
L_0x147ea5ce0 .functor XOR 1, L_0x147ea5bd0, L_0x1280680a0, C4<0>, C4<0>;
L_0x147ea5dd0 .functor AND 1, L_0x147ea62b0, L_0x147ea6390, C4<1>, C4<1>;
L_0x147ea5e40 .functor AND 1, L_0x147ea62b0, L_0x1280680a0, C4<1>, C4<1>;
L_0x147ea5f70 .functor OR 1, L_0x147ea5dd0, L_0x147ea5e40, C4<0>, C4<0>;
L_0x147ea6090 .functor AND 1, L_0x147ea6390, L_0x1280680a0, C4<1>, C4<1>;
L_0x147ea6200 .functor OR 1, L_0x147ea5f70, L_0x147ea6090, C4<0>, C4<0>;
v0x147e787a0_0 .net *"_ivl_0", 0 0, L_0x147ea5bd0;  1 drivers
v0x147e87a20_0 .net *"_ivl_10", 0 0, L_0x147ea6090;  1 drivers
v0x147e87ad0_0 .net *"_ivl_4", 0 0, L_0x147ea5dd0;  1 drivers
v0x147e87b90_0 .net *"_ivl_6", 0 0, L_0x147ea5e40;  1 drivers
v0x147e87c40_0 .net *"_ivl_8", 0 0, L_0x147ea5f70;  1 drivers
v0x147e87d30_0 .net "a", 0 0, L_0x147ea62b0;  alias, 1 drivers
v0x147e87dd0_0 .net "b", 0 0, L_0x147ea6390;  alias, 1 drivers
v0x147e87e70_0 .net "ci", 0 0, L_0x1280680a0;  alias, 1 drivers
v0x147e87f10_0 .net "co", 0 0, L_0x147ea6200;  alias, 1 drivers
v0x147e88020_0 .net "sum", 0 0, L_0x147ea5ce0;  alias, 1 drivers
S_0x147e884d0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e7d9f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e886a0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e886e0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e89490_0 .net "a", 0 0, L_0x147ea6b10;  1 drivers
v0x147e89520_0 .net "b", 0 0, L_0x147ea6bb0;  1 drivers
L_0x1280680e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e895b0_0 .net "ci", 0 0, L_0x1280680e8;  1 drivers
v0x147e89680_0 .net "co", 0 0, L_0x147ea6a60;  alias, 1 drivers
v0x147e89730_0 .net "sum", 0 0, L_0x147ea6560;  alias, 1 drivers
S_0x147e88910 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e884d0;
 .timescale -9 -11;
S_0x147e88ad0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e88910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea6470 .functor XOR 1, L_0x147ea6b10, L_0x147ea6bb0, C4<0>, C4<0>;
L_0x147ea6560 .functor XOR 1, L_0x147ea6470, L_0x1280680e8, C4<0>, C4<0>;
L_0x147ea6650 .functor AND 1, L_0x147ea6b10, L_0x147ea6bb0, C4<1>, C4<1>;
L_0x147ea66c0 .functor AND 1, L_0x147ea6b10, L_0x1280680e8, C4<1>, C4<1>;
L_0x147ea67d0 .functor OR 1, L_0x147ea6650, L_0x147ea66c0, C4<0>, C4<0>;
L_0x147ea68f0 .functor AND 1, L_0x147ea6bb0, L_0x1280680e8, C4<1>, C4<1>;
L_0x147ea6a60 .functor OR 1, L_0x147ea67d0, L_0x147ea68f0, C4<0>, C4<0>;
v0x147e88760_0 .net *"_ivl_0", 0 0, L_0x147ea6470;  1 drivers
v0x147e88d80_0 .net *"_ivl_10", 0 0, L_0x147ea68f0;  1 drivers
v0x147e88e30_0 .net *"_ivl_4", 0 0, L_0x147ea6650;  1 drivers
v0x147e88ef0_0 .net *"_ivl_6", 0 0, L_0x147ea66c0;  1 drivers
v0x147e88fa0_0 .net *"_ivl_8", 0 0, L_0x147ea67d0;  1 drivers
v0x147e89090_0 .net "a", 0 0, L_0x147ea6b10;  alias, 1 drivers
v0x147e89130_0 .net "b", 0 0, L_0x147ea6bb0;  alias, 1 drivers
v0x147e891d0_0 .net "ci", 0 0, L_0x1280680e8;  alias, 1 drivers
v0x147e89270_0 .net "co", 0 0, L_0x147ea6a60;  alias, 1 drivers
v0x147e89380_0 .net "sum", 0 0, L_0x147ea6560;  alias, 1 drivers
S_0x147e89830 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e7d9f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e89a10 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e89a50 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e8a800_0 .net "a", 0 0, L_0x147ea5a90;  1 drivers
v0x147e8a890_0 .net "b", 0 0, L_0x147ea5b30;  1 drivers
v0x147e8a920_0 .net "ci", 0 0, L_0x128068130;  alias, 1 drivers
v0x147e8a9f0_0 .net "co", 0 0, L_0x147ea59a0;  alias, 1 drivers
v0x147e8aaa0_0 .net "sum", 0 0, L_0x147ea5580;  alias, 1 drivers
S_0x147e89c80 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e89830;
 .timescale -9 -11;
S_0x147e89e40 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e89c80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea5510 .functor XOR 1, L_0x147ea5a90, L_0x147ea5b30, C4<0>, C4<0>;
L_0x147ea5580 .functor XOR 1, L_0x147ea5510, L_0x128068130, C4<0>, C4<0>;
L_0x147ea55f0 .functor AND 1, L_0x147ea5a90, L_0x147ea5b30, C4<1>, C4<1>;
L_0x147ea5660 .functor AND 1, L_0x147ea5a90, L_0x128068130, C4<1>, C4<1>;
L_0x147ea57d0 .functor OR 1, L_0x147ea55f0, L_0x147ea5660, C4<0>, C4<0>;
L_0x147ea58b0 .functor AND 1, L_0x147ea5b30, L_0x128068130, C4<1>, C4<1>;
L_0x147ea59a0 .functor OR 1, L_0x147ea57d0, L_0x147ea58b0, C4<0>, C4<0>;
v0x147e89ad0_0 .net *"_ivl_0", 0 0, L_0x147ea5510;  1 drivers
v0x147e8a0f0_0 .net *"_ivl_10", 0 0, L_0x147ea58b0;  1 drivers
v0x147e8a1a0_0 .net *"_ivl_4", 0 0, L_0x147ea55f0;  1 drivers
v0x147e8a260_0 .net *"_ivl_6", 0 0, L_0x147ea5660;  1 drivers
v0x147e8a310_0 .net *"_ivl_8", 0 0, L_0x147ea57d0;  1 drivers
v0x147e8a400_0 .net "a", 0 0, L_0x147ea5a90;  alias, 1 drivers
v0x147e8a4a0_0 .net "b", 0 0, L_0x147ea5b30;  alias, 1 drivers
v0x147e8a540_0 .net "ci", 0 0, L_0x128068130;  alias, 1 drivers
v0x147e8a5e0_0 .net "co", 0 0, L_0x147ea59a0;  alias, 1 drivers
v0x147e8a6f0_0 .net "sum", 0 0, L_0x147ea5580;  alias, 1 drivers
S_0x147e8b5a0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e64710;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e8b760 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x147e8b7a0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x147e8fc90_0 .net "a", 1 0, L_0x147ea91b0;  1 drivers
v0x147e8fd20_0 .net "b", 1 0, L_0x147ea92d0;  1 drivers
L_0x128068208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e8fdb0_0 .net "ci", 0 0, L_0x128068208;  1 drivers
v0x147e8fe80_0 .net "co", 0 0, L_0x147ea8fd0;  alias, 1 drivers
v0x147e8ff10_0 .net "sum", 1 0, L_0x147ea8eb0;  alias, 1 drivers
L_0x147ea7a50 .part L_0x147ea91b0, 0, 1;
L_0x147ea7af0 .part L_0x147ea92d0, 0, 1;
L_0x147ea8270 .part L_0x147ea91b0, 1, 1;
L_0x147ea8350 .part L_0x147ea92d0, 1, 1;
L_0x147ea8ab0 .part L_0x147ea91b0, 1, 1;
L_0x147ea8b50 .part L_0x147ea92d0, 1, 1;
S_0x147e8b9d0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e8b5a0;
 .timescale -9 -11;
P_0x147e8bb90 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x147e8f610_0 .net *"_ivl_10", 1 0, L_0x147ea8bf0;  1 drivers
v0x147e8f6d0_0 .net *"_ivl_12", 1 0, L_0x147ea8d90;  1 drivers
v0x147e8f770_0 .net "co_high_0", 0 0, L_0x147ea81c0;  1 drivers
v0x147e8f840_0 .net "co_high_1", 0 0, L_0x147ea8a00;  1 drivers
v0x147e8f910_0 .net "co_low", 0 0, L_0x147ea7960;  1 drivers
v0x147e8fa20_0 .net "sum_high_0", 0 0, L_0x147ea7ca0;  1 drivers
v0x147e8faf0_0 .net "sum_high_1", 0 0, L_0x147ea8520;  1 drivers
v0x147e8fbc0_0 .net "sum_low", 0 0, L_0x147ea7540;  1 drivers
L_0x147ea8bf0 .concat [ 1 1 0 0], L_0x147ea7540, L_0x147ea8520;
L_0x147ea8d90 .concat [ 1 1 0 0], L_0x147ea7540, L_0x147ea7ca0;
L_0x147ea8eb0 .functor MUXZ 2, L_0x147ea8d90, L_0x147ea8bf0, L_0x147ea7960, C4<>;
L_0x147ea8fd0 .functor MUXZ 1, L_0x147ea81c0, L_0x147ea8a00, L_0x147ea7960, C4<>;
S_0x147e8bc40 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e8b9d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e8be00 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e8be40 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e8cba0_0 .net "a", 0 0, L_0x147ea8270;  1 drivers
v0x147e8cc30_0 .net "b", 0 0, L_0x147ea8350;  1 drivers
L_0x128068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e8ccc0_0 .net "ci", 0 0, L_0x128068178;  1 drivers
v0x147e8cd90_0 .net "co", 0 0, L_0x147ea81c0;  alias, 1 drivers
v0x147e8ce40_0 .net "sum", 0 0, L_0x147ea7ca0;  alias, 1 drivers
S_0x147e8c010 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e8bc40;
 .timescale -9 -11;
S_0x147e8c1e0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e8c010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea7b90 .functor XOR 1, L_0x147ea8270, L_0x147ea8350, C4<0>, C4<0>;
L_0x147ea7ca0 .functor XOR 1, L_0x147ea7b90, L_0x128068178, C4<0>, C4<0>;
L_0x147ea7d90 .functor AND 1, L_0x147ea8270, L_0x147ea8350, C4<1>, C4<1>;
L_0x147ea7e00 .functor AND 1, L_0x147ea8270, L_0x128068178, C4<1>, C4<1>;
L_0x147ea7f30 .functor OR 1, L_0x147ea7d90, L_0x147ea7e00, C4<0>, C4<0>;
L_0x147ea8050 .functor AND 1, L_0x147ea8350, L_0x128068178, C4<1>, C4<1>;
L_0x147ea81c0 .functor OR 1, L_0x147ea7f30, L_0x147ea8050, C4<0>, C4<0>;
v0x147e8b820_0 .net *"_ivl_0", 0 0, L_0x147ea7b90;  1 drivers
v0x147e8c490_0 .net *"_ivl_10", 0 0, L_0x147ea8050;  1 drivers
v0x147e8c540_0 .net *"_ivl_4", 0 0, L_0x147ea7d90;  1 drivers
v0x147e8c600_0 .net *"_ivl_6", 0 0, L_0x147ea7e00;  1 drivers
v0x147e8c6b0_0 .net *"_ivl_8", 0 0, L_0x147ea7f30;  1 drivers
v0x147e8c7a0_0 .net "a", 0 0, L_0x147ea8270;  alias, 1 drivers
v0x147e8c840_0 .net "b", 0 0, L_0x147ea8350;  alias, 1 drivers
v0x147e8c8e0_0 .net "ci", 0 0, L_0x128068178;  alias, 1 drivers
v0x147e8c980_0 .net "co", 0 0, L_0x147ea81c0;  alias, 1 drivers
v0x147e8ca90_0 .net "sum", 0 0, L_0x147ea7ca0;  alias, 1 drivers
S_0x147e8cf40 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e8b9d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e8d110 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e8d150 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e8df00_0 .net "a", 0 0, L_0x147ea8ab0;  1 drivers
v0x147e8df90_0 .net "b", 0 0, L_0x147ea8b50;  1 drivers
L_0x1280681c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e8e020_0 .net "ci", 0 0, L_0x1280681c0;  1 drivers
v0x147e8e0f0_0 .net "co", 0 0, L_0x147ea8a00;  alias, 1 drivers
v0x147e8e1a0_0 .net "sum", 0 0, L_0x147ea8520;  alias, 1 drivers
S_0x147e8d380 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e8cf40;
 .timescale -9 -11;
S_0x147e8d540 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e8d380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea8430 .functor XOR 1, L_0x147ea8ab0, L_0x147ea8b50, C4<0>, C4<0>;
L_0x147ea8520 .functor XOR 1, L_0x147ea8430, L_0x1280681c0, C4<0>, C4<0>;
L_0x147ea8610 .functor AND 1, L_0x147ea8ab0, L_0x147ea8b50, C4<1>, C4<1>;
L_0x147ea8680 .functor AND 1, L_0x147ea8ab0, L_0x1280681c0, C4<1>, C4<1>;
L_0x147ea8770 .functor OR 1, L_0x147ea8610, L_0x147ea8680, C4<0>, C4<0>;
L_0x147ea8890 .functor AND 1, L_0x147ea8b50, L_0x1280681c0, C4<1>, C4<1>;
L_0x147ea8a00 .functor OR 1, L_0x147ea8770, L_0x147ea8890, C4<0>, C4<0>;
v0x147e8d1d0_0 .net *"_ivl_0", 0 0, L_0x147ea8430;  1 drivers
v0x147e8d7f0_0 .net *"_ivl_10", 0 0, L_0x147ea8890;  1 drivers
v0x147e8d8a0_0 .net *"_ivl_4", 0 0, L_0x147ea8610;  1 drivers
v0x147e8d960_0 .net *"_ivl_6", 0 0, L_0x147ea8680;  1 drivers
v0x147e8da10_0 .net *"_ivl_8", 0 0, L_0x147ea8770;  1 drivers
v0x147e8db00_0 .net "a", 0 0, L_0x147ea8ab0;  alias, 1 drivers
v0x147e8dba0_0 .net "b", 0 0, L_0x147ea8b50;  alias, 1 drivers
v0x147e8dc40_0 .net "ci", 0 0, L_0x1280681c0;  alias, 1 drivers
v0x147e8dce0_0 .net "co", 0 0, L_0x147ea8a00;  alias, 1 drivers
v0x147e8ddf0_0 .net "sum", 0 0, L_0x147ea8520;  alias, 1 drivers
S_0x147e8e2a0 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e8b9d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e8e480 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e8e4c0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e8f270_0 .net "a", 0 0, L_0x147ea7a50;  1 drivers
v0x147e8f300_0 .net "b", 0 0, L_0x147ea7af0;  1 drivers
v0x147e8f390_0 .net "ci", 0 0, L_0x128068208;  alias, 1 drivers
v0x147e8f460_0 .net "co", 0 0, L_0x147ea7960;  alias, 1 drivers
v0x147e8f510_0 .net "sum", 0 0, L_0x147ea7540;  alias, 1 drivers
S_0x147e8e6f0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e8e2a0;
 .timescale -9 -11;
S_0x147e8e8b0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e8e6f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea74d0 .functor XOR 1, L_0x147ea7a50, L_0x147ea7af0, C4<0>, C4<0>;
L_0x147ea7540 .functor XOR 1, L_0x147ea74d0, L_0x128068208, C4<0>, C4<0>;
L_0x147ea75b0 .functor AND 1, L_0x147ea7a50, L_0x147ea7af0, C4<1>, C4<1>;
L_0x147ea7620 .functor AND 1, L_0x147ea7a50, L_0x128068208, C4<1>, C4<1>;
L_0x147ea7790 .functor OR 1, L_0x147ea75b0, L_0x147ea7620, C4<0>, C4<0>;
L_0x147ea7870 .functor AND 1, L_0x147ea7af0, L_0x128068208, C4<1>, C4<1>;
L_0x147ea7960 .functor OR 1, L_0x147ea7790, L_0x147ea7870, C4<0>, C4<0>;
v0x147e8e540_0 .net *"_ivl_0", 0 0, L_0x147ea74d0;  1 drivers
v0x147e8eb60_0 .net *"_ivl_10", 0 0, L_0x147ea7870;  1 drivers
v0x147e8ec10_0 .net *"_ivl_4", 0 0, L_0x147ea75b0;  1 drivers
v0x147e8ecd0_0 .net *"_ivl_6", 0 0, L_0x147ea7620;  1 drivers
v0x147e8ed80_0 .net *"_ivl_8", 0 0, L_0x147ea7790;  1 drivers
v0x147e8ee70_0 .net "a", 0 0, L_0x147ea7a50;  alias, 1 drivers
v0x147e8ef10_0 .net "b", 0 0, L_0x147ea7af0;  alias, 1 drivers
v0x147e8efb0_0 .net "ci", 0 0, L_0x128068208;  alias, 1 drivers
v0x147e8f050_0 .net "co", 0 0, L_0x147ea7960;  alias, 1 drivers
v0x147e8f160_0 .net "sum", 0 0, L_0x147ea7540;  alias, 1 drivers
S_0x147e90010 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e64710;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e901d0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000001>;
P_0x147e90210 .param/l "N" 0 5 24, +C4<00000000000000000000000000000010>;
v0x147e946c0_0 .net "a", 1 0, L_0x147ea52d0;  1 drivers
v0x147e94750_0 .net "b", 1 0, L_0x147ea53f0;  1 drivers
v0x147e947e0_0 .net "ci", 0 0, L_0x147ea9d10;  alias, 1 drivers
v0x147e948b0_0 .net "co", 0 0, L_0x147ea50f0;  alias, 1 drivers
v0x147e94940_0 .net "sum", 1 0, L_0x147ea4fd0;  alias, 1 drivers
L_0x147ea3b70 .part L_0x147ea52d0, 0, 1;
L_0x147ea3c10 .part L_0x147ea53f0, 0, 1;
L_0x147ea4390 .part L_0x147ea52d0, 1, 1;
L_0x147ea4470 .part L_0x147ea53f0, 1, 1;
L_0x147ea4bd0 .part L_0x147ea52d0, 1, 1;
L_0x147ea4c70 .part L_0x147ea53f0, 1, 1;
S_0x147e903a0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e90010;
 .timescale -9 -11;
P_0x147e90560 .param/l "M" 1 5 40, +C4<00000000000000000000000000000001>;
v0x147e94040_0 .net *"_ivl_10", 1 0, L_0x147ea4d10;  1 drivers
v0x147e94100_0 .net *"_ivl_12", 1 0, L_0x147ea4eb0;  1 drivers
v0x147e941a0_0 .net "co_high_0", 0 0, L_0x147ea42e0;  1 drivers
v0x147e94270_0 .net "co_high_1", 0 0, L_0x147ea4b20;  1 drivers
v0x147e94340_0 .net "co_low", 0 0, L_0x147ea3a80;  1 drivers
v0x147e94450_0 .net "sum_high_0", 0 0, L_0x147ea3dc0;  1 drivers
v0x147e94520_0 .net "sum_high_1", 0 0, L_0x147ea4640;  1 drivers
v0x147e945f0_0 .net "sum_low", 0 0, L_0x147ea3600;  1 drivers
L_0x147ea4d10 .concat [ 1 1 0 0], L_0x147ea3600, L_0x147ea4640;
L_0x147ea4eb0 .concat [ 1 1 0 0], L_0x147ea3600, L_0x147ea3dc0;
L_0x147ea4fd0 .functor MUXZ 2, L_0x147ea4eb0, L_0x147ea4d10, L_0x147ea3a80, C4<>;
L_0x147ea50f0 .functor MUXZ 1, L_0x147ea42e0, L_0x147ea4b20, L_0x147ea3a80, C4<>;
S_0x147e90680 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e903a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e905e0 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e90620 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e915f0_0 .net "a", 0 0, L_0x147ea4390;  1 drivers
v0x147e91680_0 .net "b", 0 0, L_0x147ea4470;  1 drivers
L_0x128068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e91710_0 .net "ci", 0 0, L_0x128068010;  1 drivers
v0x147e917e0_0 .net "co", 0 0, L_0x147ea42e0;  alias, 1 drivers
v0x147e91890_0 .net "sum", 0 0, L_0x147ea3dc0;  alias, 1 drivers
S_0x147e90a60 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e90680;
 .timescale -9 -11;
S_0x147e90c30 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e90a60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea3cb0 .functor XOR 1, L_0x147ea4390, L_0x147ea4470, C4<0>, C4<0>;
L_0x147ea3dc0 .functor XOR 1, L_0x147ea3cb0, L_0x128068010, C4<0>, C4<0>;
L_0x147ea3eb0 .functor AND 1, L_0x147ea4390, L_0x147ea4470, C4<1>, C4<1>;
L_0x147ea3f20 .functor AND 1, L_0x147ea4390, L_0x128068010, C4<1>, C4<1>;
L_0x147ea4050 .functor OR 1, L_0x147ea3eb0, L_0x147ea3f20, C4<0>, C4<0>;
L_0x147ea4170 .functor AND 1, L_0x147ea4470, L_0x128068010, C4<1>, C4<1>;
L_0x147ea42e0 .functor OR 1, L_0x147ea4050, L_0x147ea4170, C4<0>, C4<0>;
v0x147e90880_0 .net *"_ivl_0", 0 0, L_0x147ea3cb0;  1 drivers
v0x147e90ee0_0 .net *"_ivl_10", 0 0, L_0x147ea4170;  1 drivers
v0x147e90f90_0 .net *"_ivl_4", 0 0, L_0x147ea3eb0;  1 drivers
v0x147e91050_0 .net *"_ivl_6", 0 0, L_0x147ea3f20;  1 drivers
v0x147e91100_0 .net *"_ivl_8", 0 0, L_0x147ea4050;  1 drivers
v0x147e911f0_0 .net "a", 0 0, L_0x147ea4390;  alias, 1 drivers
v0x147e91290_0 .net "b", 0 0, L_0x147ea4470;  alias, 1 drivers
v0x147e91330_0 .net "ci", 0 0, L_0x128068010;  alias, 1 drivers
v0x147e913d0_0 .net "co", 0 0, L_0x147ea42e0;  alias, 1 drivers
v0x147e914e0_0 .net "sum", 0 0, L_0x147ea3dc0;  alias, 1 drivers
S_0x147e91990 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e903a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e91b60 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e91ba0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e92950_0 .net "a", 0 0, L_0x147ea4bd0;  1 drivers
v0x147e929e0_0 .net "b", 0 0, L_0x147ea4c70;  1 drivers
L_0x128068058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e92a70_0 .net "ci", 0 0, L_0x128068058;  1 drivers
v0x147e92b40_0 .net "co", 0 0, L_0x147ea4b20;  alias, 1 drivers
v0x147e92bf0_0 .net "sum", 0 0, L_0x147ea4640;  alias, 1 drivers
S_0x147e91dd0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e91990;
 .timescale -9 -11;
S_0x147e91f90 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e91dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea4550 .functor XOR 1, L_0x147ea4bd0, L_0x147ea4c70, C4<0>, C4<0>;
L_0x147ea4640 .functor XOR 1, L_0x147ea4550, L_0x128068058, C4<0>, C4<0>;
L_0x147ea4730 .functor AND 1, L_0x147ea4bd0, L_0x147ea4c70, C4<1>, C4<1>;
L_0x147ea47a0 .functor AND 1, L_0x147ea4bd0, L_0x128068058, C4<1>, C4<1>;
L_0x147ea4890 .functor OR 1, L_0x147ea4730, L_0x147ea47a0, C4<0>, C4<0>;
L_0x147ea49b0 .functor AND 1, L_0x147ea4c70, L_0x128068058, C4<1>, C4<1>;
L_0x147ea4b20 .functor OR 1, L_0x147ea4890, L_0x147ea49b0, C4<0>, C4<0>;
v0x147e91c20_0 .net *"_ivl_0", 0 0, L_0x147ea4550;  1 drivers
v0x147e92240_0 .net *"_ivl_10", 0 0, L_0x147ea49b0;  1 drivers
v0x147e922f0_0 .net *"_ivl_4", 0 0, L_0x147ea4730;  1 drivers
v0x147e923b0_0 .net *"_ivl_6", 0 0, L_0x147ea47a0;  1 drivers
v0x147e92460_0 .net *"_ivl_8", 0 0, L_0x147ea4890;  1 drivers
v0x147e92550_0 .net "a", 0 0, L_0x147ea4bd0;  alias, 1 drivers
v0x147e925f0_0 .net "b", 0 0, L_0x147ea4c70;  alias, 1 drivers
v0x147e92690_0 .net "ci", 0 0, L_0x128068058;  alias, 1 drivers
v0x147e92730_0 .net "co", 0 0, L_0x147ea4b20;  alias, 1 drivers
v0x147e92840_0 .net "sum", 0 0, L_0x147ea4640;  alias, 1 drivers
S_0x147e92cf0 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e903a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e92ed0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000000>;
P_0x147e92f10 .param/l "N" 0 5 24, +C4<00000000000000000000000000000001>;
v0x147e93ca0_0 .net "a", 0 0, L_0x147ea3b70;  1 drivers
v0x147e93d30_0 .net "b", 0 0, L_0x147ea3c10;  1 drivers
v0x147e93dc0_0 .net "ci", 0 0, L_0x147ea9d10;  alias, 1 drivers
v0x147e93e90_0 .net "co", 0 0, L_0x147ea3a80;  alias, 1 drivers
v0x147e93f40_0 .net "sum", 0 0, L_0x147ea3600;  alias, 1 drivers
S_0x147e930a0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e92cf0;
 .timescale -9 -11;
S_0x147e93260 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e930a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea3510 .functor XOR 1, L_0x147ea3b70, L_0x147ea3c10, C4<0>, C4<0>;
L_0x147ea3600 .functor XOR 1, L_0x147ea3510, L_0x147ea9d10, C4<0>, C4<0>;
L_0x147ea36b0 .functor AND 1, L_0x147ea3b70, L_0x147ea3c10, C4<1>, C4<1>;
L_0x147ea3740 .functor AND 1, L_0x147ea3b70, L_0x147ea9d10, C4<1>, C4<1>;
L_0x147ea3870 .functor OR 1, L_0x147ea36b0, L_0x147ea3740, C4<0>, C4<0>;
L_0x147ea3990 .functor AND 1, L_0x147ea3c10, L_0x147ea9d10, C4<1>, C4<1>;
L_0x147ea3a80 .functor OR 1, L_0x147ea3870, L_0x147ea3990, C4<0>, C4<0>;
v0x147e934d0_0 .net *"_ivl_0", 0 0, L_0x147ea3510;  1 drivers
v0x147e93590_0 .net *"_ivl_10", 0 0, L_0x147ea3990;  1 drivers
v0x147e93640_0 .net *"_ivl_4", 0 0, L_0x147ea36b0;  1 drivers
v0x147e93700_0 .net *"_ivl_6", 0 0, L_0x147ea3740;  1 drivers
v0x147e937b0_0 .net *"_ivl_8", 0 0, L_0x147ea3870;  1 drivers
v0x147e938a0_0 .net "a", 0 0, L_0x147ea3b70;  alias, 1 drivers
v0x147e93940_0 .net "b", 0 0, L_0x147ea3c10;  alias, 1 drivers
v0x147e939e0_0 .net "ci", 0 0, L_0x147ea9d10;  alias, 1 drivers
v0x147e93a80_0 .net "co", 0 0, L_0x147ea3a80;  alias, 1 drivers
v0x147e93b90_0 .net "sum", 0 0, L_0x147ea3600;  alias, 1 drivers
S_0x147e95c50 .scope module, "tens_inc" "Lim_Inc" 3 59, 4 22 0, S_0x147e79ef0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 1 "ci";
    .port_info 2 /OUTPUT 3 "sum";
    .port_info 3 /OUTPUT 1 "co";
P_0x147e95e20 .param/l "L" 0 4 24, +C4<00000000000000000000000000000101>;
P_0x147e95e60 .param/l "N" 1 4 25, +C4<00000000000000000000000000000011>;
L_0x147eaebc0 .functor OR 1, L_0x147eaeae0, L_0x147eae920, C4<0>, C4<0>;
L_0x147eaee30 .functor BUFZ 1, L_0x147eaebc0, C4<0>, C4<0>, C4<0>;
L_0x1280685f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x147ea1810_0 .net/2u *"_ivl_12", 2 0, L_0x1280685f8;  1 drivers
v0x147ea18b0_0 .net *"_ivl_2", 31 0, L_0x147eaea40;  1 drivers
L_0x128068568 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147ea1950_0 .net *"_ivl_5", 28 0, L_0x128068568;  1 drivers
L_0x1280685b0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x147ea19f0_0 .net/2u *"_ivl_6", 31 0, L_0x1280685b0;  1 drivers
v0x147ea1aa0_0 .net *"_ivl_8", 0 0, L_0x147eaeae0;  1 drivers
v0x147ea1b80_0 .net "a", 2 0, v0x147ea2ae0_0;  1 drivers
v0x147ea1c20_0 .net "ci", 0 0, L_0x147eaef90;  1 drivers
v0x147ea1cb0_0 .net "co", 0 0, L_0x147eaee30;  alias, 1 drivers
v0x147ea1d40_0 .net "co_temp", 0 0, L_0x147eae920;  1 drivers
v0x147ea1e70_0 .net "exceeds_limit", 0 0, L_0x147eaebc0;  1 drivers
v0x147ea1f00_0 .net "sum", 2 0, L_0x147eaec70;  alias, 1 drivers
v0x147ea1f90_0 .net "sum_temp", 2 0, L_0x147eae800;  1 drivers
L_0x147eaea40 .concat [ 3 29 0 0], L_0x147eae800, L_0x128068568;
L_0x147eaeae0 .cmp/gt 32, L_0x147eaea40, L_0x1280685b0;
L_0x147eaec70 .functor MUXZ 3, L_0x147eae800, L_0x1280685f8, L_0x147eaebc0, C4<>;
S_0x147e96040 .scope module, "csa_inst" "CSA" 4 36, 5 22 0, S_0x147e95c50;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 3 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e95ee0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000001>;
P_0x147e95f20 .param/l "N" 0 5 24, +C4<00000000000000000000000000000011>;
v0x147ea1410_0 .net "a", 2 0, v0x147ea2ae0_0;  alias, 1 drivers
L_0x128068520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x147ea14b0_0 .net "b", 2 0, L_0x128068520;  1 drivers
v0x147ea1550_0 .net "ci", 0 0, L_0x147eaef90;  alias, 1 drivers
v0x147ea1640_0 .net "co", 0 0, L_0x147eae920;  alias, 1 drivers
v0x147ea16d0_0 .net "sum", 2 0, L_0x147eae800;  alias, 1 drivers
L_0x147eaa4c0 .part v0x147ea2ae0_0, 0, 1;
L_0x147eaa560 .part L_0x128068520, 0, 1;
L_0x147eac400 .part v0x147ea2ae0_0, 1, 2;
L_0x147eac5a0 .part L_0x128068520, 1, 2;
L_0x147eae400 .part v0x147ea2ae0_0, 1, 2;
L_0x147eae520 .part L_0x128068520, 1, 2;
S_0x147e96370 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e96040;
 .timescale -9 -11;
P_0x147e96540 .param/l "M" 1 5 40, +C4<00000000000000000000000000000001>;
v0x147ea0e50_0 .net *"_ivl_10", 2 0, L_0x147eae640;  1 drivers
v0x147ea0f10_0 .net *"_ivl_12", 2 0, L_0x147eae760;  1 drivers
v0x147ea0fb0_0 .net "co_high_0", 0 0, L_0x147eac220;  1 drivers
v0x147ea1060_0 .net "co_high_1", 0 0, L_0x147eae220;  1 drivers
v0x147ea1110_0 .net "co_low", 0 0, L_0x147eaa3d0;  1 drivers
v0x147ea1220_0 .net "sum_high_0", 1 0, L_0x147eac100;  1 drivers
v0x147ea12b0_0 .net "sum_high_1", 1 0, L_0x147eae100;  1 drivers
v0x147ea1340_0 .net "sum_low", 0 0, L_0x147ea9f30;  1 drivers
L_0x147eae640 .concat [ 1 2 0 0], L_0x147ea9f30, L_0x147eae100;
L_0x147eae760 .concat [ 1 2 0 0], L_0x147ea9f30, L_0x147eac100;
L_0x147eae800 .functor MUXZ 3, L_0x147eae760, L_0x147eae640, L_0x147eaa3d0, C4<>;
L_0x147eae920 .functor MUXZ 1, L_0x147eac220, L_0x147eae220, L_0x147eaa3d0, C4<>;
S_0x147e96660 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e96370;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e965c0 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x147e96600 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x147e9ad30_0 .net "a", 1 0, L_0x147eac400;  1 drivers
v0x147e9adc0_0 .net "b", 1 0, L_0x147eac5a0;  1 drivers
L_0x128068400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e9ae50_0 .net "ci", 0 0, L_0x128068400;  1 drivers
v0x147e9af20_0 .net "co", 0 0, L_0x147eac220;  alias, 1 drivers
v0x147e9afb0_0 .net "sum", 1 0, L_0x147eac100;  alias, 1 drivers
L_0x147eaaca0 .part L_0x147eac400, 0, 1;
L_0x147eaad40 .part L_0x147eac5a0, 0, 1;
L_0x147eab4c0 .part L_0x147eac400, 1, 1;
L_0x147eab5a0 .part L_0x147eac5a0, 1, 1;
L_0x147eabd00 .part L_0x147eac400, 1, 1;
L_0x147eabda0 .part L_0x147eac5a0, 1, 1;
S_0x147e96a50 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e96660;
 .timescale -9 -11;
P_0x147e96c20 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x147e9a6b0_0 .net *"_ivl_10", 1 0, L_0x147eabe40;  1 drivers
v0x147e9a770_0 .net *"_ivl_12", 1 0, L_0x147eabfe0;  1 drivers
v0x147e9a810_0 .net "co_high_0", 0 0, L_0x147eab410;  1 drivers
v0x147e9a8e0_0 .net "co_high_1", 0 0, L_0x147eabc50;  1 drivers
v0x147e9a9b0_0 .net "co_low", 0 0, L_0x147eaabb0;  1 drivers
v0x147e9aac0_0 .net "sum_high_0", 0 0, L_0x147eaaef0;  1 drivers
v0x147e9ab90_0 .net "sum_high_1", 0 0, L_0x147eab770;  1 drivers
v0x147e9ac60_0 .net "sum_low", 0 0, L_0x147eaa6f0;  1 drivers
L_0x147eabe40 .concat [ 1 1 0 0], L_0x147eaa6f0, L_0x147eab770;
L_0x147eabfe0 .concat [ 1 1 0 0], L_0x147eaa6f0, L_0x147eaaef0;
L_0x147eac100 .functor MUXZ 2, L_0x147eabfe0, L_0x147eabe40, L_0x147eaabb0, C4<>;
L_0x147eac220 .functor MUXZ 1, L_0x147eab410, L_0x147eabc50, L_0x147eaabb0, C4<>;
S_0x147e96cd0 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e96a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e96ea0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e96ee0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e97c40_0 .net "a", 0 0, L_0x147eab4c0;  1 drivers
v0x147e97cd0_0 .net "b", 0 0, L_0x147eab5a0;  1 drivers
L_0x128068370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e97d60_0 .net "ci", 0 0, L_0x128068370;  1 drivers
v0x147e97e30_0 .net "co", 0 0, L_0x147eab410;  alias, 1 drivers
v0x147e97ee0_0 .net "sum", 0 0, L_0x147eaaef0;  alias, 1 drivers
S_0x147e970b0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e96cd0;
 .timescale -9 -11;
S_0x147e97280 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e970b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147eaade0 .functor XOR 1, L_0x147eab4c0, L_0x147eab5a0, C4<0>, C4<0>;
L_0x147eaaef0 .functor XOR 1, L_0x147eaade0, L_0x128068370, C4<0>, C4<0>;
L_0x147eaafe0 .functor AND 1, L_0x147eab4c0, L_0x147eab5a0, C4<1>, C4<1>;
L_0x147eab050 .functor AND 1, L_0x147eab4c0, L_0x128068370, C4<1>, C4<1>;
L_0x147eab180 .functor OR 1, L_0x147eaafe0, L_0x147eab050, C4<0>, C4<0>;
L_0x147eab2a0 .functor AND 1, L_0x147eab5a0, L_0x128068370, C4<1>, C4<1>;
L_0x147eab410 .functor OR 1, L_0x147eab180, L_0x147eab2a0, C4<0>, C4<0>;
v0x147e96870_0 .net *"_ivl_0", 0 0, L_0x147eaade0;  1 drivers
v0x147e97530_0 .net *"_ivl_10", 0 0, L_0x147eab2a0;  1 drivers
v0x147e975e0_0 .net *"_ivl_4", 0 0, L_0x147eaafe0;  1 drivers
v0x147e976a0_0 .net *"_ivl_6", 0 0, L_0x147eab050;  1 drivers
v0x147e97750_0 .net *"_ivl_8", 0 0, L_0x147eab180;  1 drivers
v0x147e97840_0 .net "a", 0 0, L_0x147eab4c0;  alias, 1 drivers
v0x147e978e0_0 .net "b", 0 0, L_0x147eab5a0;  alias, 1 drivers
v0x147e97980_0 .net "ci", 0 0, L_0x128068370;  alias, 1 drivers
v0x147e97a20_0 .net "co", 0 0, L_0x147eab410;  alias, 1 drivers
v0x147e97b30_0 .net "sum", 0 0, L_0x147eaaef0;  alias, 1 drivers
S_0x147e97fe0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e96a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e981b0 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e981f0 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e98fa0_0 .net "a", 0 0, L_0x147eabd00;  1 drivers
v0x147e99030_0 .net "b", 0 0, L_0x147eabda0;  1 drivers
L_0x1280683b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e990c0_0 .net "ci", 0 0, L_0x1280683b8;  1 drivers
v0x147e99190_0 .net "co", 0 0, L_0x147eabc50;  alias, 1 drivers
v0x147e99240_0 .net "sum", 0 0, L_0x147eab770;  alias, 1 drivers
S_0x147e98420 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e97fe0;
 .timescale -9 -11;
S_0x147e985e0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e98420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147eab680 .functor XOR 1, L_0x147eabd00, L_0x147eabda0, C4<0>, C4<0>;
L_0x147eab770 .functor XOR 1, L_0x147eab680, L_0x1280683b8, C4<0>, C4<0>;
L_0x147eab860 .functor AND 1, L_0x147eabd00, L_0x147eabda0, C4<1>, C4<1>;
L_0x147eab8d0 .functor AND 1, L_0x147eabd00, L_0x1280683b8, C4<1>, C4<1>;
L_0x147eab9c0 .functor OR 1, L_0x147eab860, L_0x147eab8d0, C4<0>, C4<0>;
L_0x147eabae0 .functor AND 1, L_0x147eabda0, L_0x1280683b8, C4<1>, C4<1>;
L_0x147eabc50 .functor OR 1, L_0x147eab9c0, L_0x147eabae0, C4<0>, C4<0>;
v0x147e98270_0 .net *"_ivl_0", 0 0, L_0x147eab680;  1 drivers
v0x147e98890_0 .net *"_ivl_10", 0 0, L_0x147eabae0;  1 drivers
v0x147e98940_0 .net *"_ivl_4", 0 0, L_0x147eab860;  1 drivers
v0x147e98a00_0 .net *"_ivl_6", 0 0, L_0x147eab8d0;  1 drivers
v0x147e98ab0_0 .net *"_ivl_8", 0 0, L_0x147eab9c0;  1 drivers
v0x147e98ba0_0 .net "a", 0 0, L_0x147eabd00;  alias, 1 drivers
v0x147e98c40_0 .net "b", 0 0, L_0x147eabda0;  alias, 1 drivers
v0x147e98ce0_0 .net "ci", 0 0, L_0x1280683b8;  alias, 1 drivers
v0x147e98d80_0 .net "co", 0 0, L_0x147eabc50;  alias, 1 drivers
v0x147e98e90_0 .net "sum", 0 0, L_0x147eab770;  alias, 1 drivers
S_0x147e99340 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e96a50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e99520 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e99560 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e9a310_0 .net "a", 0 0, L_0x147eaaca0;  1 drivers
v0x147e9a3a0_0 .net "b", 0 0, L_0x147eaad40;  1 drivers
v0x147e9a430_0 .net "ci", 0 0, L_0x128068400;  alias, 1 drivers
v0x147e9a500_0 .net "co", 0 0, L_0x147eaabb0;  alias, 1 drivers
v0x147e9a5b0_0 .net "sum", 0 0, L_0x147eaa6f0;  alias, 1 drivers
S_0x147e99790 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e99340;
 .timescale -9 -11;
S_0x147e99950 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e99790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147eaa600 .functor XOR 1, L_0x147eaaca0, L_0x147eaad40, C4<0>, C4<0>;
L_0x147eaa6f0 .functor XOR 1, L_0x147eaa600, L_0x128068400, C4<0>, C4<0>;
L_0x147eaa7a0 .functor AND 1, L_0x147eaaca0, L_0x147eaad40, C4<1>, C4<1>;
L_0x147eaa830 .functor AND 1, L_0x147eaaca0, L_0x128068400, C4<1>, C4<1>;
L_0x147eaa9e0 .functor OR 1, L_0x147eaa7a0, L_0x147eaa830, C4<0>, C4<0>;
L_0x147eaaac0 .functor AND 1, L_0x147eaad40, L_0x128068400, C4<1>, C4<1>;
L_0x147eaabb0 .functor OR 1, L_0x147eaa9e0, L_0x147eaaac0, C4<0>, C4<0>;
v0x147e995e0_0 .net *"_ivl_0", 0 0, L_0x147eaa600;  1 drivers
v0x147e99c00_0 .net *"_ivl_10", 0 0, L_0x147eaaac0;  1 drivers
v0x147e99cb0_0 .net *"_ivl_4", 0 0, L_0x147eaa7a0;  1 drivers
v0x147e99d70_0 .net *"_ivl_6", 0 0, L_0x147eaa830;  1 drivers
v0x147e99e20_0 .net *"_ivl_8", 0 0, L_0x147eaa9e0;  1 drivers
v0x147e99f10_0 .net "a", 0 0, L_0x147eaaca0;  alias, 1 drivers
v0x147e99fb0_0 .net "b", 0 0, L_0x147eaad40;  alias, 1 drivers
v0x147e9a050_0 .net "ci", 0 0, L_0x128068400;  alias, 1 drivers
v0x147e9a0f0_0 .net "co", 0 0, L_0x147eaabb0;  alias, 1 drivers
v0x147e9a200_0 .net "sum", 0 0, L_0x147eaa6f0;  alias, 1 drivers
S_0x147e9b0b0 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e96370;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e9b270 .param/l "K" 0 5 25, +C4<000000000000000000000000000000001>;
P_0x147e9b2b0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000010>;
v0x147e9f7a0_0 .net "a", 1 0, L_0x147eae400;  1 drivers
v0x147e9f830_0 .net "b", 1 0, L_0x147eae520;  1 drivers
L_0x1280684d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e9f8c0_0 .net "ci", 0 0, L_0x1280684d8;  1 drivers
v0x147e9f990_0 .net "co", 0 0, L_0x147eae220;  alias, 1 drivers
v0x147e9fa20_0 .net "sum", 1 0, L_0x147eae100;  alias, 1 drivers
L_0x147eacc00 .part L_0x147eae400, 0, 1;
L_0x147eacca0 .part L_0x147eae520, 0, 1;
L_0x147ead440 .part L_0x147eae400, 1, 1;
L_0x147ead520 .part L_0x147eae520, 1, 1;
L_0x147eadc80 .part L_0x147eae400, 1, 1;
L_0x147eadd20 .part L_0x147eae520, 1, 1;
S_0x147e9b4e0 .scope generate, "recursive_case" "recursive_case" 5 36, 5 36 0, S_0x147e9b0b0;
 .timescale -9 -11;
P_0x147e9b6a0 .param/l "M" 1 5 40, +C4<000000000000000000000000000000001>;
v0x147e9f120_0 .net *"_ivl_10", 1 0, L_0x147eadec0;  1 drivers
v0x147e9f1e0_0 .net *"_ivl_12", 1 0, L_0x147eadfe0;  1 drivers
v0x147e9f280_0 .net "co_high_0", 0 0, L_0x147ead390;  1 drivers
v0x147e9f350_0 .net "co_high_1", 0 0, L_0x147eadbd0;  1 drivers
v0x147e9f420_0 .net "co_low", 0 0, L_0x147eacb50;  1 drivers
v0x147e9f530_0 .net "sum_high_0", 0 0, L_0x147eace70;  1 drivers
v0x147e9f600_0 .net "sum_high_1", 0 0, L_0x147ead6f0;  1 drivers
v0x147e9f6d0_0 .net "sum_low", 0 0, L_0x147eac730;  1 drivers
L_0x147eadec0 .concat [ 1 1 0 0], L_0x147eac730, L_0x147ead6f0;
L_0x147eadfe0 .concat [ 1 1 0 0], L_0x147eac730, L_0x147eace70;
L_0x147eae100 .functor MUXZ 2, L_0x147eadfe0, L_0x147eadec0, L_0x147eacb50, C4<>;
L_0x147eae220 .functor MUXZ 1, L_0x147ead390, L_0x147eadbd0, L_0x147eacb50, C4<>;
S_0x147e9b750 .scope module, "csa_high_0" "CSA" 5 56, 5 22 0, S_0x147e9b4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e9b910 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e9b950 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e9c6b0_0 .net "a", 0 0, L_0x147ead440;  1 drivers
v0x147e9c740_0 .net "b", 0 0, L_0x147ead520;  1 drivers
L_0x128068448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e9c7d0_0 .net "ci", 0 0, L_0x128068448;  1 drivers
v0x147e9c8a0_0 .net "co", 0 0, L_0x147ead390;  alias, 1 drivers
v0x147e9c950_0 .net "sum", 0 0, L_0x147eace70;  alias, 1 drivers
S_0x147e9bb20 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e9b750;
 .timescale -9 -11;
S_0x147e9bcf0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e9bb20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147eacd40 .functor XOR 1, L_0x147ead440, L_0x147ead520, C4<0>, C4<0>;
L_0x147eace70 .functor XOR 1, L_0x147eacd40, L_0x128068448, C4<0>, C4<0>;
L_0x147eacf60 .functor AND 1, L_0x147ead440, L_0x147ead520, C4<1>, C4<1>;
L_0x147eacfd0 .functor AND 1, L_0x147ead440, L_0x128068448, C4<1>, C4<1>;
L_0x147ead100 .functor OR 1, L_0x147eacf60, L_0x147eacfd0, C4<0>, C4<0>;
L_0x147ead220 .functor AND 1, L_0x147ead520, L_0x128068448, C4<1>, C4<1>;
L_0x147ead390 .functor OR 1, L_0x147ead100, L_0x147ead220, C4<0>, C4<0>;
v0x147e9b330_0 .net *"_ivl_0", 0 0, L_0x147eacd40;  1 drivers
v0x147e9bfa0_0 .net *"_ivl_10", 0 0, L_0x147ead220;  1 drivers
v0x147e9c050_0 .net *"_ivl_4", 0 0, L_0x147eacf60;  1 drivers
v0x147e9c110_0 .net *"_ivl_6", 0 0, L_0x147eacfd0;  1 drivers
v0x147e9c1c0_0 .net *"_ivl_8", 0 0, L_0x147ead100;  1 drivers
v0x147e9c2b0_0 .net "a", 0 0, L_0x147ead440;  alias, 1 drivers
v0x147e9c350_0 .net "b", 0 0, L_0x147ead520;  alias, 1 drivers
v0x147e9c3f0_0 .net "ci", 0 0, L_0x128068448;  alias, 1 drivers
v0x147e9c490_0 .net "co", 0 0, L_0x147ead390;  alias, 1 drivers
v0x147e9c5a0_0 .net "sum", 0 0, L_0x147eace70;  alias, 1 drivers
S_0x147e9ca50 .scope module, "csa_high_1" "CSA" 5 67, 5 22 0, S_0x147e9b4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e9cc20 .param/l "K" 0 5 25, +C4<0000000000000000000000000000000000>;
P_0x147e9cc60 .param/l "N" 0 5 24, +C4<0000000000000000000000000000000001>;
v0x147e9da10_0 .net "a", 0 0, L_0x147eadc80;  1 drivers
v0x147e9daa0_0 .net "b", 0 0, L_0x147eadd20;  1 drivers
L_0x128068490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x147e9db30_0 .net "ci", 0 0, L_0x128068490;  1 drivers
v0x147e9dc00_0 .net "co", 0 0, L_0x147eadbd0;  alias, 1 drivers
v0x147e9dcb0_0 .net "sum", 0 0, L_0x147ead6f0;  alias, 1 drivers
S_0x147e9ce90 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e9ca50;
 .timescale -9 -11;
S_0x147e9d050 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e9ce90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ead600 .functor XOR 1, L_0x147eadc80, L_0x147eadd20, C4<0>, C4<0>;
L_0x147ead6f0 .functor XOR 1, L_0x147ead600, L_0x128068490, C4<0>, C4<0>;
L_0x147ead7e0 .functor AND 1, L_0x147eadc80, L_0x147eadd20, C4<1>, C4<1>;
L_0x147ead850 .functor AND 1, L_0x147eadc80, L_0x128068490, C4<1>, C4<1>;
L_0x147ead940 .functor OR 1, L_0x147ead7e0, L_0x147ead850, C4<0>, C4<0>;
L_0x147eada60 .functor AND 1, L_0x147eadd20, L_0x128068490, C4<1>, C4<1>;
L_0x147eadbd0 .functor OR 1, L_0x147ead940, L_0x147eada60, C4<0>, C4<0>;
v0x147e9cce0_0 .net *"_ivl_0", 0 0, L_0x147ead600;  1 drivers
v0x147e9d300_0 .net *"_ivl_10", 0 0, L_0x147eada60;  1 drivers
v0x147e9d3b0_0 .net *"_ivl_4", 0 0, L_0x147ead7e0;  1 drivers
v0x147e9d470_0 .net *"_ivl_6", 0 0, L_0x147ead850;  1 drivers
v0x147e9d520_0 .net *"_ivl_8", 0 0, L_0x147ead940;  1 drivers
v0x147e9d610_0 .net "a", 0 0, L_0x147eadc80;  alias, 1 drivers
v0x147e9d6b0_0 .net "b", 0 0, L_0x147eadd20;  alias, 1 drivers
v0x147e9d750_0 .net "ci", 0 0, L_0x128068490;  alias, 1 drivers
v0x147e9d7f0_0 .net "co", 0 0, L_0x147eadbd0;  alias, 1 drivers
v0x147e9d900_0 .net "sum", 0 0, L_0x147ead6f0;  alias, 1 drivers
S_0x147e9ddb0 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e9b4e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e9df90 .param/l "K" 0 5 25, +C4<000000000000000000000000000000000>;
P_0x147e9dfd0 .param/l "N" 0 5 24, +C4<000000000000000000000000000000001>;
v0x147e9ed80_0 .net "a", 0 0, L_0x147eacc00;  1 drivers
v0x147e9ee10_0 .net "b", 0 0, L_0x147eacca0;  1 drivers
v0x147e9eea0_0 .net "ci", 0 0, L_0x1280684d8;  alias, 1 drivers
v0x147e9ef70_0 .net "co", 0 0, L_0x147eacb50;  alias, 1 drivers
v0x147e9f020_0 .net "sum", 0 0, L_0x147eac730;  alias, 1 drivers
S_0x147e9e200 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e9ddb0;
 .timescale -9 -11;
S_0x147e9e3c0 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e9e200;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147eac6c0 .functor XOR 1, L_0x147eacc00, L_0x147eacca0, C4<0>, C4<0>;
L_0x147eac730 .functor XOR 1, L_0x147eac6c0, L_0x1280684d8, C4<0>, C4<0>;
L_0x147eac7a0 .functor AND 1, L_0x147eacc00, L_0x147eacca0, C4<1>, C4<1>;
L_0x147eac810 .functor AND 1, L_0x147eacc00, L_0x1280684d8, C4<1>, C4<1>;
L_0x147eac980 .functor OR 1, L_0x147eac7a0, L_0x147eac810, C4<0>, C4<0>;
L_0x147eaca60 .functor AND 1, L_0x147eacca0, L_0x1280684d8, C4<1>, C4<1>;
L_0x147eacb50 .functor OR 1, L_0x147eac980, L_0x147eaca60, C4<0>, C4<0>;
v0x147e9e050_0 .net *"_ivl_0", 0 0, L_0x147eac6c0;  1 drivers
v0x147e9e670_0 .net *"_ivl_10", 0 0, L_0x147eaca60;  1 drivers
v0x147e9e720_0 .net *"_ivl_4", 0 0, L_0x147eac7a0;  1 drivers
v0x147e9e7e0_0 .net *"_ivl_6", 0 0, L_0x147eac810;  1 drivers
v0x147e9e890_0 .net *"_ivl_8", 0 0, L_0x147eac980;  1 drivers
v0x147e9e980_0 .net "a", 0 0, L_0x147eacc00;  alias, 1 drivers
v0x147e9ea20_0 .net "b", 0 0, L_0x147eacca0;  alias, 1 drivers
v0x147e9eac0_0 .net "ci", 0 0, L_0x1280684d8;  alias, 1 drivers
v0x147e9eb60_0 .net "co", 0 0, L_0x147eacb50;  alias, 1 drivers
v0x147e9ec70_0 .net "sum", 0 0, L_0x147eac730;  alias, 1 drivers
S_0x147e9fb20 .scope module, "csa_low" "CSA" 5 45, 5 22 0, S_0x147e96370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x147e9fce0 .param/l "K" 0 5 25, +C4<00000000000000000000000000000000>;
P_0x147e9fd20 .param/l "N" 0 5 24, +C4<00000000000000000000000000000001>;
v0x147ea0ab0_0 .net "a", 0 0, L_0x147eaa4c0;  1 drivers
v0x147ea0b40_0 .net "b", 0 0, L_0x147eaa560;  1 drivers
v0x147ea0bd0_0 .net "ci", 0 0, L_0x147eaef90;  alias, 1 drivers
v0x147ea0ca0_0 .net "co", 0 0, L_0x147eaa3d0;  alias, 1 drivers
v0x147ea0d50_0 .net "sum", 0 0, L_0x147ea9f30;  alias, 1 drivers
S_0x147e9feb0 .scope generate, "base_case" "base_case" 5 36, 5 36 0, S_0x147e9fb20;
 .timescale -9 -11;
S_0x147ea0070 .scope module, "fa_inst" "FA" 5 37, 6 20 0, S_0x147e9feb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x147ea9e80 .functor XOR 1, L_0x147eaa4c0, L_0x147eaa560, C4<0>, C4<0>;
L_0x147ea9f30 .functor XOR 1, L_0x147ea9e80, L_0x147eaef90, C4<0>, C4<0>;
L_0x147eaa060 .functor AND 1, L_0x147eaa4c0, L_0x147eaa560, C4<1>, C4<1>;
L_0x147eaa0d0 .functor AND 1, L_0x147eaa4c0, L_0x147eaef90, C4<1>, C4<1>;
L_0x147eaa1c0 .functor OR 1, L_0x147eaa060, L_0x147eaa0d0, C4<0>, C4<0>;
L_0x147eaa2e0 .functor AND 1, L_0x147eaa560, L_0x147eaef90, C4<1>, C4<1>;
L_0x147eaa3d0 .functor OR 1, L_0x147eaa1c0, L_0x147eaa2e0, C4<0>, C4<0>;
v0x147ea02e0_0 .net *"_ivl_0", 0 0, L_0x147ea9e80;  1 drivers
v0x147ea03a0_0 .net *"_ivl_10", 0 0, L_0x147eaa2e0;  1 drivers
v0x147ea0450_0 .net *"_ivl_4", 0 0, L_0x147eaa060;  1 drivers
v0x147ea0510_0 .net *"_ivl_6", 0 0, L_0x147eaa0d0;  1 drivers
v0x147ea05c0_0 .net *"_ivl_8", 0 0, L_0x147eaa1c0;  1 drivers
v0x147ea06b0_0 .net "a", 0 0, L_0x147eaa4c0;  alias, 1 drivers
v0x147ea0750_0 .net "b", 0 0, L_0x147eaa560;  alias, 1 drivers
v0x147ea07f0_0 .net "ci", 0 0, L_0x147eaef90;  alias, 1 drivers
v0x147ea0890_0 .net "co", 0 0, L_0x147eaa3d0;  alias, 1 drivers
v0x147ea09a0_0 .net "sum", 0 0, L_0x147ea9f30;  alias, 1 drivers
    .scope S_0x147e79ef0;
T_0 ;
    %wait E_0x147e783d0;
    %load/vec4 v0x147ea2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x147ea24c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x147ea28f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x147ea2ae0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x147ea2570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x147ea24c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x147ea24c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x147ea24c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x147ea24c0_0, 0;
T_0.5 ;
T_0.2 ;
    %load/vec4 v0x147ea2720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x147ea2570_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x147ea2860_0;
    %assign/vec4 v0x147ea28f0_0, 0;
    %load/vec4 v0x147ea2a50_0;
    %assign/vec4 v0x147ea2ae0_0, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x147e7d260;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147ea2e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147ea3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea2da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147ea30b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea2ec0_0, 0, 1;
    %delay 1500, 0;
    %load/vec4 v0x147ea33a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_1.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x147ea31d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_1.2;
    %jmp/0xz  T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea2e30_0, 0, 1;
    %vpi_call 2 57 "$display", "ERROR: Initial value should be 00, got %0d%0d", v0x147ea33a0_0, v0x147ea31d0_0 {0 0 0};
T_1.0 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147ea2ec0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x147ea3270_0, 0, 32;
T_1.3 ;
    %load/vec4 v0x147ea3270_0;
    %cmpi/s 120, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.4, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea3140_0, 0, 1;
    %load/vec4 v0x147ea3270_0;
    %pushi/vec4 60, 0, 32;
    %mod/s;
    %pushi/vec4 10, 0, 32;
    %div/s;
    %store/vec4 v0x147ea2fe0_0, 0, 32;
    %load/vec4 v0x147ea3270_0;
    %pushi/vec4 60, 0, 32;
    %mod/s;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v0x147ea2f50_0, 0, 32;
    %vpi_call 2 80 "$display", "Time: %0d ns, Counter: %0d%0d, Expected: %0d%0d", $time, v0x147ea33a0_0, v0x147ea31d0_0, v0x147ea2fe0_0, v0x147ea2f50_0 {0 0 0};
    %load/vec4 v0x147ea33a0_0;
    %pad/u 32;
    %load/vec4 v0x147ea2fe0_0;
    %cmp/ne;
    %jmp/1 T_1.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x147ea31d0_0;
    %pad/u 32;
    %load/vec4 v0x147ea2f50_0;
    %cmp/ne;
    %flag_or 6, 8;
T_1.7;
    %jmp/0xz  T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea2e30_0, 0, 1;
    %vpi_call 2 87 "$display", "ERROR: At time %0d ns, expected %0d%0d, got %0d%0d", $time, v0x147ea2fe0_0, v0x147ea2f50_0, v0x147ea33a0_0, v0x147ea31d0_0 {0 0 0};
T_1.5 ;
    %load/vec4 v0x147ea3270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147ea3270_0, 0, 32;
    %jmp T_1.3;
T_1.4 ;
    %delay 500, 0;
    %load/vec4 v0x147ea2e30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x147ea3140_0;
    %inv;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call 2 96 "$display", "\012Test Passed - %m" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 98 "$display", "\012Test Failed - %m" {0 0 0};
T_1.9 ;
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x147e7d260;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0x147ea2da0_0;
    %inv;
    %store/vec4 v0x147ea2da0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./test_benches/Counter_tb.v";
    "./models/Counter.v";
    "./models/Lim_Inc.v";
    "./models/CSA.v";
    "./models/FA.v";
