library ieee ;
    use ieee.std_logic_1164.all ;
    use ieee.numeric_std.all ;

entity unidade_controle is
  port(clk : in std_logic;
       data_in : in unsigned(15 downto 0);
       wr_en: in std_logic;
       rst: in std_logic;
       data_out: out unsigned(15 downto 0)
  );
end unidade_controle ; 

architecture a_unidade_controle of unidade_controle is
    component reg16bits
		port(clk : in std_logic;
         wr_en : in std_logic;
         data_in : in unsigned(15 downto 0);
         rst : in std_logic;
         data_out : out unsigned(15 downto 0)
        );
	end component;
    signal data, data_o: unsigned(15 downto 0);
    
begin
  pc: reg16bits port map(clk=>clk, wr_en=>wr_en, data=>(data_out + 1), rst=>rst, data_out=>data_out);   
end architecture ;