Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.15s.

Running simulation in directory: "/home/ykhuang/research/PvsLVS/Idac_5bit_ST_V2/".

INFO (TECH-150003): The technology database "basic" has been automatically
updated from revision 226610(DM 0) to revision 227612(DM 3) in virtual memory.
Running Artist Hierarchical Netlisting ...
** Info: PDK loadpath is "./.xkit/setup/xh018/cadence/PDK"
Loading XfPcellCore.cxt
Loading XfSktTools.cxt
Loading XfTechXh018.cxt
nil
Initializing library.
Finished Initializing Library .
    Generic PcellKit: 'production' loaded.
    Generic Pcell Skill Tools: 'production' loaded.
Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
WARNING (AUCDL-42): Terminal Ix1 appearing in CDF termOrder for 
		component   : Idac_5bit_ST_V2
		in cellview : schematic
		of library  : Stimulator_IMP
is either invalid or duplicated. CDF termOrder for this component will be ignored.
Ensure that termOrder matches actual terminals in cellview and re-netlist to reflect any change in termOrder.
Nets will be printed in default terminal order for this component.

End netlisting Apr 23 13:45:37 2021

Running simin

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Apr 23 13:45:37 2021

auCdl netlisting completed
End simulation:      Apr 23 13:45:37 2021
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.