

Implementation tool: Xilinx Vivado v.2016.3
Project:             hls_array
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Nov 26 22:33:38 CET 2016

#=== Post-Implementation Resource usage ===
SLICE:           28
LUT:             39
FF:             114
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.803
CP achieved post-implemetation:    3.941
Timing met
