INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vs/funtion/verilog/ELD_LAB/max/max.srcs/sources_1/new/max5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vs/funtion/verilog/ELD_LAB/max/max.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
