{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490753232709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490753232709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 22:07:12 2017 " "Processing started: Tue Mar 28 22:07:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490753232709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490753232709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490753232709 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490753232970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/my_components.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32_reg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32_reg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32_reg_tb-bit32_reg_tb_arch " "Found design unit 1: bit32_reg_tb-bit32_reg_tb_arch" {  } { { "bit32_reg_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233336 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32_reg_tb " "Found entity 1: bit32_reg_tb" {  } { { "bit32_reg_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32_reg-bit32_reg_arch " "Found design unit 1: bit32_reg-bit32_reg_arch" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233339 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32_reg " "Found entity 1: bit32_reg" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32-mux_32_arch " "Found design unit 1: mux_32-mux_32_arch" {  } { { "mux32.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/mux32.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233342 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux32.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/mux32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit64_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit64_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit64_reg-bit64_reg_arch " "Found design unit 1: bit64_reg-bit64_reg_arch" {  } { { "bit64_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit64_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233344 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit64_reg " "Found entity 1: bit64_reg" {  } { { "bit64_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit64_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode32_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encode32_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode32_5-Encode32_5_arch " "Found design unit 1: Encode32_5-Encode32_5_arch" {  } { { "Encode32_5.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Encode32_5.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233347 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encode32_5 " "Found entity 1: Encode32_5" {  } { { "Encode32_5.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Encode32_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233349 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR_mux-MDR_mux_arch " "Found design unit 1: MDR_mux-MDR_mux_arch" {  } { { "MDR_mux.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/MDR_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233351 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR_mux " "Found entity 1: MDR_mux" {  } { { "MDR_mux.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/MDR_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-SYN " "Found design unit 1: shift-SYN" {  } { { "Shift.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate-SYN " "Found design unit 1: rotate-SYN" {  } { { "Rotate.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233356 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "Rotate.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-SYN " "Found design unit 1: div-SYN" {  } { { "div.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/div.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233359 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth-booth_arch " "Found design unit 1: booth-booth_arch" {  } { { "booth.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/booth.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233362 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/booth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_tb-test_arch " "Found design unit 1: booth_tb-test_arch" {  } { { "booth_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/booth_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233365 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_tb " "Found entity 1: booth_tb" {  } { { "booth_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/booth_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath_arch " "Found design unit 1: datapath-datapath_arch" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233367 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-datapath_tb_arch " "Found design unit 1: datapath_tb-datapath_tb_arch" {  } { { "datapath_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233371 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-alu_tb_arch " "Found design unit 1: alu_tb-alu_tb_arch" {  } { { "alu_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233373 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-SYN " "Found design unit 1: add_sub-SYN" {  } { { "Add_Sub.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Add_Sub.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233378 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_encode-sel_encode_arch " "Found design unit 1: sel_encode-sel_encode_arch" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233381 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0x-reg0x_arch " "Found design unit 1: reg0x-reg0x_arch" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233383 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0x " "Found entity 1: reg0x" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CON_FF-CON_FF_arch " "Found design unit 1: CON_FF-CON_FF_arch" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233385 ""} { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490753233418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_mux MDR_mux:MDRMUX " "Elaborating entity \"MDR_mux\" for hierarchy \"MDR_mux:MDRMUX\"" {  } { { "datapath.vhd" "MDRMUX" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:BUSMUX " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:BUSMUX\"" {  } { { "datapath.vhd" "BUSMUX" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode32_5 Encode32_5:ENCODER " "Elaborating entity \"Encode32_5\" for hierarchy \"Encode32_5:ENCODER\"" {  } { { "datapath.vhd" "ENCODER" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:DP_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:DP_ALU\"" {  } { { "datapath.vhd" "DP_ALU" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift alu:DP_ALU\|Shift:SigSHL " "Elaborating entity \"Shift\" for hierarchy \"alu:DP_ALU\|Shift:SigSHL\"" {  } { { "alu.vhd" "SigSHL" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift.vhd" "LPM_CLSHIFT_component" { Text "F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753233584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233584 ""}  } { { "Shift.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490753233584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"alu:DP_ALU\|Shift:SigSHL\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/program files/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate alu:DP_ALU\|Rotate:SigROL " "Elaborating entity \"Rotate\" for hierarchy \"alu:DP_ALU\|Rotate:SigROL\"" {  } { { "alu.vhd" "SigROL" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotate.vhd" "LPM_CLSHIFT_component" { Text "F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Rotate.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753233648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233648 ""}  } { { "Rotate.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490753233648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"alu:DP_ALU\|Rotate:SigROL\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/program files/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub alu:DP_ALU\|Add_Sub:SigAdd " "Elaborating entity \"Add_Sub\" for hierarchy \"alu:DP_ALU\|Add_Sub:SigAdd\"" {  } { { "alu.vhd" "SigAdd" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Add_Sub.vhd" "LPM_ADD_SUB_component" { Text "F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Add_Sub.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233739 ""}  } { { "Add_Sub.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490753233739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufg " "Found entity 1: add_sub_ufg" {  } { { "db/add_sub_ufg.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_ufg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ufg alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ufg:auto_generated " "Elaborating entity \"add_sub_ufg\" for hierarchy \"alu:DP_ALU\|Add_Sub:SigAdd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ufg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/program files/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu:DP_ALU\|div:SigDiv " "Elaborating entity \"div\" for hierarchy \"alu:DP_ALU\|div:SigDiv\"" {  } { { "alu.vhd" "SigDiv" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.vhd" "LPM_DIVIDE_component" { Text "F:/Program Files/Quartus/Projects/Phase 1/div.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/div.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233867 ""}  } { { "div.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/div.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490753233867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753233947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753233947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753233949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753234057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753234057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753234059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753234590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753234590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753234593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753234650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753234650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"alu:DP_ALU\|div:SigDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753234652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth alu:DP_ALU\|booth:SigBooth " "Elaborating entity \"booth\" for hierarchy \"alu:DP_ALU\|booth:SigBooth\"" {  } { { "alu.vhd" "SigBooth" { Text "F:/Program Files/Quartus/Projects/Phase 1/alu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753234661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_encode sel_encode:SELECTOR " "Elaborating entity \"sel_encode\" for hierarchy \"sel_encode:SELECTOR\"" {  } { { "datapath.vhd" "SELECTOR" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236588 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[19\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[19\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[20\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[20\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[21\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[21\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[22\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[22\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[23\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[23\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[24\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[24\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[25\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[25\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236591 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[26\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[26\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[27\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[27\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[28\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[28\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[29\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[29\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[30\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[30\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout_sign_extended\[31\] sel_encode.vhd(101) " "Inferred latch for \"Cout_sign_extended\[31\]\" at sel_encode.vhd(101)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[0\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[0\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[1\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[1\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[2\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[2\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[3\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[3\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[4\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[4\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236592 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[5\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[5\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[6\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[6\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[7\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[7\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[8\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[8\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[9\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[9\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[10\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[10\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[11\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[11\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[12\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[12\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236593 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[13\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[13\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236594 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[14\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[14\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236594 "|datapath|sel_encode:SELECTOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecoderRes\[15\] sel_encode.vhd(31) " "Inferred latch for \"DecoderRes\[15\]\" at sel_encode.vhd(31)" {  } { { "sel_encode.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236594 "|datapath|sel_encode:SELECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CON_FF CON_FF:CONTROLLA " "Elaborating entity \"CON_FF\" for hierarchy \"CON_FF:CONTROLLA\"" {  } { { "datapath.vhd" "CONTROLLA" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236606 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONout CON_FF.vhd(27) " "Inferred latch for \"CONout\" at CON_FF.vhd(27)" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236607 "|datapath|CON_FF:CONTROLLA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecodeOut\[0\] CON_FF.vhd(22) " "Inferred latch for \"DecodeOut\[0\]\" at CON_FF.vhd(22)" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236607 "|datapath|CON_FF:CONTROLLA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecodeOut\[1\] CON_FF.vhd(22) " "Inferred latch for \"DecodeOut\[1\]\" at CON_FF.vhd(22)" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236607 "|datapath|CON_FF:CONTROLLA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecodeOut\[2\] CON_FF.vhd(22) " "Inferred latch for \"DecodeOut\[2\]\" at CON_FF.vhd(22)" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236607 "|datapath|CON_FF:CONTROLLA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DecodeOut\[3\] CON_FF.vhd(22) " "Inferred latch for \"DecodeOut\[3\]\" at CON_FF.vhd(22)" {  } { { "CON_FF.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236607 "|datapath|CON_FF:CONTROLLA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_UNIT " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_UNIT\"" {  } { { "datapath.vhd" "RAM_UNIT" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_UNIT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_UNIT\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_UNIT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_UNIT\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_UNIT\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_UNIT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236680 ""}  } { { "RAM.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490753236680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7si1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7si1 " "Found entity 1: altsyncram_7si1" {  } { { "db/altsyncram_7si1.tdf" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/db/altsyncram_7si1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490753236738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490753236738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7si1 RAM:RAM_UNIT\|altsyncram:altsyncram_component\|altsyncram_7si1:auto_generated " "Elaborating entity \"altsyncram_7si1\" for hierarchy \"RAM:RAM_UNIT\|altsyncram:altsyncram_component\|altsyncram_7si1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0x reg0x:Reg0 " "Elaborating entity \"reg0x\" for hierarchy \"reg0x:Reg0\"" {  } { { "datapath.vhd" "Reg0" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236789 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d reg0x.vhd(27) " "VHDL Process Statement warning at reg0x.vhd(27): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490753236789 "|datapath|reg0x:Reg0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_sig reg0x.vhd(17) " "VHDL Process Statement warning at reg0x.vhd(17): inferring latch(es) for signal or variable \"q_sig\", which holds its previous value in one or more paths through the process" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490753236789 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[0\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[0\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[1\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[1\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[2\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[2\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[3\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[3\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[4\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[4\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[5\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[5\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236790 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[6\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[6\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[7\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[7\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[8\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[8\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[9\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[9\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[10\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[10\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[11\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[11\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[12\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[12\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[13\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[13\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[14\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[14\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[15\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[15\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[16\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[16\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[17\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[17\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236791 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[18\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[18\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[19\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[19\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[20\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[20\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[21\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[21\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[22\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[22\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[23\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[23\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[24\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[24\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[25\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[25\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[26\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[26\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[27\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[27\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[28\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[28\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[29\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[29\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[30\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[30\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_sig\[31\] reg0x.vhd(17) " "Inferred latch for \"q_sig\[31\]\" at reg0x.vhd(17)" {  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236792 "|datapath|reg0x:Reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32_reg bit32_reg:Reg1 " "Elaborating entity \"bit32_reg\" for hierarchy \"bit32_reg:Reg1\"" {  } { { "datapath.vhd" "Reg1" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490753236801 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d bit32_reg.vhd(21) " "VHDL Process Statement warning at bit32_reg.vhd(21): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490753236801 "|datapath|bit32_reg:Reg1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q bit32_reg.vhd(16) " "VHDL Process Statement warning at bit32_reg.vhd(16): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490753236801 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bit32_reg.vhd(16) " "Inferred latch for \"q\[0\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bit32_reg.vhd(16) " "Inferred latch for \"q\[1\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bit32_reg.vhd(16) " "Inferred latch for \"q\[2\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bit32_reg.vhd(16) " "Inferred latch for \"q\[3\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bit32_reg.vhd(16) " "Inferred latch for \"q\[4\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bit32_reg.vhd(16) " "Inferred latch for \"q\[5\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bit32_reg.vhd(16) " "Inferred latch for \"q\[6\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bit32_reg.vhd(16) " "Inferred latch for \"q\[7\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236802 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bit32_reg.vhd(16) " "Inferred latch for \"q\[8\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bit32_reg.vhd(16) " "Inferred latch for \"q\[9\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bit32_reg.vhd(16) " "Inferred latch for \"q\[10\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bit32_reg.vhd(16) " "Inferred latch for \"q\[11\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bit32_reg.vhd(16) " "Inferred latch for \"q\[12\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bit32_reg.vhd(16) " "Inferred latch for \"q\[13\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bit32_reg.vhd(16) " "Inferred latch for \"q\[14\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bit32_reg.vhd(16) " "Inferred latch for \"q\[15\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bit32_reg.vhd(16) " "Inferred latch for \"q\[16\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bit32_reg.vhd(16) " "Inferred latch for \"q\[17\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bit32_reg.vhd(16) " "Inferred latch for \"q\[18\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bit32_reg.vhd(16) " "Inferred latch for \"q\[19\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bit32_reg.vhd(16) " "Inferred latch for \"q\[20\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bit32_reg.vhd(16) " "Inferred latch for \"q\[21\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bit32_reg.vhd(16) " "Inferred latch for \"q\[22\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236803 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bit32_reg.vhd(16) " "Inferred latch for \"q\[23\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bit32_reg.vhd(16) " "Inferred latch for \"q\[24\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bit32_reg.vhd(16) " "Inferred latch for \"q\[25\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bit32_reg.vhd(16) " "Inferred latch for \"q\[26\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bit32_reg.vhd(16) " "Inferred latch for \"q\[27\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bit32_reg.vhd(16) " "Inferred latch for \"q\[28\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bit32_reg.vhd(16) " "Inferred latch for \"q\[29\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bit32_reg.vhd(16) " "Inferred latch for \"q\[30\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bit32_reg.vhd(16) " "Inferred latch for \"q\[31\]\" at bit32_reg.vhd(16)" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490753236804 "|datapath|bit32_reg:Reg1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[0\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[0\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[1\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[1\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[2\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[2\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[3\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[3\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[4\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[4\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[5\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[5\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[6\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[6\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[7\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[7\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[8\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[8\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[9\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[9\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[10\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[10\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[11\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[11\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[12\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[12\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[13\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[13\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[14\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[14\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[15\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[15\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[16\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[16\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[17\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[17\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[18\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[18\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[19\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[19\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[20\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[20\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[21\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[21\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[22\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[22\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[23\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[23\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[24\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[24\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[25\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[25\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[26\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[26\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[27\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[27\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[28\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[28\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[29\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[29\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[30\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[30\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DP_BusMuxOut\[31\] " "Inserted always-enabled tri-state buffer between \"DP_BusMuxOut\[31\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1490753245735 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1490753245735 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[0\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[1\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[2\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[3\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[4\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[5\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[6\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[7\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[8\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[9\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[10\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[11\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[12\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[13\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[14\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[15\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[16\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[17\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[18\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[19\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[20\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[21\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[22\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[23\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[24\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[25\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[26\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[27\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[28\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[29\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[30\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DP_BusMuxOut\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DP_BusMuxOut\[31\]\" is moved to its source" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1490753245797 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1490753245797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[0\] " "Latch reg0x:Reg0\|q_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[0\] " "Latch bit32_reg:Reg4\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[0\] " "Latch bit32_reg:Reg10x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[0\] " "Latch bit32_reg:Reg12x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[0\] " "Latch bit32_reg:Reg8\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[0\] " "Latch bit32_reg:Reg14x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245856 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[0\] " "Latch bit32_reg:Reg7\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[0\] " "Latch bit32_reg:Reg5\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[0\] " "Latch bit32_reg:Reg6\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[0\] " "Latch bit32_reg:Reg2\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[0\] " "Latch bit32_reg:Reg3\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[0\] " "Latch bit32_reg:Reg13x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[0\] " "Latch bit32_reg:Reg11x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[0\] " "Latch bit32_reg:Reg9\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[0\] " "Latch bit32_reg:Reg15x\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245857 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[0\] " "Latch bit32_reg:Reg1\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[1\] " "Latch reg0x:Reg0\|q_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[1\] " "Latch bit32_reg:Reg2\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[1\] " "Latch bit32_reg:Reg4\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[1\] " "Latch bit32_reg:Reg10x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[1\] " "Latch bit32_reg:Reg12x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[1\] " "Latch bit32_reg:Reg8\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[1\] " "Latch bit32_reg:Reg14x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[1\] " "Latch bit32_reg:Reg5\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[1\] " "Latch bit32_reg:Reg7\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245858 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[1\] " "Latch bit32_reg:Reg6\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[1\] " "Latch bit32_reg:Reg3\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[1\] " "Latch bit32_reg:Reg13x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[1\] " "Latch bit32_reg:Reg11x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[1\] " "Latch bit32_reg:Reg9\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[1\] " "Latch bit32_reg:Reg15x\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[1\] " "Latch bit32_reg:Reg1\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[2\] " "Latch reg0x:Reg0\|q_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[2\] " "Latch bit32_reg:Reg4\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245859 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[2\] " "Latch bit32_reg:Reg10x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[2\] " "Latch bit32_reg:Reg12x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[2\] " "Latch bit32_reg:Reg8\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[2\] " "Latch bit32_reg:Reg14x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[2\] " "Latch bit32_reg:Reg7\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[2\] " "Latch bit32_reg:Reg5\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[2\] " "Latch bit32_reg:Reg6\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245860 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[2\] " "Latch bit32_reg:Reg2\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[2\] " "Latch bit32_reg:Reg3\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[2\] " "Latch bit32_reg:Reg13x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[2\] " "Latch bit32_reg:Reg11x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[2\] " "Latch bit32_reg:Reg9\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[2\] " "Latch bit32_reg:Reg15x\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[2\] " "Latch bit32_reg:Reg1\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[3\] " "Latch reg0x:Reg0\|q_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[3\] " "Latch bit32_reg:Reg2\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[3\] " "Latch bit32_reg:Reg4\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245861 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[3\] " "Latch bit32_reg:Reg10x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[3\] " "Latch bit32_reg:Reg12x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[3\] " "Latch bit32_reg:Reg8\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[3\] " "Latch bit32_reg:Reg14x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[3\] " "Latch bit32_reg:Reg5\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[3\] " "Latch bit32_reg:Reg7\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[3\] " "Latch bit32_reg:Reg6\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[3\] " "Latch bit32_reg:Reg3\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245862 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[3\] " "Latch bit32_reg:Reg13x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[3\] " "Latch bit32_reg:Reg11x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[3\] " "Latch bit32_reg:Reg9\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[3\] " "Latch bit32_reg:Reg15x\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[3\] " "Latch bit32_reg:Reg1\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[4\] " "Latch reg0x:Reg0\|q_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[4\] " "Latch bit32_reg:Reg4\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[4\] " "Latch bit32_reg:Reg10x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[4\] " "Latch bit32_reg:Reg12x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[4\] " "Latch bit32_reg:Reg8\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245863 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[4\] " "Latch bit32_reg:Reg14x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[4\] " "Latch bit32_reg:Reg7\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[4\] " "Latch bit32_reg:Reg5\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[4\] " "Latch bit32_reg:Reg6\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[4\] " "Latch bit32_reg:Reg2\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[4\] " "Latch bit32_reg:Reg3\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[4\] " "Latch bit32_reg:Reg13x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[4\] " "Latch bit32_reg:Reg11x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[4\] " "Latch bit32_reg:Reg9\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245864 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[4\] " "Latch bit32_reg:Reg15x\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[4\] " "Latch bit32_reg:Reg1\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[5\] " "Latch reg0x:Reg0\|q_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[5\] " "Latch bit32_reg:Reg2\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[5\] " "Latch bit32_reg:Reg4\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[5\] " "Latch bit32_reg:Reg10x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[5\] " "Latch bit32_reg:Reg12x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[5\] " "Latch bit32_reg:Reg8\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[5\] " "Latch bit32_reg:Reg14x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[5\] " "Latch bit32_reg:Reg5\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245865 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[5\] " "Latch bit32_reg:Reg7\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[5\] " "Latch bit32_reg:Reg6\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[5\] " "Latch bit32_reg:Reg3\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[5\] " "Latch bit32_reg:Reg13x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[5\] " "Latch bit32_reg:Reg11x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[5\] " "Latch bit32_reg:Reg9\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[5\] " "Latch bit32_reg:Reg15x\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[5\] " "Latch bit32_reg:Reg1\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[6\] " "Latch reg0x:Reg0\|q_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245866 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[6\] " "Latch bit32_reg:Reg4\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[6\] " "Latch bit32_reg:Reg10x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[6\] " "Latch bit32_reg:Reg12x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[6\] " "Latch bit32_reg:Reg8\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[6\] " "Latch bit32_reg:Reg14x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[6\] " "Latch bit32_reg:Reg7\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[6\] " "Latch bit32_reg:Reg5\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[6\] " "Latch bit32_reg:Reg6\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[6\] " "Latch bit32_reg:Reg2\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245867 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[6\] " "Latch bit32_reg:Reg3\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[6\] " "Latch bit32_reg:Reg13x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[6\] " "Latch bit32_reg:Reg11x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[6\] " "Latch bit32_reg:Reg9\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[6\] " "Latch bit32_reg:Reg15x\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[6\] " "Latch bit32_reg:Reg1\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[7\] " "Latch reg0x:Reg0\|q_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[7\] " "Latch bit32_reg:Reg2\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[7\] " "Latch bit32_reg:Reg4\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[7\] " "Latch bit32_reg:Reg10x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245868 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[7\] " "Latch bit32_reg:Reg12x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[7\] " "Latch bit32_reg:Reg8\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[7\] " "Latch bit32_reg:Reg14x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[7\] " "Latch bit32_reg:Reg5\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[7\] " "Latch bit32_reg:Reg7\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[7\] " "Latch bit32_reg:Reg6\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[7\] " "Latch bit32_reg:Reg3\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[7\] " "Latch bit32_reg:Reg13x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245869 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[7\] " "Latch bit32_reg:Reg11x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[7\] " "Latch bit32_reg:Reg9\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[7\] " "Latch bit32_reg:Reg15x\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[7\] " "Latch bit32_reg:Reg1\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[8\] " "Latch reg0x:Reg0\|q_sig\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[8\] " "Latch bit32_reg:Reg4\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[8\] " "Latch bit32_reg:Reg10x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[8\] " "Latch bit32_reg:Reg12x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[8\] " "Latch bit32_reg:Reg8\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[8\] " "Latch bit32_reg:Reg14x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245870 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[8\] " "Latch bit32_reg:Reg7\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[8\] " "Latch bit32_reg:Reg5\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[8\] " "Latch bit32_reg:Reg6\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[8\] " "Latch bit32_reg:Reg2\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[8\] " "Latch bit32_reg:Reg3\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[8\] " "Latch bit32_reg:Reg13x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[8\] " "Latch bit32_reg:Reg11x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[8\] " "Latch bit32_reg:Reg9\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245871 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[8\] " "Latch bit32_reg:Reg15x\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[8\] " "Latch bit32_reg:Reg1\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[9\] " "Latch reg0x:Reg0\|q_sig\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[9\] " "Latch bit32_reg:Reg2\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[9\] " "Latch bit32_reg:Reg4\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[9\] " "Latch bit32_reg:Reg10x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[9\] " "Latch bit32_reg:Reg12x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[9\] " "Latch bit32_reg:Reg8\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[9\] " "Latch bit32_reg:Reg14x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[9\] " "Latch bit32_reg:Reg5\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245872 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[9\] " "Latch bit32_reg:Reg7\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[9\] " "Latch bit32_reg:Reg6\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[9\] " "Latch bit32_reg:Reg3\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[9\] " "Latch bit32_reg:Reg13x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[9\] " "Latch bit32_reg:Reg11x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[9\] " "Latch bit32_reg:Reg9\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[9\] " "Latch bit32_reg:Reg15x\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[9\] " "Latch bit32_reg:Reg1\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[10\] " "Latch reg0x:Reg0\|q_sig\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245873 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[10\] " "Latch bit32_reg:Reg4\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[10\] " "Latch bit32_reg:Reg10x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[10\] " "Latch bit32_reg:Reg12x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[10\] " "Latch bit32_reg:Reg8\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[10\] " "Latch bit32_reg:Reg14x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[10\] " "Latch bit32_reg:Reg7\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[10\] " "Latch bit32_reg:Reg5\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[10\] " "Latch bit32_reg:Reg6\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[10\] " "Latch bit32_reg:Reg2\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[10\] " "Latch bit32_reg:Reg3\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245874 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[10\] " "Latch bit32_reg:Reg13x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[10\] " "Latch bit32_reg:Reg11x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[10\] " "Latch bit32_reg:Reg9\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[10\] " "Latch bit32_reg:Reg15x\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[10\] " "Latch bit32_reg:Reg1\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[11\] " "Latch reg0x:Reg0\|q_sig\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[11\] " "Latch bit32_reg:Reg2\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[11\] " "Latch bit32_reg:Reg4\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[11\] " "Latch bit32_reg:Reg10x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[11\] " "Latch bit32_reg:Reg12x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245875 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[11\] " "Latch bit32_reg:Reg8\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[11\] " "Latch bit32_reg:Reg14x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[11\] " "Latch bit32_reg:Reg5\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[11\] " "Latch bit32_reg:Reg7\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[11\] " "Latch bit32_reg:Reg6\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[11\] " "Latch bit32_reg:Reg3\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[11\] " "Latch bit32_reg:Reg13x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[11\] " "Latch bit32_reg:Reg11x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245876 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[11\] " "Latch bit32_reg:Reg9\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[11\] " "Latch bit32_reg:Reg15x\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[11\] " "Latch bit32_reg:Reg1\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[12\] " "Latch reg0x:Reg0\|q_sig\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[12\] " "Latch bit32_reg:Reg4\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[12\] " "Latch bit32_reg:Reg10x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[12\] " "Latch bit32_reg:Reg12x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[12\] " "Latch bit32_reg:Reg8\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[12\] " "Latch bit32_reg:Reg14x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[12\] " "Latch bit32_reg:Reg7\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245877 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[12\] " "Latch bit32_reg:Reg5\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[12\] " "Latch bit32_reg:Reg6\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[12\] " "Latch bit32_reg:Reg2\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[12\] " "Latch bit32_reg:Reg3\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[12\] " "Latch bit32_reg:Reg13x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[12\] " "Latch bit32_reg:Reg11x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[12\] " "Latch bit32_reg:Reg9\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[12\] " "Latch bit32_reg:Reg15x\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[12\] " "Latch bit32_reg:Reg1\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245878 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[13\] " "Latch reg0x:Reg0\|q_sig\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[13\] " "Latch bit32_reg:Reg2\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[13\] " "Latch bit32_reg:Reg4\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[13\] " "Latch bit32_reg:Reg10x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[13\] " "Latch bit32_reg:Reg12x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[13\] " "Latch bit32_reg:Reg8\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[13\] " "Latch bit32_reg:Reg14x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[13\] " "Latch bit32_reg:Reg5\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[13\] " "Latch bit32_reg:Reg7\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[13\] " "Latch bit32_reg:Reg6\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245879 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[13\] " "Latch bit32_reg:Reg3\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[13\] " "Latch bit32_reg:Reg13x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[13\] " "Latch bit32_reg:Reg11x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[13\] " "Latch bit32_reg:Reg9\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[13\] " "Latch bit32_reg:Reg15x\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[13\] " "Latch bit32_reg:Reg1\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[14\] " "Latch reg0x:Reg0\|q_sig\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[14\] " "Latch bit32_reg:Reg4\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[14\] " "Latch bit32_reg:Reg10x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245880 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[14\] " "Latch bit32_reg:Reg12x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[14\] " "Latch bit32_reg:Reg8\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[14\] " "Latch bit32_reg:Reg14x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[14\] " "Latch bit32_reg:Reg7\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[14\] " "Latch bit32_reg:Reg5\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[14\] " "Latch bit32_reg:Reg6\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[14\] " "Latch bit32_reg:Reg2\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[14\] " "Latch bit32_reg:Reg3\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[14\] " "Latch bit32_reg:Reg13x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245881 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[14\] " "Latch bit32_reg:Reg11x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[14\] " "Latch bit32_reg:Reg9\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[14\] " "Latch bit32_reg:Reg15x\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[14\] " "Latch bit32_reg:Reg1\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[15\] " "Latch reg0x:Reg0\|q_sig\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[15\] " "Latch bit32_reg:Reg2\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[15\] " "Latch bit32_reg:Reg4\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[15\] " "Latch bit32_reg:Reg10x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[15\] " "Latch bit32_reg:Reg12x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[15\] " "Latch bit32_reg:Reg8\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245882 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[15\] " "Latch bit32_reg:Reg14x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[15\] " "Latch bit32_reg:Reg5\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[15\] " "Latch bit32_reg:Reg7\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[15\] " "Latch bit32_reg:Reg6\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[15\] " "Latch bit32_reg:Reg3\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[15\] " "Latch bit32_reg:Reg13x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[15\] " "Latch bit32_reg:Reg11x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[15\] " "Latch bit32_reg:Reg9\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[15\] " "Latch bit32_reg:Reg15x\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245883 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[15\] " "Latch bit32_reg:Reg1\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[16\] " "Latch reg0x:Reg0\|q_sig\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[16\] " "Latch bit32_reg:Reg4\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[16\] " "Latch bit32_reg:Reg10x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[16\] " "Latch bit32_reg:Reg12x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[16\] " "Latch bit32_reg:Reg8\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[16\] " "Latch bit32_reg:Reg14x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[16\] " "Latch bit32_reg:Reg7\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[16\] " "Latch bit32_reg:Reg5\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[16\] " "Latch bit32_reg:Reg6\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245884 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[16\] " "Latch bit32_reg:Reg2\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[16\] " "Latch bit32_reg:Reg3\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[16\] " "Latch bit32_reg:Reg13x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[16\] " "Latch bit32_reg:Reg11x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[16\] " "Latch bit32_reg:Reg9\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[16\] " "Latch bit32_reg:Reg15x\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[16\] " "Latch bit32_reg:Reg1\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[17\] " "Latch reg0x:Reg0\|q_sig\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[17\] " "Latch bit32_reg:Reg2\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245885 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[17\] " "Latch bit32_reg:Reg4\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[17\] " "Latch bit32_reg:Reg10x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[17\] " "Latch bit32_reg:Reg12x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[17\] " "Latch bit32_reg:Reg8\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[17\] " "Latch bit32_reg:Reg14x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[17\] " "Latch bit32_reg:Reg5\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[17\] " "Latch bit32_reg:Reg7\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[17\] " "Latch bit32_reg:Reg6\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[17\] " "Latch bit32_reg:Reg3\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245886 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[17\] " "Latch bit32_reg:Reg13x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[17\] " "Latch bit32_reg:Reg11x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[17\] " "Latch bit32_reg:Reg9\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[17\] " "Latch bit32_reg:Reg15x\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[17\] " "Latch bit32_reg:Reg1\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[18\] " "Latch reg0x:Reg0\|q_sig\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[18\] " "Latch bit32_reg:Reg4\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[18\] " "Latch bit32_reg:Reg10x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[18\] " "Latch bit32_reg:Reg12x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[18\] " "Latch bit32_reg:Reg8\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245887 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[18\] " "Latch bit32_reg:Reg14x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[18\] " "Latch bit32_reg:Reg7\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[18\] " "Latch bit32_reg:Reg5\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[18\] " "Latch bit32_reg:Reg6\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[18\] " "Latch bit32_reg:Reg2\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[18\] " "Latch bit32_reg:Reg3\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[18\] " "Latch bit32_reg:Reg13x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[18\] " "Latch bit32_reg:Reg11x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245888 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[18\] " "Latch bit32_reg:Reg9\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[18\] " "Latch bit32_reg:Reg15x\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[18\] " "Latch bit32_reg:Reg1\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[19\] " "Latch reg0x:Reg0\|q_sig\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[19\] " "Latch bit32_reg:Reg2\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[19\] " "Latch bit32_reg:Reg4\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[19\] " "Latch bit32_reg:Reg10x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[19\] " "Latch bit32_reg:Reg12x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245889 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[19\] " "Latch bit32_reg:Reg8\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[19\] " "Latch bit32_reg:Reg14x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[19\] " "Latch bit32_reg:Reg5\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[19\] " "Latch bit32_reg:Reg7\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[19\] " "Latch bit32_reg:Reg6\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[19\] " "Latch bit32_reg:Reg3\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[19\] " "Latch bit32_reg:Reg13x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[19\] " "Latch bit32_reg:Reg11x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[19\] " "Latch bit32_reg:Reg9\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245890 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[19\] " "Latch bit32_reg:Reg15x\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[19\] " "Latch bit32_reg:Reg1\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[20\] " "Latch reg0x:Reg0\|q_sig\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[20\] " "Latch bit32_reg:Reg4\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[20\] " "Latch bit32_reg:Reg10x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[20\] " "Latch bit32_reg:Reg12x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[20\] " "Latch bit32_reg:Reg8\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[20\] " "Latch bit32_reg:Reg14x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[20\] " "Latch bit32_reg:Reg7\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245891 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[20\] " "Latch bit32_reg:Reg5\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[20\] " "Latch bit32_reg:Reg6\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[20\] " "Latch bit32_reg:Reg2\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[20\] " "Latch bit32_reg:Reg3\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[20\] " "Latch bit32_reg:Reg13x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[20\] " "Latch bit32_reg:Reg11x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[20\] " "Latch bit32_reg:Reg9\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[20\] " "Latch bit32_reg:Reg15x\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[20\] " "Latch bit32_reg:Reg1\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245892 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[21\] " "Latch reg0x:Reg0\|q_sig\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[21\] " "Latch bit32_reg:Reg2\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[21\] " "Latch bit32_reg:Reg4\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[21\] " "Latch bit32_reg:Reg10x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[21\] " "Latch bit32_reg:Reg12x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[21\] " "Latch bit32_reg:Reg8\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[21\] " "Latch bit32_reg:Reg14x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[21\] " "Latch bit32_reg:Reg5\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[21\] " "Latch bit32_reg:Reg7\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245893 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[21\] " "Latch bit32_reg:Reg6\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[21\] " "Latch bit32_reg:Reg3\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[21\] " "Latch bit32_reg:Reg13x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[21\] " "Latch bit32_reg:Reg11x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[21\] " "Latch bit32_reg:Reg9\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[21\] " "Latch bit32_reg:Reg15x\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[21\] " "Latch bit32_reg:Reg1\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[22\] " "Latch reg0x:Reg0\|q_sig\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[22\] " "Latch bit32_reg:Reg4\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245894 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[22\] " "Latch bit32_reg:Reg10x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[22\] " "Latch bit32_reg:Reg12x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[22\] " "Latch bit32_reg:Reg8\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[22\] " "Latch bit32_reg:Reg14x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[22\] " "Latch bit32_reg:Reg7\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[22\] " "Latch bit32_reg:Reg5\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[22\] " "Latch bit32_reg:Reg6\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[22\] " "Latch bit32_reg:Reg2\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[22\] " "Latch bit32_reg:Reg3\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[22\] " "Latch bit32_reg:Reg13x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245895 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[22\] " "Latch bit32_reg:Reg11x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[22\] " "Latch bit32_reg:Reg9\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[22\] " "Latch bit32_reg:Reg15x\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[22\] " "Latch bit32_reg:Reg1\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[23\] " "Latch reg0x:Reg0\|q_sig\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[23\] " "Latch bit32_reg:Reg2\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[23\] " "Latch bit32_reg:Reg4\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[23\] " "Latch bit32_reg:Reg10x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[23\] " "Latch bit32_reg:Reg12x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245896 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[23\] " "Latch bit32_reg:Reg8\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[23\] " "Latch bit32_reg:Reg14x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[23\] " "Latch bit32_reg:Reg5\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[23\] " "Latch bit32_reg:Reg7\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[23\] " "Latch bit32_reg:Reg6\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[23\] " "Latch bit32_reg:Reg3\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[23\] " "Latch bit32_reg:Reg13x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[23\] " "Latch bit32_reg:Reg11x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[23\] " "Latch bit32_reg:Reg9\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[23\] " "Latch bit32_reg:Reg15x\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245897 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[23\] " "Latch bit32_reg:Reg1\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[24\] " "Latch reg0x:Reg0\|q_sig\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[24\] " "Latch bit32_reg:Reg4\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[24\] " "Latch bit32_reg:Reg10x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[24\] " "Latch bit32_reg:Reg12x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[24\] " "Latch bit32_reg:Reg8\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[24\] " "Latch bit32_reg:Reg14x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[24\] " "Latch bit32_reg:Reg7\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[24\] " "Latch bit32_reg:Reg5\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245898 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[24\] " "Latch bit32_reg:Reg6\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[24\] " "Latch bit32_reg:Reg2\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[24\] " "Latch bit32_reg:Reg3\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[24\] " "Latch bit32_reg:Reg13x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[24\] " "Latch bit32_reg:Reg11x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[24\] " "Latch bit32_reg:Reg9\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[24\] " "Latch bit32_reg:Reg15x\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[24\] " "Latch bit32_reg:Reg1\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[25\] " "Latch reg0x:Reg0\|q_sig\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245899 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[25\] " "Latch bit32_reg:Reg2\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[25\] " "Latch bit32_reg:Reg4\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[25\] " "Latch bit32_reg:Reg10x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[25\] " "Latch bit32_reg:Reg12x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[25\] " "Latch bit32_reg:Reg8\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[25\] " "Latch bit32_reg:Reg14x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[25\] " "Latch bit32_reg:Reg5\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[25\] " "Latch bit32_reg:Reg7\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[25\] " "Latch bit32_reg:Reg6\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245900 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[25\] " "Latch bit32_reg:Reg3\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[25\] " "Latch bit32_reg:Reg13x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[25\] " "Latch bit32_reg:Reg11x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[25\] " "Latch bit32_reg:Reg9\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[25\] " "Latch bit32_reg:Reg15x\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[25\] " "Latch bit32_reg:Reg1\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[26\] " "Latch reg0x:Reg0\|q_sig\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[26\] " "Latch bit32_reg:Reg4\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[26\] " "Latch bit32_reg:Reg10x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[26\] " "Latch bit32_reg:Reg12x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245901 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[26\] " "Latch bit32_reg:Reg8\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[26\] " "Latch bit32_reg:Reg14x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[26\] " "Latch bit32_reg:Reg7\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[26\] " "Latch bit32_reg:Reg5\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[26\] " "Latch bit32_reg:Reg6\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[26\] " "Latch bit32_reg:Reg2\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[26\] " "Latch bit32_reg:Reg3\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[26\] " "Latch bit32_reg:Reg13x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[26\] " "Latch bit32_reg:Reg11x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245902 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[26\] " "Latch bit32_reg:Reg9\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[26\] " "Latch bit32_reg:Reg15x\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[26\] " "Latch bit32_reg:Reg1\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[27\] " "Latch reg0x:Reg0\|q_sig\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[27\] " "Latch bit32_reg:Reg2\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[27\] " "Latch bit32_reg:Reg4\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[27\] " "Latch bit32_reg:Reg10x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[27\] " "Latch bit32_reg:Reg12x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[27\] " "Latch bit32_reg:Reg8\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[27\] " "Latch bit32_reg:Reg14x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245903 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[27\] " "Latch bit32_reg:Reg5\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[27\] " "Latch bit32_reg:Reg7\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[27\] " "Latch bit32_reg:Reg6\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[27\] " "Latch bit32_reg:Reg3\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[27\] " "Latch bit32_reg:Reg13x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[27\] " "Latch bit32_reg:Reg11x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[27\] " "Latch bit32_reg:Reg9\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[27\] " "Latch bit32_reg:Reg15x\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[27\] " "Latch bit32_reg:Reg1\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245904 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[28\] " "Latch reg0x:Reg0\|q_sig\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[28\] " "Latch bit32_reg:Reg4\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[28\] " "Latch bit32_reg:Reg10x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[28\] " "Latch bit32_reg:Reg12x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[28\] " "Latch bit32_reg:Reg8\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[28\] " "Latch bit32_reg:Reg14x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[28\] " "Latch bit32_reg:Reg7\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[28\] " "Latch bit32_reg:Reg5\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[28\] " "Latch bit32_reg:Reg6\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245905 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[28\] " "Latch bit32_reg:Reg2\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[28\] " "Latch bit32_reg:Reg3\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[28\] " "Latch bit32_reg:Reg13x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[28\] " "Latch bit32_reg:Reg11x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[28\] " "Latch bit32_reg:Reg9\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[28\] " "Latch bit32_reg:Reg15x\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[28\] " "Latch bit32_reg:Reg1\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[29\] " "Latch reg0x:Reg0\|q_sig\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[29\] " "Latch bit32_reg:Reg2\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245906 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[29\] " "Latch bit32_reg:Reg4\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[29\] " "Latch bit32_reg:Reg10x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[29\] " "Latch bit32_reg:Reg12x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[29\] " "Latch bit32_reg:Reg8\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[29\] " "Latch bit32_reg:Reg14x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[29\] " "Latch bit32_reg:Reg5\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[29\] " "Latch bit32_reg:Reg7\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[29\] " "Latch bit32_reg:Reg6\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[29\] " "Latch bit32_reg:Reg3\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245907 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[29\] " "Latch bit32_reg:Reg13x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[29\] " "Latch bit32_reg:Reg11x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[29\] " "Latch bit32_reg:Reg9\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[29\] " "Latch bit32_reg:Reg15x\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[29\] " "Latch bit32_reg:Reg1\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[30\] " "Latch reg0x:Reg0\|q_sig\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[30\] " "Latch bit32_reg:Reg4\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[30\] " "Latch bit32_reg:Reg10x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[30\] " "Latch bit32_reg:Reg12x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245908 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[30\] " "Latch bit32_reg:Reg8\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[30\] " "Latch bit32_reg:Reg14x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[30\] " "Latch bit32_reg:Reg7\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[30\] " "Latch bit32_reg:Reg5\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[30\] " "Latch bit32_reg:Reg6\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[30\] " "Latch bit32_reg:Reg2\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[30\] " "Latch bit32_reg:Reg3\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[30\] " "Latch bit32_reg:Reg13x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[30\] " "Latch bit32_reg:Reg11x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245909 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[30\] " "Latch bit32_reg:Reg9\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[30\] " "Latch bit32_reg:Reg15x\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[30\] " "Latch bit32_reg:Reg1\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg0x:Reg0\|q_sig\[31\] " "Latch reg0x:Reg0\|q_sig\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "reg0x.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg2\|q\[31\] " "Latch bit32_reg:Reg2\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg4\|q\[31\] " "Latch bit32_reg:Reg4\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg10x\|q\[31\] " "Latch bit32_reg:Reg10x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg12x\|q\[31\] " "Latch bit32_reg:Reg12x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg8\|q\[31\] " "Latch bit32_reg:Reg8\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245910 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg14x\|q\[31\] " "Latch bit32_reg:Reg14x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg5\|q\[31\] " "Latch bit32_reg:Reg5\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg7\|q\[31\] " "Latch bit32_reg:Reg7\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg6\|q\[31\] " "Latch bit32_reg:Reg6\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg3\|q\[31\] " "Latch bit32_reg:Reg3\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg13x\|q\[31\] " "Latch bit32_reg:Reg13x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg11x\|q\[31\] " "Latch bit32_reg:Reg11x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg9\|q\[31\] " "Latch bit32_reg:Reg9\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg15x\|q\[31\] " "Latch bit32_reg:Reg15x\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit32_reg:Reg1\|q\[31\] " "Latch bit32_reg:Reg1\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bit32_reg:RegIR\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR\|q\[23\]" {  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490753245911 ""}  } { { "bit32_reg.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490753245911 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[0\]~synth " "Node \"DP_BusMuxOut\[0\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[1\]~synth " "Node \"DP_BusMuxOut\[1\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[2\]~synth " "Node \"DP_BusMuxOut\[2\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[3\]~synth " "Node \"DP_BusMuxOut\[3\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[4\]~synth " "Node \"DP_BusMuxOut\[4\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[5\]~synth " "Node \"DP_BusMuxOut\[5\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[6\]~synth " "Node \"DP_BusMuxOut\[6\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[7\]~synth " "Node \"DP_BusMuxOut\[7\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[8\]~synth " "Node \"DP_BusMuxOut\[8\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[9\]~synth " "Node \"DP_BusMuxOut\[9\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[10\]~synth " "Node \"DP_BusMuxOut\[10\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[11\]~synth " "Node \"DP_BusMuxOut\[11\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[12\]~synth " "Node \"DP_BusMuxOut\[12\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[13\]~synth " "Node \"DP_BusMuxOut\[13\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[14\]~synth " "Node \"DP_BusMuxOut\[14\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[15\]~synth " "Node \"DP_BusMuxOut\[15\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[16\]~synth " "Node \"DP_BusMuxOut\[16\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[17\]~synth " "Node \"DP_BusMuxOut\[17\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[18\]~synth " "Node \"DP_BusMuxOut\[18\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[19\]~synth " "Node \"DP_BusMuxOut\[19\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[20\]~synth " "Node \"DP_BusMuxOut\[20\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[21\]~synth " "Node \"DP_BusMuxOut\[21\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[22\]~synth " "Node \"DP_BusMuxOut\[22\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[23\]~synth " "Node \"DP_BusMuxOut\[23\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[24\]~synth " "Node \"DP_BusMuxOut\[24\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[25\]~synth " "Node \"DP_BusMuxOut\[25\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[26\]~synth " "Node \"DP_BusMuxOut\[26\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[27\]~synth " "Node \"DP_BusMuxOut\[27\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[28\]~synth " "Node \"DP_BusMuxOut\[28\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[29\]~synth " "Node \"DP_BusMuxOut\[29\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[30\]~synth " "Node \"DP_BusMuxOut\[30\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DP_BusMuxOut\[31\]~synth " "Node \"DP_BusMuxOut\[31\]~synth\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753249363 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1490753249363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1490753249762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490753256070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Grc_dp " "No output dependent on input pin \"Grc_dp\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Grc_dp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[0\] " "No output dependent on input pin \"Cout_SE_DP\[0\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[1\] " "No output dependent on input pin \"Cout_SE_DP\[1\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[2\] " "No output dependent on input pin \"Cout_SE_DP\[2\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[3\] " "No output dependent on input pin \"Cout_SE_DP\[3\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[4\] " "No output dependent on input pin \"Cout_SE_DP\[4\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[5\] " "No output dependent on input pin \"Cout_SE_DP\[5\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[6\] " "No output dependent on input pin \"Cout_SE_DP\[6\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[7\] " "No output dependent on input pin \"Cout_SE_DP\[7\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[8\] " "No output dependent on input pin \"Cout_SE_DP\[8\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[9\] " "No output dependent on input pin \"Cout_SE_DP\[9\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[10\] " "No output dependent on input pin \"Cout_SE_DP\[10\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[11\] " "No output dependent on input pin \"Cout_SE_DP\[11\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[12\] " "No output dependent on input pin \"Cout_SE_DP\[12\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[13\] " "No output dependent on input pin \"Cout_SE_DP\[13\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[14\] " "No output dependent on input pin \"Cout_SE_DP\[14\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[15\] " "No output dependent on input pin \"Cout_SE_DP\[15\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[16\] " "No output dependent on input pin \"Cout_SE_DP\[16\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[17\] " "No output dependent on input pin \"Cout_SE_DP\[17\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[18\] " "No output dependent on input pin \"Cout_SE_DP\[18\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[19\] " "No output dependent on input pin \"Cout_SE_DP\[19\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[20\] " "No output dependent on input pin \"Cout_SE_DP\[20\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[21\] " "No output dependent on input pin \"Cout_SE_DP\[21\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[22\] " "No output dependent on input pin \"Cout_SE_DP\[22\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[23\] " "No output dependent on input pin \"Cout_SE_DP\[23\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[24\] " "No output dependent on input pin \"Cout_SE_DP\[24\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[25\] " "No output dependent on input pin \"Cout_SE_DP\[25\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[26\] " "No output dependent on input pin \"Cout_SE_DP\[26\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[27\] " "No output dependent on input pin \"Cout_SE_DP\[27\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[28\] " "No output dependent on input pin \"Cout_SE_DP\[28\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[29\] " "No output dependent on input pin \"Cout_SE_DP\[29\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[30\] " "No output dependent on input pin \"Cout_SE_DP\[30\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_SE_DP\[31\] " "No output dependent on input pin \"Cout_SE_DP\[31\]\"" {  } { { "datapath.vhd" "" { Text "F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490753256474 "|datapath|Cout_SE_DP[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1490753256474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7529 " "Implemented 7529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490753256478 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490753256478 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1490753256478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7331 " "Implemented 7331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490753256478 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1490753256478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490753256478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490753256532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 22:07:36 2017 " "Processing ended: Tue Mar 28 22:07:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490753256532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490753256532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490753256532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490753256532 ""}
