#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 10:45:13 2019
# Process ID: 3361
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Sergaljerk/WSU-CPTE/EE324/Module_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'HDMI_CONTROLLER_BD.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
HDMI_CONTROLLER_BD_clk_wiz_0_0

INFO: [Project 1-230] Project 'Module_5.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6472.246 ; gain = 36.984 ; free physical = 5856 ; free virtual = 9849
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  HDMI_CONTROLLER_BD_clk_wiz_0_0] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- realdigital.org:realdigital:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- xilinx.com:module_ref:VGA_controller:1.0 - VGA_controller_0
Adding component instance block -- xilinx.com:module_ref:color_logic:1.0 - color_logic_0
Successfully read diagram <HDMI_CONTROLLER_BD> from BD file </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd>
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_CONTROLLER_BD_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 2 to revision 3
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/ui/bd_cd9e9b9e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6678.535 ; gain = 56.723 ; free physical = 5651 ; free virtual = 9702
export_ip_user_files -of_objects [get_ips HDMI_CONTROLLER_BD_clk_wiz_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd]
WARNING: [BD 41-927] Following properties on pin /hdmi_tx_0/pix_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hdmi_tx_0/pix_clkx5 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /VGA_controller_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /color_logic_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/synth/HDMI_CONTROLLER_BD.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/sim/HDMI_CONTROLLER_BD.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/hdl/HDMI_CONTROLLER_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block color_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tx_0 .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/hw_handoff/HDMI_CONTROLLER_BD.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/hw_handoff/HDMI_CONTROLLER_BD_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/synth/HDMI_CONTROLLER_BD.hwdef
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/new
close [ open /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/new/ASCII_addr_gen.v w ]
add_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/new/ASCII_addr_gen.v
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/HDMI_CONTROLLER_BD/HDMI_CONTROLLER_BD.bd}
create_bd_design "CHAR_ROM_DISPLAY"
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs HDMI_CONTROLLER_BD]
current_bd_design [get_bd_designs CHAR_ROM_DISPLAY]
current_bd_design HDMI_CONTROLLER_BD
set tmpCopyObjs [concat  [get_bd_cells {color_logic_0 hdmi_tx_0 VGA_controller_0 clk_wiz_0}] [get_bd_intf_ports {hdmi_tx_0}] [get_bd_ports {i_CLK_100MHZ i_RST i_SEL}] [get_bd_intf_nets {hdmi_tx_0_hdmi_tx}] [get_bd_nets {VGA_controller_0_o_VDE color_logic_0_o_GREEN clk_wiz_0_clk_out1 color_logic_0_o_RED clk_wiz_0_clk_out2 clk_100MHz_1 i_SEL_0_1 VGA_controller_0_o_X_COORD VGA_controller_0_o_HSYNC clk_wiz_0_locked VGA_controller_0_o_Y_COORD color_logic_0_o_BLUE reset_rtl_0_1 VGA_controller_0_o_VSYNC}]]
current_bd_design CHAR_ROM_DISPLAY
copy_bd_objs -from_design HDMI_CONTROLLER_BD / $tmpCopyObjs
regenerate_bd_layout
delete_bd_objs [get_bd_nets VGA_controller_0_o_X_COORD] [get_bd_nets VGA_controller_0_o_Y_COORD] [get_bd_nets color_logic_0_o_RED] [get_bd_nets color_logic_0_o_GREEN] [get_bd_nets color_logic_0_o_BLUE] [get_bd_nets i_SEL_0_1] [get_bd_cells color_logic_0]
delete_bd_objs [get_bd_ports i_SEL]
create_bd_cell -type module -reference ASCII_addr_gen ASCII_addr_gen_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
set_property location {2 475 -88} [get_bd_cells ASCII_addr_gen_0]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_pins ASCII_addr_gen_0/i_RST]
connect_bd_net [get_bd_ports i_RST] [get_bd_pins ASCII_addr_gen_0/i_RST]
connect_bd_net [get_bd_pins VGA_controller_0/o_X_COORD] [get_bd_pins ASCII_addr_gen_0/i_X_COORD]
connect_bd_net [get_bd_pins VGA_controller_0/o_Y_COORD] [get_bd_pins ASCII_addr_gen_0/i_Y_COORD]
create_bd_cell -type module -reference char_rom char_rom_0
connect_bd_net [get_bd_pins char_rom_0/ADDR] [get_bd_pins ASCII_addr_gen_0/o_BRAM_ADDR]
connect_bd_net [get_bd_pins ASCII_addr_gen_0/i_CLK] [get_bd_pins clk_wiz_0/clk_out1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (74 MHz)" }  [get_bd_pins char_rom_0/CLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user CHAR_ROM_CONTROLLER 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:CHAR_ROM_CONTROLLER:1.0]
set_property VALUE 12 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:CHAR_ROM_CONTROLLER:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:CHAR_ROM_CONTROLLER:1.0]
write_peripheral [ipx::find_open_core user.org:user:CHAR_ROM_CONTROLLER:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:CHAR_ROM_CONTROLLER:1.0 CHAR_ROM_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/CHAR_ROM_CONTROLLER_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins CHAR_ROM_CONTROLLER_0/S00_AXI]
Slave segment </CHAR_ROM_CONTROLLER_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.USE_DYN_RECONFIG {true}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/clk_wiz_0/s_axi_lite} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
Slave segment </clk_wiz_0/s_axi_lite/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_1]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_0_74M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_0_74M/ext_reset_in'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_74M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_0_74M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
delete_bd_objs [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_ports i_RST]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_0_74M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_0_74M/ext_reset_in'
delete_bd_objs [get_bd_nets rst_clk_wiz_0_74M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_0_74M]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
close [ open /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/new/C_ROM_LOGIC.v w ]
add_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/new/C_ROM_LOGIC.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference C_ROM_LOGIC C_ROM_LOGIC_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
connect_bd_net [get_bd_pins VGA_controller_0/o_VDE] [get_bd_pins C_ROM_LOGIC_0/i_VDE]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_CLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins VGA_controller_0/o_VDE] [get_bd_pins C_ROM_LOGIC_0/i_X_COORD]
connect_bd_net [get_bd_pins VGA_controller_0/o_Y_COORD] [get_bd_pins C_ROM_LOGIC_0/i_Y_COORD]
connect_bd_net [get_bd_pins hdmi_tx_0/red] [get_bd_pins C_ROM_LOGIC_0/o_RED]
connect_bd_net [get_bd_pins hdmi_tx_0/green] [get_bd_pins C_ROM_LOGIC_0/o_GREEN]
connect_bd_net [get_bd_pins hdmi_tx_0/blue] [get_bd_pins C_ROM_LOGIC_0/o_BLUE]
regenerate_bd_layout
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_CHAR_ROM_CONTROLLER_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_clk_wiz_0_Reg}]
set_property offset 0x4BB00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_CHAR_ROM_CONTROLLER_0_S00_AXI_reg}]
set_property offset 0x4CC00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_clk_wiz_0_Reg}]
ipx::edit_ip_in_project -upgrade true -name CHAR_ROM_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/CHAR_ROM_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/hdl/CHAR_ROM_CONTROLLER_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/hdl/CHAR_ROM_CONTROLLER_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:CHAR_ROM_CONTROLLER:1.0 [get_ips  CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0] -log ip_upgrade.log
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd'
INFO: [IP_Flow 19-3422] Upgraded CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0 (CHAR_ROM_CONTROLLER_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_ASCII_VAL'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_TARGET_X_COORD'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_TARGET_Y_COORD'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'DO' of cell '/char_rom_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /VGA_controller_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hdmi_tx_0/pix_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /hdmi_tx_0/pix_clkx5 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ASCII_addr_gen_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /char_rom_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /C_ROM_LOGIC_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/hdmi_tx_0/rst
/ASCII_addr_gen_0/i_RST
/ASCII_addr_gen_0/i_TARGET_X_COORD
/ASCII_addr_gen_0/i_TARGET_Y_COORD
/ASCII_addr_gen_0/i_ASCII_VAL
/char_rom_0/DI
/char_rom_0/EN
/char_rom_0/REGCE
/char_rom_0/RST
/char_rom_0/WE

Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ASCII_addr_gen_0/i_X_COORD'(10) to net 'VGA_controller_0_o_X_COORD'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ASCII_addr_gen_0/i_Y_COORD'(10) to net 'VGA_controller_0_o_Y_COORD'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/synth/CHAR_ROM_DISPLAY.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ASCII_addr_gen_0/i_X_COORD'(10) to net 'VGA_controller_0_o_X_COORD'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ASCII_addr_gen_0/i_Y_COORD'(10) to net 'VGA_controller_0_o_Y_COORD'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/sim/CHAR_ROM_DISPLAY.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/hdl/CHAR_ROM_DISPLAY_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ASCII_addr_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block char_rom_0 .
WARNING: [IP_Flow 19-5160] IP 'CHAR_ROM_DISPLAY_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'CHAR_ROM_DISPLAY_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CHAR_ROM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block C_ROM_LOGIC_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_auto_pc_0/CHAR_ROM_DISPLAY_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/hw_handoff/CHAR_ROM_DISPLAY.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/hw_handoff/CHAR_ROM_DISPLAY_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/synth/CHAR_ROM_DISPLAY.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 7655.887 ; gain = 0.000 ; free physical = 2861 ; free virtual = 8331
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_hdmi_tx_0_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_xbar_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all CHAR_ROM_DISPLAY_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
launch_runs -jobs 14 {CHAR_ROM_DISPLAY_VGA_controller_0_0_synth_1 CHAR_ROM_DISPLAY_clk_wiz_0_0_synth_1 CHAR_ROM_DISPLAY_hdmi_tx_0_0_synth_1 CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0_synth_1 CHAR_ROM_DISPLAY_char_rom_0_0_synth_1 CHAR_ROM_DISPLAY_processing_system7_0_0_synth_1 CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0_synth_1 CHAR_ROM_DISPLAY_xbar_0_synth_1 CHAR_ROM_DISPLAY_rst_ps7_0_50M_0_synth_1 CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0_synth_1 CHAR_ROM_DISPLAY_auto_pc_0_synth_1}
[Thu Nov  7 15:19:34 2019] Launched CHAR_ROM_DISPLAY_VGA_controller_0_0_synth_1, CHAR_ROM_DISPLAY_clk_wiz_0_0_synth_1, CHAR_ROM_DISPLAY_hdmi_tx_0_0_synth_1, CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0_synth_1, CHAR_ROM_DISPLAY_char_rom_0_0_synth_1, CHAR_ROM_DISPLAY_processing_system7_0_0_synth_1, CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0_synth_1, CHAR_ROM_DISPLAY_xbar_0_synth_1, CHAR_ROM_DISPLAY_rst_ps7_0_50M_0_synth_1, CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0_synth_1, CHAR_ROM_DISPLAY_auto_pc_0_synth_1...
Run output will be captured here:
CHAR_ROM_DISPLAY_VGA_controller_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_VGA_controller_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_clk_wiz_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_clk_wiz_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_hdmi_tx_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_hdmi_tx_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_char_rom_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_char_rom_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_processing_system7_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_processing_system7_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_xbar_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_xbar_0_synth_1/runme.log
CHAR_ROM_DISPLAY_rst_ps7_0_50M_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_rst_ps7_0_50M_0_synth_1/runme.log
CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0_synth_1/runme.log
CHAR_ROM_DISPLAY_auto_pc_0_synth_1: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.runs/CHAR_ROM_DISPLAY_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7655.887 ; gain = 0.000 ; free physical = 2521 ; free virtual = 7995
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run CHAR_ROM_DISPLAY_clk_wiz_0_0_synth_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd'
INFO: [IP_Flow 19-3420] Updated CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_CHAR_LINE'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7881.941 ; gain = 0.000 ; free physical = 6725 ; free virtual = 8460
connect_bd_net [get_bd_pins char_rom_0/DO] [get_bd_pins C_ROM_LOGIC_0/i_CHAR_LINE]
regenerate_bd_layout
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd'
INFO: [IP_Flow 19-3420] Updated CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0 to use current project options
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
update_module_reference: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 7881.941 ; gain = 0.000 ; free physical = 6679 ; free virtual = 8482
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
update_module_reference CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd'
INFO: [IP_Flow 19-3420] Updated CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0 to use current project options
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS'.
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd'
INFO: [IP_Flow 19-3420] Updated CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0 to use current project options
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ui/bd_8752320a.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 15:51:19 2019...
