// Seed: 2163511158
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output wire id_2,
    input wire id_3
    , id_26,
    input supply0 id_4,
    input uwire id_5
    , id_27,
    input supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    output wor id_9,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    input uwire id_17,
    input wor id_18,
    output supply1 id_19,
    output wor id_20,
    input tri id_21,
    input supply1 id_22,
    input tri0 id_23,
    input supply0 id_24
);
  assign id_27 = 1 - 1 ? id_23 : -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign id_4 = -1;
  tri1 id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_0,
      id_1,
      id_1
  );
  logic [7:0] \id_7 ;
  ;
  assign \id_7 [1'b0] = id_6;
endmodule
