# Instructions for week 1.

Inside you ubuntu VM.


## install visual studio code (VScode).

```sudo snap install --classic code```

## install icarus verilog 

``sudo apt-get update``

``sudo apt-get install iverilog``

## install yosys

``sudo apt-get install yosys``

## install verible

```wget https://github.com/chipsalliance/verible/releases/download/v0.0-3410-g398a8505/verible-v0.0-3410-g398a8505-Ubuntu-20.04-focal-x86_64.tar.gz```

```tar -xf verible-v0.0-3410-g398a8505-Ubuntu-20.04-focal-x86_64.tar.gz ```

```mv verible-v0.0-3410-g398a8505 verible```

```export PATH=$PATH:`pwd`/verible```

## install TerosHDL

TerosHDL is a helper extension that makes RTL design much easier. 

In VScode, install TerosHDL. Follow link below

[Teros Install Directions](https://terostechnology.github.io/terosHDLdoc/docs/intro)

## install yowasp
In order to get the Teros to display pretty schematics we



