Category ( Job Role ) : Unknown Skills : ENGINEERING , PROJECT , MANAGER , Summary , Eleven , year , experience , Analog , RF , Mixed , Signal , Layout , Design , module , Chip , level , nm , nm , nm , nm , TSMC , Samsung , foundry , nm , Intel , planning , task , deadline , Â , Skills , Aware , Analog , Layout , Device , matching , shielding , Isolation , ESD , Latchup , Antenna , EM , DFM , Physical , verification , layout , tool , K2Ver , Hercules , Caliber , Assura , auto , router , tool , ICCT , Chip , Assembly , router , Aprisa , VSR , block , effort , post , layout , extraction , tool , Used , Â , Nucleus , TI , tool , ESD , Latchup , SPIRE , TI , tool , analysis , Voltrace , TI , tool , voltage , Â , check , data , management , tool , Synchronicity , IC , manageÂ , Experience , Current , Company , Aricent , Inc. , Client , Intel , USA , Genesys , tool , nm , Intel , flow , block , LDO , Client , Qualcomm , Pvt , Ltd , India , WTR , RX , TX , SYNTH , Samsung , foundry , Duration , project , month , team , WTR , synth , project , Samsung , foundry , task , career , RF , task , FF , technology , challenge , FinFet , training , process , impact , layout , Experience , Engineering , Project , Manager , Company , Name , Gantt , chart , task , individual , XL , sheet , progress , issue , level , sheet , project , WTR , RX , TX , SYNTH , nm , TSMC , Duration , project , month , team , project , Qualcomm , USA , role , project , discussion , US , designer , requirement , requirement , team , deliverable , portion , TOP , level , layout , task , block , HFVCO , Regulator , VCO , Buffer , LPF , project , Gantt , chart , task , individual , XL , sheet , progress , issue , level , WTR , QLNA , Daisy , Chain , nm , TSMC , Duration , project , month , project , discussion , Packaging , team , Daisy , Chain , structure , WLP , CHIP , work , process , Tape , CHIP , Tapeout , file , database , eJV , FAB , WTR , QLNA , Metal , Variants , Tapeout , nm , TSMC , Duration , project , month , metal , variant , QLNA , chip , design , scope , meal , option , feature , testing , chip , metal , variant , option , process , Tape , CHIP , Tapeout , file , database , eJV , FAB , WTR , QLNA , nm , TSMC , Duration , project , month , project , nm , TSMC , process , project , junior , team , MBIAS , block , LNA , WTR , RX , BBF , nm , TSMC , UMC , Duration , project , month , team , project , Qualcomm , USA , role , project , discussion , US , designer , requirement , requirement , team , deliverable , Gantt , chart , XL , sheet , level , sub , - , block , BBF , project , WTR , FBRX , nm , TSMC , Duration , project , month , task , FBRX , module , issue , block , performance , post , silicon , verification , role , task , IQ , imbalance , performance , issue , designer , requirement , task , task , WTR , Low , Band , Low , Noise , Amplifier , nm , TSMC , Duration , project , month , Band , LNA , Mhz , frequency , layout , constraint , coupling , inductance , symmetry , care , layout , Majorly , input , device , RF_IN , signal , care , w.r.t , coupling , symmetry , WTR , Mixer , Attenuator , nm , TSMC , Duration , project , month , project , RF , domain , experience , project , block , project , product , chip , amount , learning , project , block , time , quality , Senior , Analog , Layout , Engineer , Company , Name , Member , Technical , Staff , Company , Name , Education , Training , Bachelor , Engineering , Electrical , Electronics , Visvesvaraya , Technological , University , City , India , Electrical , Electronics , Skills , Cadence , Data , management , database , debugging , feature , IQ , layout , layout , design , LINUX , meeting , mentor , Windows , migration , Operating , Systems , Packaging , progress , project , management , quality , Real , Time , Router , Routers , Sun , Solaris Education : Degree - Visvesvaraya Technological University , Institution - University