-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
-- Date        : Thu Jun 23 17:43:09 2016
-- Host        : E265 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top top_rtds_axis_0_0 -prefix top_rtds_axis_0_0_
--               top_rtds_axis_0_0_sim_netlist.vhdl
-- Design      : top_rtds_axis_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_MultiBoot_v7\ is
  port (
    ClockIn : in STD_LOGIC;
    LoadNewConfigIn : in STD_LOGIC;
    LinkUpIn : in STD_LOGIC
  );
end \top_rtds_axis_0_0_MultiBoot_v7\;

architecture STRUCTURE of \top_rtds_axis_0_0_MultiBoot_v7\ is
  signal IcapData : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^icapenable\ : STD_LOGIC;
  signal \^icapenable_rstpot\ : STD_LOGIC;
  signal IcapEnablen : STD_LOGIC;
  signal \^icapwrite\ : STD_LOGIC;
  signal \^icapwrite_rstpot\ : STD_LOGIC;
  signal IcapWriten : STD_LOGIC;
  signal LinkUpIn_inv : STD_LOGIC;
  signal \State<0>_0\ : STD_LOGIC;
  signal \State[3]_X_27_o_wide_mux_3_OUT\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^state_fsm_ffd1\ : STD_LOGIC;
  signal \State_FSM_FFd1-In\ : STD_LOGIC;
  signal \^state_fsm_ffd2\ : STD_LOGIC;
  signal \State_FSM_FFd2-In\ : STD_LOGIC;
  signal \^state_fsm_ffd3\ : STD_LOGIC;
  signal \State_FSM_FFd3-In\ : STD_LOGIC;
  signal \^state_fsm_ffd4\ : STD_LOGIC;
  signal \State_FSM_FFd4-In1\ : STD_LOGIC;
  signal \^state_state[3]_x_27_o_wide_mux_3_out<15>1\ : STD_LOGIC;
  signal \_n0114_inv\ : STD_LOGIC;
  signal NLW_InstantiateIcap_O_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute XSTLIB : boolean;
  attribute XSTLIB of IcapData_0 : label is std.standard.true;
  attribute XSTLIB of IcapData_1 : label is std.standard.true;
  attribute XSTLIB of IcapData_15 : label is std.standard.true;
  attribute XSTLIB of IcapData_17 : label is std.standard.true;
  attribute XSTLIB of IcapData_28 : label is std.standard.true;
  attribute XSTLIB of IcapData_29 : label is std.standard.true;
  attribute XSTLIB of IcapData_3 : label is std.standard.true;
  attribute XSTLIB of IcapData_4 : label is std.standard.true;
  attribute XSTLIB of IcapData_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of IcapEnable : label is "FDR";
  attribute XSTLIB of IcapEnable : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of IcapEnable_rstpot : label is "___XLNM___137___State_FSM_FFd2-In1";
  attribute XSTLIB of IcapEnable_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of IcapEnablen1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of IcapEnablen1_INV_0 : label is "I:I0";
  attribute XSTLIB of IcapEnablen1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of IcapWrite : label is "FDR";
  attribute XSTLIB of IcapWrite : label is std.standard.true;
  attribute XSTLIB of IcapWrite_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of IcapWriten1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of IcapWriten1_INV_0 : label is "I:I0";
  attribute XSTLIB of IcapWriten1_INV_0 : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of InstantiateIcap : label is "32:INPUT:I<31:0>";
  attribute ICAP_AUTO_SWITCH : string;
  attribute ICAP_AUTO_SWITCH of InstantiateIcap : label is "DISABLE";
  attribute XSTLIB of InstantiateIcap : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of LinkUpIn_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of LinkUpIn_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of LinkUpIn_inv1_INV_0 : label is std.standard.true;
  attribute PK_HLUTNM of \State<0>1\ : label is "___XLNM___139___State<0>1";
  attribute XSTLIB of \State<0>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State[3]_X_27_o_wide_mux_3_OUT<10>1\ : label is "___XLNM___134___State[3]_X_27_o_wide_mux_3_OUT<1>1";
  attribute XSTLIB of \State[3]_X_27_o_wide_mux_3_OUT<10>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State[3]_X_27_o_wide_mux_3_OUT<1>1\ : label is "___XLNM___134___State[3]_X_27_o_wide_mux_3_OUT<1>1";
  attribute XSTLIB of \State[3]_X_27_o_wide_mux_3_OUT<1>1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of State_FSM_FFd1 : label is "FDR";
  attribute XSTLIB of State_FSM_FFd1 : label is std.standard.true;
  attribute PK_HLUTNM of \State_FSM_FFd1-In1\ : label is "___XLNM___135___State_FSM_FFd3-In1";
  attribute XSTLIB of \State_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of State_FSM_FFd2 : label is "FDR";
  attribute XSTLIB of State_FSM_FFd2 : label is std.standard.true;
  attribute PK_HLUTNM of \State_FSM_FFd2-In1\ : label is "___XLNM___137___State_FSM_FFd2-In1";
  attribute XSTLIB of \State_FSM_FFd2-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of State_FSM_FFd3 : label is "FDR";
  attribute XSTLIB of State_FSM_FFd3 : label is std.standard.true;
  attribute PK_HLUTNM of \State_FSM_FFd3-In1\ : label is "___XLNM___135___State_FSM_FFd3-In1";
  attribute XSTLIB of \State_FSM_FFd3-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of State_FSM_FFd4 : label is "FDR";
  attribute XSTLIB of State_FSM_FFd4 : label is std.standard.true;
  attribute PK_HLUTNM of \State_FSM_FFd4-In11\ : label is "___XLNM___138____n0114_inv1";
  attribute XSTLIB of \State_FSM_FFd4-In11\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<0>1\ : label is "___XLNM___133___State_State[3]_X_27_o_wide_mux_3_OUT<3>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<0>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<15>1\ : label is "___XLNM___132___State_State[3]_X_27_o_wide_mux_3_OUT<15>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<15>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<15>11\ : label is "___XLNM___139___State<0>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<15>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<17>1\ : label is "___XLNM___132___State_State[3]_X_27_o_wide_mux_3_OUT<15>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<17>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<28>1\ : label is "___XLNM___136___State_State[3]_X_27_o_wide_mux_3_OUT<29>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<28>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<29>1\ : label is "___XLNM___136___State_State[3]_X_27_o_wide_mux_3_OUT<29>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<29>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \State_State[3]_X_27_o_wide_mux_3_OUT<3>1\ : label is "___XLNM___133___State_State[3]_X_27_o_wide_mux_3_OUT<3>1";
  attribute XSTLIB of \State_State[3]_X_27_o_wide_mux_3_OUT<3>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0114_inv1\ : label is "___XLNM___138____n0114_inv1";
  attribute XSTLIB of \_n0114_inv1\ : label is std.standard.true;
begin
IcapData_0: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(0),
      Q => IcapData(0),
      R => LinkUpIn_inv
    );
IcapData_1: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(1),
      Q => IcapData(1),
      R => LinkUpIn_inv
    );
IcapData_15: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(15),
      Q => IcapData(15),
      R => LinkUpIn_inv
    );
IcapData_17: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(17),
      Q => IcapData(17),
      R => LinkUpIn_inv
    );
IcapData_28: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(28),
      Q => IcapData(28),
      R => LinkUpIn_inv
    );
IcapData_29: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(29),
      Q => IcapData(29),
      R => LinkUpIn_inv
    );
IcapData_3: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(3),
      Q => IcapData(3),
      R => LinkUpIn_inv
    );
IcapData_4: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \^state_state[3]_x_27_o_wide_mux_3_out<15>1\,
      Q => IcapData(4),
      R => LinkUpIn_inv
    );
IcapData_5: unisim.vcomponents.FDRE
     port map (
      C => ClockIn,
      CE => \_n0114_inv\,
      D => \State[3]_X_27_o_wide_mux_3_OUT\(10),
      Q => IcapData(5),
      R => LinkUpIn_inv
    );
IcapEnable: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \^icapenable_rstpot\,
      Q => \^icapenable\,
      R => LinkUpIn_inv
    );
IcapEnable_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4D4C4C"
    )
        port map (
      I0 => \^state_fsm_ffd1\,
      I1 => \^icapenable\,
      I2 => \^state_fsm_ffd3\,
      I3 => \^state_fsm_ffd2\,
      I4 => \^state_fsm_ffd4\,
      O => \^icapenable_rstpot\
    );
IcapEnablen1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icapenable\,
      O => IcapEnablen
    );
IcapWrite: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \^icapwrite_rstpot\,
      Q => \^icapwrite\,
      R => LinkUpIn_inv
    );
IcapWrite_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777700010000"
    )
        port map (
      I0 => \^state_fsm_ffd3\,
      I1 => \^state_fsm_ffd1\,
      I2 => \^state_fsm_ffd2\,
      I3 => \^state_fsm_ffd4\,
      I4 => LoadNewConfigIn,
      I5 => \^icapwrite\,
      O => \^icapwrite_rstpot\
    );
IcapWriten1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icapwrite\,
      O => IcapWriten
    );
InstantiateIcap: unisim.vcomponents.ICAPE2
    generic map(
      DEVICE_ID => X"04244093",
      ICAP_WIDTH => "X32",
      SIM_CFG_FILE_NAME => "NONE"
    )
        port map (
      CLK => ClockIn,
      CSIB => IcapEnablen,
      I(31) => IcapData(4),
      I(30 downto 29) => IcapData(5 downto 4),
      I(28) => IcapData(5),
      I(27) => IcapData(28),
      I(26) => IcapData(29),
      I(25) => IcapData(4),
      I(24) => IcapData(5),
      I(23) => IcapData(5),
      I(22) => IcapData(17),
      I(21) => IcapData(4),
      I(20) => IcapData(5),
      I(19 downto 18) => IcapData(5 downto 4),
      I(17) => IcapData(4),
      I(16) => IcapData(5),
      I(15 downto 14) => IcapData(5 downto 4),
      I(13 downto 12) => IcapData(5 downto 4),
      I(11 downto 10) => IcapData(5 downto 4),
      I(9) => IcapData(5),
      I(8) => IcapData(15),
      I(7) => IcapData(0),
      I(6) => IcapData(1),
      I(5) => IcapData(1),
      I(4) => IcapData(3),
      I(3) => IcapData(4),
      I(2) => IcapData(5),
      I(1 downto 0) => IcapData(5 downto 4),
      O(31 downto 0) => NLW_InstantiateIcap_O_UNCONNECTED(31 downto 0),
      RDWRB => IcapWriten
    );
LinkUpIn_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LinkUpIn,
      O => LinkUpIn_inv
    );
\State<0>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => LinkUpIn,
      O => \State<0>_0\
    );
\State[3]_X_27_o_wide_mux_3_OUT<10>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \^state_fsm_ffd2\,
      I1 => \^state_fsm_ffd3\,
      I2 => \^state_fsm_ffd4\,
      I3 => \^state_fsm_ffd1\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(10)
    );
\State[3]_X_27_o_wide_mux_3_OUT<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ADF"
    )
        port map (
      I0 => \^state_fsm_ffd1\,
      I1 => \^state_fsm_ffd3\,
      I2 => \^state_fsm_ffd4\,
      I3 => \^state_fsm_ffd2\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(1)
    );
State_FSM_FFd1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \State_FSM_FFd1-In\,
      Q => \^state_fsm_ffd1\,
      R => LinkUpIn_inv
    );
\State_FSM_FFd1-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA8A"
    )
        port map (
      I0 => \^state_fsm_ffd1\,
      I1 => \^state_fsm_ffd4\,
      I2 => \^state_fsm_ffd3\,
      I3 => \^state_fsm_ffd2\,
      O => \State_FSM_FFd1-In\
    );
State_FSM_FFd2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \State_FSM_FFd2-In\,
      Q => \^state_fsm_ffd2\,
      R => LinkUpIn_inv
    );
\State_FSM_FFd2-In1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^state_fsm_ffd2\,
      I1 => \^state_fsm_ffd4\,
      I2 => \^state_fsm_ffd3\,
      O => \State_FSM_FFd2-In\
    );
State_FSM_FFd3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \State_FSM_FFd3-In\,
      Q => \^state_fsm_ffd3\,
      R => LinkUpIn_inv
    );
\State_FSM_FFd3-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA9A"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd1\,
      I2 => \^state_fsm_ffd3\,
      I3 => \^state_fsm_ffd2\,
      O => \State_FSM_FFd3-In\
    );
State_FSM_FFd4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ClockIn,
      CE => '1',
      D => \State_FSM_FFd4-In1\,
      Q => \^state_fsm_ffd4\,
      R => \State<0>_0\
    );
\State_FSM_FFd4-In11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5E"
    )
        port map (
      I0 => \^state_fsm_ffd3\,
      I1 => LoadNewConfigIn,
      I2 => \^state_fsm_ffd1\,
      I3 => \^state_fsm_ffd2\,
      O => \State_FSM_FFd4-In1\
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EDE5"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd1\,
      I2 => \^state_fsm_ffd2\,
      I3 => \^state_fsm_ffd3\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(0)
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<15>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8091"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd2\,
      I2 => \^state_fsm_ffd3\,
      I3 => \^state_fsm_ffd1\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(15)
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<15>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^state_fsm_ffd1\,
      I1 => \^state_fsm_ffd2\,
      I2 => \^state_fsm_ffd4\,
      O => \^state_state[3]_x_27_o_wide_mux_3_out<15>1\
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<17>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0819"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd2\,
      I2 => \^state_fsm_ffd3\,
      I3 => \^state_fsm_ffd1\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(17)
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<28>1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd2\,
      I2 => \^state_fsm_ffd1\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(28)
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<29>1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd2\,
      I2 => \^state_fsm_ffd1\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(29)
    );
\State_State[3]_X_27_o_wide_mux_3_OUT<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CD45"
    )
        port map (
      I0 => \^state_fsm_ffd4\,
      I1 => \^state_fsm_ffd1\,
      I2 => \^state_fsm_ffd2\,
      I3 => \^state_fsm_ffd3\,
      O => \State[3]_X_27_o_wide_mux_3_OUT\(3)
    );
\_n0114_inv1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"76"
    )
        port map (
      I0 => \^state_fsm_ffd3\,
      I1 => \^state_fsm_ffd1\,
      I2 => \^state_fsm_ffd2\,
      O => \_n0114_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_ReadDNA\ is
  port (
    Rst : in STD_LOGIC;
    Clock100MHzIn : in STD_LOGIC;
    DnaDataOut : out STD_LOGIC_VECTOR ( 56 downto 0 )
  );
end \top_rtds_axis_0_0_ReadDNA\;

architecture STRUCTURE of \top_rtds_axis_0_0_ReadDNA\ is
  signal DnaCounter : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^dnadataout\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \DnaDataOut[0]_DnaSerialData_MUX_772_o\ : STD_LOGIC;
  signal \DnaDataOut[10]_DnaSerialData_MUX_762_o\ : STD_LOGIC;
  signal \DnaDataOut[11]_DnaSerialData_MUX_761_o\ : STD_LOGIC;
  signal \DnaDataOut[12]_DnaSerialData_MUX_760_o\ : STD_LOGIC;
  signal \DnaDataOut[13]_DnaSerialData_MUX_759_o\ : STD_LOGIC;
  signal \DnaDataOut[14]_DnaSerialData_MUX_758_o\ : STD_LOGIC;
  signal \DnaDataOut[15]_DnaSerialData_MUX_757_o\ : STD_LOGIC;
  signal \DnaDataOut[16]_DnaSerialData_MUX_756_o\ : STD_LOGIC;
  signal \DnaDataOut[17]_DnaSerialData_MUX_755_o\ : STD_LOGIC;
  signal \DnaDataOut[18]_DnaSerialData_MUX_754_o\ : STD_LOGIC;
  signal \DnaDataOut[19]_DnaSerialData_MUX_753_o\ : STD_LOGIC;
  signal \DnaDataOut[1]_DnaSerialData_MUX_771_o\ : STD_LOGIC;
  signal \DnaDataOut[20]_DnaSerialData_MUX_752_o\ : STD_LOGIC;
  signal \DnaDataOut[21]_DnaSerialData_MUX_751_o\ : STD_LOGIC;
  signal \DnaDataOut[22]_DnaSerialData_MUX_750_o\ : STD_LOGIC;
  signal \DnaDataOut[23]_DnaSerialData_MUX_749_o\ : STD_LOGIC;
  signal \DnaDataOut[24]_DnaSerialData_MUX_748_o\ : STD_LOGIC;
  signal \DnaDataOut[25]_DnaSerialData_MUX_747_o\ : STD_LOGIC;
  signal \DnaDataOut[26]_DnaSerialData_MUX_746_o\ : STD_LOGIC;
  signal \DnaDataOut[27]_DnaSerialData_MUX_745_o\ : STD_LOGIC;
  signal \DnaDataOut[28]_DnaSerialData_MUX_744_o\ : STD_LOGIC;
  signal \DnaDataOut[29]_DnaSerialData_MUX_743_o\ : STD_LOGIC;
  signal \DnaDataOut[2]_DnaSerialData_MUX_770_o\ : STD_LOGIC;
  signal \DnaDataOut[30]_DnaSerialData_MUX_742_o\ : STD_LOGIC;
  signal \DnaDataOut[31]_DnaSerialData_MUX_741_o\ : STD_LOGIC;
  signal \DnaDataOut[32]_DnaSerialData_MUX_740_o\ : STD_LOGIC;
  signal \DnaDataOut[33]_DnaSerialData_MUX_739_o\ : STD_LOGIC;
  signal \DnaDataOut[34]_DnaSerialData_MUX_738_o\ : STD_LOGIC;
  signal \DnaDataOut[35]_DnaSerialData_MUX_737_o\ : STD_LOGIC;
  signal \DnaDataOut[36]_DnaSerialData_MUX_736_o\ : STD_LOGIC;
  signal \DnaDataOut[37]_DnaSerialData_MUX_735_o\ : STD_LOGIC;
  signal \DnaDataOut[38]_DnaSerialData_MUX_734_o\ : STD_LOGIC;
  signal \DnaDataOut[39]_DnaSerialData_MUX_733_o\ : STD_LOGIC;
  signal \DnaDataOut[3]_DnaSerialData_MUX_769_o\ : STD_LOGIC;
  signal \DnaDataOut[40]_DnaSerialData_MUX_732_o\ : STD_LOGIC;
  signal \DnaDataOut[41]_DnaSerialData_MUX_731_o\ : STD_LOGIC;
  signal \DnaDataOut[42]_DnaSerialData_MUX_730_o\ : STD_LOGIC;
  signal \DnaDataOut[43]_DnaSerialData_MUX_729_o\ : STD_LOGIC;
  signal \DnaDataOut[44]_DnaSerialData_MUX_728_o\ : STD_LOGIC;
  signal \DnaDataOut[45]_DnaSerialData_MUX_727_o\ : STD_LOGIC;
  signal \DnaDataOut[46]_DnaSerialData_MUX_726_o\ : STD_LOGIC;
  signal \DnaDataOut[47]_DnaSerialData_MUX_725_o\ : STD_LOGIC;
  signal \DnaDataOut[48]_DnaSerialData_MUX_724_o\ : STD_LOGIC;
  signal \DnaDataOut[49]_DnaSerialData_MUX_723_o\ : STD_LOGIC;
  signal \DnaDataOut[4]_DnaSerialData_MUX_768_o\ : STD_LOGIC;
  signal \DnaDataOut[50]_DnaSerialData_MUX_722_o\ : STD_LOGIC;
  signal \DnaDataOut[51]_DnaSerialData_MUX_721_o\ : STD_LOGIC;
  signal \DnaDataOut[52]_DnaSerialData_MUX_720_o\ : STD_LOGIC;
  signal \DnaDataOut[53]_DnaSerialData_MUX_719_o\ : STD_LOGIC;
  signal \DnaDataOut[54]_DnaSerialData_MUX_718_o\ : STD_LOGIC;
  signal \DnaDataOut[55]_DnaSerialData_MUX_717_o\ : STD_LOGIC;
  signal \DnaDataOut[56]_DnaSerialData_MUX_716_o\ : STD_LOGIC;
  signal \DnaDataOut[5]_DnaSerialData_MUX_767_o\ : STD_LOGIC;
  signal \DnaDataOut[6]_DnaSerialData_MUX_766_o\ : STD_LOGIC;
  signal \DnaDataOut[7]_DnaSerialData_MUX_765_o\ : STD_LOGIC;
  signal \DnaDataOut[8]_DnaSerialData_MUX_764_o\ : STD_LOGIC;
  signal \DnaDataOut[9]_DnaSerialData_MUX_763_o\ : STD_LOGIC;
  signal \^dnaread\ : STD_LOGIC;
  signal \^dnaread_rstpot\ : STD_LOGIC;
  signal \^dnaready\ : STD_LOGIC;
  signal \^dnaready_rstpot\ : STD_LOGIC;
  signal DnaSerialData : STD_LOGIC;
  signal \^dnashift\ : STD_LOGIC;
  signal \^dnashift_rstpot\ : STD_LOGIC;
  signal \^mcount_dnacounter_xor<4>11\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\ : STD_LOGIC;
  signal \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\ : STD_LOGIC;
  signal N3 : STD_LOGIC;
  signal Result : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \_n0109_inv\ : STD_LOGIC;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of DNA_PORT_inst : label is "no";
  attribute XSTLIB : boolean;
  attribute XSTLIB of DNA_PORT_inst : label is std.standard.true;
  attribute XSTLIB of DnaCounter_0 : label is std.standard.true;
  attribute XSTLIB of DnaCounter_1 : label is std.standard.true;
  attribute XSTLIB of DnaCounter_2 : label is std.standard.true;
  attribute XSTLIB of DnaCounter_3 : label is std.standard.true;
  attribute XSTLIB of DnaCounter_4 : label is std.standard.true;
  attribute XSTLIB of DnaCounter_5 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_0 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_1 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_10 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_11 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_12 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_13 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_14 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_15 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_16 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_17 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_18 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_19 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_2 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_20 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_21 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_22 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_23 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_24 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_25 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_26 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_27 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_28 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_29 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_3 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_30 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_31 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_32 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_33 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_34 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_35 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_36 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_37 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_38 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_39 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_4 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_40 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_41 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_42 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_43 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_44 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_45 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_46 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_47 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_48 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_49 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_5 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_50 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_51 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_52 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_53 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_54 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_55 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_56 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_6 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_7 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_8 : label is std.standard.true;
  attribute XSTLIB of DnaDataOut_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of DnaRead : label is "FDC";
  attribute XSTLIB of DnaRead : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of DnaRead_rstpot : label is "___XLNM___154___DnaRead_rstpot";
  attribute XSTLIB of DnaRead_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of DnaReady : label is "FDC";
  attribute XSTLIB of DnaReady : label is std.standard.true;
  attribute XSTLIB of DnaReady_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of DnaShift : label is "FDC";
  attribute XSTLIB of DnaShift : label is std.standard.true;
  attribute PK_HLUTNM of DnaShift_rstpot : label is "___XLNM___154___DnaRead_rstpot";
  attribute XSTLIB of DnaShift_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_DnaCounter_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_DnaCounter_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_DnaCounter_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_DnaCounter_xor<2>11\ : label is "___XLNM___159___Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1111";
  attribute XSTLIB of \Mcount_DnaCounter_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_DnaCounter_xor<3>11\ : label is "___XLNM___140___Mcount_DnaCounter_xor<4>11";
  attribute XSTLIB of \Mcount_DnaCounter_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_DnaCounter_xor<4>11\ : label is "___XLNM___140___Mcount_DnaCounter_xor<4>11";
  attribute XSTLIB of \Mcount_DnaCounter_xor<4>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_DnaCounter_xor<4>111\ : label is "___XLNM___157___Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1121";
  attribute XSTLIB of \Mcount_DnaCounter_xor<4>111\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DnaCounter_xor<5>11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1111\ : label is "___XLNM___159___Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o131\ : label is "___XLNM___144___Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o131";
  attribute XSTLIB of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o131\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1_SW1\ : label is "___XLNM___144___Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o131";
  attribute XSTLIB of \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1121\ : label is "___XLNM___157___Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1131\ : label is "___XLNM___143___Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1131";
  attribute XSTLIB of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1131\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o121\ : label is "___XLNM___155___Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1121\ : label is "___XLNM___158___Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1131\ : label is "___XLNM___143___Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1131";
  attribute XSTLIB of \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1131\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[12]_DnaSerialData_MUX_760_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o1111\ : label is "___XLNM___158___Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[14]_DnaSerialData_MUX_758_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[15]_DnaSerialData_MUX_757_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[16]_DnaSerialData_MUX_756_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1111\ : label is "___XLNM___149___Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1121\ : label is "___XLNM___148___Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o121\ : label is "___XLNM___155___Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o1111\ : label is "___XLNM___149___Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o1111\ : label is "___XLNM___148___Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o121\ : label is "___XLNM___152___Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o1121\ : label is "___XLNM___153___Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o1121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o121\ : label is "___XLNM___152___Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[20]_DnaSerialData_MUX_752_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o1111\ : label is "___XLNM___147___Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o121\ : label is "___XLNM___150___Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[22]_DnaSerialData_MUX_750_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o1111\ : label is "___XLNM___147___Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o121\ : label is "___XLNM___150___Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[24]_DnaSerialData_MUX_748_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o1121\ : label is "___XLNM___142___Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o1121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o121\ : label is "___XLNM___156___Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o1111\ : label is "___XLNM___142___Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o1111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o121\ : label is "___XLNM___156___Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o121\ : label is "___XLNM___151___Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[28]_DnaSerialData_MUX_744_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o121\ : label is "___XLNM___151___Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o121";
  attribute XSTLIB of \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o1111\ : label is "___XLNM___153___Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o1121";
  attribute XSTLIB of \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[30]_DnaSerialData_MUX_742_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[31]_DnaSerialData_MUX_741_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[32]_DnaSerialData_MUX_740_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o1111\ : label is "___XLNM___146___Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[34]_DnaSerialData_MUX_738_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o1111\ : label is "___XLNM___146___Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[36]_DnaSerialData_MUX_736_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o1111\ : label is "___XLNM___145___Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[38]_DnaSerialData_MUX_734_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o1111\ : label is "___XLNM___145___Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[3]_DnaSerialData_MUX_769_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[40]_DnaSerialData_MUX_732_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o1121\ : label is "___XLNM___141___Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o1121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o1111\ : label is "___XLNM___141___Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o1111";
  attribute XSTLIB of \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[43]_DnaSerialData_MUX_729_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[44]_DnaSerialData_MUX_728_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[45]_DnaSerialData_MUX_727_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[46]_DnaSerialData_MUX_726_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[47]_DnaSerialData_MUX_725_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[48]_DnaSerialData_MUX_724_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[49]_DnaSerialData_MUX_723_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[4]_DnaSerialData_MUX_768_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[50]_DnaSerialData_MUX_722_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[51]_DnaSerialData_MUX_721_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[52]_DnaSerialData_MUX_720_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[53]_DnaSerialData_MUX_719_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[54]_DnaSerialData_MUX_718_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[55]_DnaSerialData_MUX_717_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[56]_DnaSerialData_MUX_716_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[5]_DnaSerialData_MUX_767_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[6]_DnaSerialData_MUX_766_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[7]_DnaSerialData_MUX_765_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[8]_DnaSerialData_MUX_764_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DnaDataOut[9]_DnaSerialData_MUX_763_o11\ : label is std.standard.true;
  attribute XSTLIB of \Result<1>1\ : label is std.standard.true;
  attribute XSTLIB of \_n0109_inv1\ : label is std.standard.true;
begin
  DnaDataOut(56 downto 0) <= \^dnadataout\(56 downto 0);
DNA_PORT_inst: unisim.vcomponents.DNA_PORT
    generic map(
      SIM_DNA_VALUE => X"073A49CE5750DB0"
    )
        port map (
      CLK => Clock100MHzIn,
      DIN => '0',
      DOUT => DnaSerialData,
      READ => \^dnaread\,
      SHIFT => \^dnashift\
    );
DnaCounter_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(0),
      Q => DnaCounter(0)
    );
DnaCounter_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(1),
      Q => DnaCounter(1)
    );
DnaCounter_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(2),
      Q => DnaCounter(2)
    );
DnaCounter_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(3),
      Q => DnaCounter(3)
    );
DnaCounter_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(4),
      Q => DnaCounter(4)
    );
DnaCounter_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => Result(5),
      Q => DnaCounter(5)
    );
DnaDataOut_0: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[0]_DnaSerialData_MUX_772_o\,
      Q => \^dnadataout\(0)
    );
DnaDataOut_1: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[1]_DnaSerialData_MUX_771_o\,
      Q => \^dnadataout\(1)
    );
DnaDataOut_10: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[10]_DnaSerialData_MUX_762_o\,
      Q => \^dnadataout\(10)
    );
DnaDataOut_11: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[11]_DnaSerialData_MUX_761_o\,
      Q => \^dnadataout\(11)
    );
DnaDataOut_12: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[12]_DnaSerialData_MUX_760_o\,
      Q => \^dnadataout\(12)
    );
DnaDataOut_13: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[13]_DnaSerialData_MUX_759_o\,
      Q => \^dnadataout\(13)
    );
DnaDataOut_14: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[14]_DnaSerialData_MUX_758_o\,
      Q => \^dnadataout\(14)
    );
DnaDataOut_15: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[15]_DnaSerialData_MUX_757_o\,
      Q => \^dnadataout\(15)
    );
DnaDataOut_16: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[16]_DnaSerialData_MUX_756_o\,
      Q => \^dnadataout\(16)
    );
DnaDataOut_17: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[17]_DnaSerialData_MUX_755_o\,
      Q => \^dnadataout\(17)
    );
DnaDataOut_18: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[18]_DnaSerialData_MUX_754_o\,
      Q => \^dnadataout\(18)
    );
DnaDataOut_19: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[19]_DnaSerialData_MUX_753_o\,
      Q => \^dnadataout\(19)
    );
DnaDataOut_2: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[2]_DnaSerialData_MUX_770_o\,
      Q => \^dnadataout\(2)
    );
DnaDataOut_20: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[20]_DnaSerialData_MUX_752_o\,
      Q => \^dnadataout\(20)
    );
DnaDataOut_21: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[21]_DnaSerialData_MUX_751_o\,
      Q => \^dnadataout\(21)
    );
DnaDataOut_22: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[22]_DnaSerialData_MUX_750_o\,
      Q => \^dnadataout\(22)
    );
DnaDataOut_23: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[23]_DnaSerialData_MUX_749_o\,
      Q => \^dnadataout\(23)
    );
DnaDataOut_24: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[24]_DnaSerialData_MUX_748_o\,
      Q => \^dnadataout\(24)
    );
DnaDataOut_25: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[25]_DnaSerialData_MUX_747_o\,
      Q => \^dnadataout\(25)
    );
DnaDataOut_26: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[26]_DnaSerialData_MUX_746_o\,
      Q => \^dnadataout\(26)
    );
DnaDataOut_27: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[27]_DnaSerialData_MUX_745_o\,
      Q => \^dnadataout\(27)
    );
DnaDataOut_28: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[28]_DnaSerialData_MUX_744_o\,
      Q => \^dnadataout\(28)
    );
DnaDataOut_29: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[29]_DnaSerialData_MUX_743_o\,
      Q => \^dnadataout\(29)
    );
DnaDataOut_3: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[3]_DnaSerialData_MUX_769_o\,
      Q => \^dnadataout\(3)
    );
DnaDataOut_30: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[30]_DnaSerialData_MUX_742_o\,
      Q => \^dnadataout\(30)
    );
DnaDataOut_31: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[31]_DnaSerialData_MUX_741_o\,
      Q => \^dnadataout\(31)
    );
DnaDataOut_32: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[32]_DnaSerialData_MUX_740_o\,
      Q => \^dnadataout\(32)
    );
DnaDataOut_33: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[33]_DnaSerialData_MUX_739_o\,
      Q => \^dnadataout\(33)
    );
DnaDataOut_34: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[34]_DnaSerialData_MUX_738_o\,
      Q => \^dnadataout\(34)
    );
DnaDataOut_35: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[35]_DnaSerialData_MUX_737_o\,
      Q => \^dnadataout\(35)
    );
DnaDataOut_36: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[36]_DnaSerialData_MUX_736_o\,
      Q => \^dnadataout\(36)
    );
DnaDataOut_37: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[37]_DnaSerialData_MUX_735_o\,
      Q => \^dnadataout\(37)
    );
DnaDataOut_38: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[38]_DnaSerialData_MUX_734_o\,
      Q => \^dnadataout\(38)
    );
DnaDataOut_39: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[39]_DnaSerialData_MUX_733_o\,
      Q => \^dnadataout\(39)
    );
DnaDataOut_4: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[4]_DnaSerialData_MUX_768_o\,
      Q => \^dnadataout\(4)
    );
DnaDataOut_40: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[40]_DnaSerialData_MUX_732_o\,
      Q => \^dnadataout\(40)
    );
DnaDataOut_41: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[41]_DnaSerialData_MUX_731_o\,
      Q => \^dnadataout\(41)
    );
DnaDataOut_42: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[42]_DnaSerialData_MUX_730_o\,
      Q => \^dnadataout\(42)
    );
DnaDataOut_43: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[43]_DnaSerialData_MUX_729_o\,
      Q => \^dnadataout\(43)
    );
DnaDataOut_44: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[44]_DnaSerialData_MUX_728_o\,
      Q => \^dnadataout\(44)
    );
DnaDataOut_45: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[45]_DnaSerialData_MUX_727_o\,
      Q => \^dnadataout\(45)
    );
DnaDataOut_46: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[46]_DnaSerialData_MUX_726_o\,
      Q => \^dnadataout\(46)
    );
DnaDataOut_47: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[47]_DnaSerialData_MUX_725_o\,
      Q => \^dnadataout\(47)
    );
DnaDataOut_48: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[48]_DnaSerialData_MUX_724_o\,
      Q => \^dnadataout\(48)
    );
DnaDataOut_49: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[49]_DnaSerialData_MUX_723_o\,
      Q => \^dnadataout\(49)
    );
DnaDataOut_5: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[5]_DnaSerialData_MUX_767_o\,
      Q => \^dnadataout\(5)
    );
DnaDataOut_50: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[50]_DnaSerialData_MUX_722_o\,
      Q => \^dnadataout\(50)
    );
DnaDataOut_51: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[51]_DnaSerialData_MUX_721_o\,
      Q => \^dnadataout\(51)
    );
DnaDataOut_52: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[52]_DnaSerialData_MUX_720_o\,
      Q => \^dnadataout\(52)
    );
DnaDataOut_53: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[53]_DnaSerialData_MUX_719_o\,
      Q => \^dnadataout\(53)
    );
DnaDataOut_54: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[54]_DnaSerialData_MUX_718_o\,
      Q => \^dnadataout\(54)
    );
DnaDataOut_55: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[55]_DnaSerialData_MUX_717_o\,
      Q => \^dnadataout\(55)
    );
DnaDataOut_56: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[56]_DnaSerialData_MUX_716_o\,
      Q => \^dnadataout\(56)
    );
DnaDataOut_6: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[6]_DnaSerialData_MUX_766_o\,
      Q => \^dnadataout\(6)
    );
DnaDataOut_7: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[7]_DnaSerialData_MUX_765_o\,
      Q => \^dnadataout\(7)
    );
DnaDataOut_8: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[8]_DnaSerialData_MUX_764_o\,
      Q => \^dnadataout\(8)
    );
DnaDataOut_9: unisim.vcomponents.FDCE
     port map (
      C => Clock100MHzIn,
      CE => \_n0109_inv\,
      CLR => Rst,
      D => \DnaDataOut[9]_DnaSerialData_MUX_763_o\,
      Q => \^dnadataout\(9)
    );
DnaRead: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => '1',
      CLR => Rst,
      D => \^dnaread_rstpot\,
      Q => \^dnaread\
    );
DnaRead_rstpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^dnaread\,
      I1 => \^dnaready\,
      I2 => \^dnashift\,
      O => \^dnaread_rstpot\
    );
DnaReady: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => '1',
      CLR => Rst,
      D => \^dnaready_rstpot\,
      Q => \^dnaready\
    );
DnaReady_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(0),
      I2 => DnaCounter(5),
      I3 => \^dnashift\,
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \^dnaready\,
      O => \^dnaready_rstpot\
    );
DnaShift: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHzIn,
      CE => '1',
      CLR => Rst,
      D => \^dnashift_rstpot\,
      Q => \^dnashift\
    );
DnaShift_rstpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^dnaread\,
      I1 => \^dnaready\,
      I2 => \^dnashift\,
      O => \^dnashift_rstpot\
    );
\Mcount_DnaCounter_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DnaCounter(0),
      O => Result(0)
    );
\Mcount_DnaCounter_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(0),
      I2 => DnaCounter(1),
      O => Result(2)
    );
\Mcount_DnaCounter_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(0),
      I2 => DnaCounter(1),
      I3 => DnaCounter(2),
      O => Result(3)
    );
\Mcount_DnaCounter_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => DnaCounter(4),
      I1 => DnaCounter(0),
      I2 => DnaCounter(1),
      I3 => DnaCounter(2),
      I4 => DnaCounter(3),
      O => Result(4)
    );
\Mcount_DnaCounter_xor<4>111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => DnaCounter(4),
      I1 => DnaCounter(1),
      I2 => DnaCounter(2),
      O => \^mcount_dnacounter_xor<4>11\
    );
\Mcount_DnaCounter_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(0),
      I2 => DnaCounter(1),
      I3 => DnaCounter(2),
      I4 => DnaCounter(3),
      I5 => DnaCounter(4),
      O => Result(5)
    );
\Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \^dnadataout\(0),
      I1 => DnaCounter(5),
      I2 => DnaCounter(3),
      I3 => DnaCounter(0),
      I4 => N3,
      O => \DnaDataOut[0]_DnaSerialData_MUX_772_o\
    );
\Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      O => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\
    );
\Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\
    );
\Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o1_SW1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \^dnadataout\(0),
      I1 => DnaCounter(2),
      I2 => DnaCounter(4),
      I3 => DnaCounter(1),
      I4 => DnaSerialData,
      O => N3
    );
\Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFAAA8AAA8AAA"
    )
        port map (
      I0 => \^dnadataout\(10),
      I1 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\,
      I2 => DnaCounter(2),
      I3 => DnaCounter(1),
      I4 => DnaCounter(0),
      I5 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      O => \DnaDataOut[10]_DnaSerialData_MUX_762_o\
    );
\Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      O => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\
    );
\Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o1131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => DnaCounter(0),
      I1 => DnaCounter(5),
      I2 => DnaCounter(4),
      I3 => DnaCounter(3),
      O => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\
    );
\Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(3),
      I2 => DnaCounter(4),
      I3 => DnaSerialData,
      O => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\
    );
\Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAA8AAA8AAA8AA"
    )
        port map (
      I0 => \^dnadataout\(11),
      I1 => DnaCounter(1),
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\,
      I3 => DnaCounter(2),
      I4 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      I5 => DnaCounter(0),
      O => \DnaDataOut[11]_DnaSerialData_MUX_761_o\
    );
\Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      O => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\
    );
\Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o1131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => DnaCounter(4),
      I1 => DnaCounter(5),
      I2 => DnaCounter(0),
      I3 => DnaCounter(3),
      O => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\
    );
\Mmux_DnaDataOut[12]_DnaSerialData_MUX_760_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AABBAAA8AAA8AA"
    )
        port map (
      I0 => \^dnadataout\(12),
      I1 => DnaCounter(1),
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\,
      I3 => DnaCounter(2),
      I4 => DnaCounter(0),
      I5 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      O => \DnaDataOut[12]_DnaSerialData_MUX_760_o\
    );
\Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAA8AAA8AAA8AA"
    )
        port map (
      I0 => \^dnadataout\(13),
      I1 => DnaCounter(2),
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\,
      I3 => DnaCounter(1),
      I4 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      I5 => DnaCounter(0),
      O => \DnaDataOut[13]_DnaSerialData_MUX_759_o\
    );
\Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o1111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(1),
      O => \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\
    );
\Mmux_DnaDataOut[14]_DnaSerialData_MUX_758_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AABBAAA8AAA8AA"
    )
        port map (
      I0 => \^dnadataout\(14),
      I1 => DnaCounter(2),
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\,
      I3 => DnaCounter(1),
      I4 => DnaCounter(0),
      I5 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      O => \DnaDataOut[14]_DnaSerialData_MUX_758_o\
    );
\Mmux_DnaDataOut[15]_DnaSerialData_MUX_757_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAA8AAA8AAA8"
    )
        port map (
      I0 => \^dnadataout\(15),
      I1 => DnaCounter(1),
      I2 => DnaCounter(2),
      I3 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\,
      I4 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      I5 => DnaCounter(0),
      O => \DnaDataOut[15]_DnaSerialData_MUX_757_o\
    );
\Mmux_DnaDataOut[16]_DnaSerialData_MUX_756_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8ABABAAA8AAA8"
    )
        port map (
      I0 => \^dnadataout\(16),
      I1 => DnaCounter(2),
      I2 => DnaCounter(1),
      I3 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o113\,
      I4 => DnaCounter(0),
      I5 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      O => \DnaDataOut[16]_DnaSerialData_MUX_756_o\
    );
\Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(17),
      I1 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(0),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      O => \DnaDataOut[17]_DnaSerialData_MUX_755_o\
    );
\Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(4),
      I2 => DnaCounter(0),
      O => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\
    );
\Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o1121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      I2 => DnaCounter(5),
      O => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\
    );
\Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(5),
      I2 => DnaSerialData,
      O => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\
    );
\Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(18),
      I1 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\,
      I3 => DnaCounter(0),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      O => \DnaDataOut[18]_DnaSerialData_MUX_754_o\
    );
\Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => DnaCounter(0),
      I1 => DnaCounter(4),
      I2 => DnaCounter(3),
      O => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\
    );
\Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(19),
      I1 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      O => \DnaDataOut[19]_DnaSerialData_MUX_753_o\
    );
\Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      I2 => DnaCounter(5),
      O => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\
    );
\Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(4),
      I2 => DnaCounter(2),
      O => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\
    );
\Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(1),
      I1 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      O => \DnaDataOut[1]_DnaSerialData_MUX_771_o\
    );
\Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o1121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(4),
      I2 => DnaCounter(0),
      O => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\
    );
\Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(1),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\
    );
\Mmux_DnaDataOut[20]_DnaSerialData_MUX_752_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(20),
      I1 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      O => \DnaDataOut[20]_DnaSerialData_MUX_752_o\
    );
\Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(21),
      I1 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      O => \DnaDataOut[21]_DnaSerialData_MUX_751_o\
    );
\Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(1),
      I2 => DnaCounter(5),
      O => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\
    );
\Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(4),
      I2 => DnaCounter(1),
      O => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\
    );
\Mmux_DnaDataOut[22]_DnaSerialData_MUX_750_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(22),
      I1 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      O => \DnaDataOut[22]_DnaSerialData_MUX_750_o\
    );
\Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(23),
      I1 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      O => \DnaDataOut[23]_DnaSerialData_MUX_749_o\
    );
\Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      I2 => DnaCounter(5),
      O => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\
    );
\Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(1),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\
    );
\Mmux_DnaDataOut[24]_DnaSerialData_MUX_748_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(24),
      I1 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      O => \DnaDataOut[24]_DnaSerialData_MUX_748_o\
    );
\Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(25),
      I1 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\,
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[25]_DnaSerialData_MUX_747_o\
    );
\Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o1121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(4),
      I2 => DnaCounter(3),
      I3 => DnaCounter(0),
      O => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\
    );
\Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(0),
      I2 => DnaSerialData,
      O => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\
    );
\Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(26),
      I1 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\,
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[26]_DnaSerialData_MUX_746_o\
    );
\Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o1111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => DnaCounter(0),
      I1 => DnaCounter(4),
      I2 => DnaCounter(5),
      I3 => DnaCounter(3),
      O => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\
    );
\Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(0),
      I2 => DnaSerialData,
      O => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\
    );
\Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(27),
      I1 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\,
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[27]_DnaSerialData_MUX_745_o\
    );
\Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(2),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\
    );
\Mmux_DnaDataOut[28]_DnaSerialData_MUX_744_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(28),
      I1 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\,
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[28]_DnaSerialData_MUX_744_o\
    );
\Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(29),
      I1 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\,
      I2 => \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[29]_DnaSerialData_MUX_743_o\
    );
\Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => DnaCounter(2),
      I1 => DnaCounter(1),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\
    );
\Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(2),
      I1 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o112\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      O => \DnaDataOut[2]_DnaSerialData_MUX_770_o\
    );
\Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DnaCounter(3),
      I1 => DnaCounter(0),
      I2 => DnaCounter(4),
      O => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\
    );
\Mmux_DnaDataOut[30]_DnaSerialData_MUX_742_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(30),
      I1 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\,
      I2 => \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[30]_DnaSerialData_MUX_742_o\
    );
\Mmux_DnaDataOut[31]_DnaSerialData_MUX_741_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(31),
      I1 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o112\,
      I2 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[31]_DnaSerialData_MUX_741_o\
    );
\Mmux_DnaDataOut[32]_DnaSerialData_MUX_740_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(32),
      I1 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o111\,
      I2 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[32]_DnaSerialData_MUX_740_o\
    );
\Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(33),
      I1 => \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[33]_DnaSerialData_MUX_739_o\
    );
\Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(1),
      I2 => DnaCounter(2),
      O => \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\
    );
\Mmux_DnaDataOut[34]_DnaSerialData_MUX_738_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(34),
      I1 => \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\,
      I2 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[34]_DnaSerialData_MUX_738_o\
    );
\Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(35),
      I1 => \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[35]_DnaSerialData_MUX_737_o\
    );
\Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(1),
      I2 => DnaCounter(2),
      O => \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\
    );
\Mmux_DnaDataOut[36]_DnaSerialData_MUX_736_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(36),
      I1 => \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\,
      I2 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[36]_DnaSerialData_MUX_736_o\
    );
\Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(37),
      I1 => \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[37]_DnaSerialData_MUX_735_o\
    );
\Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(2),
      I2 => DnaCounter(1),
      O => \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\
    );
\Mmux_DnaDataOut[38]_DnaSerialData_MUX_734_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(38),
      I1 => \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\,
      I2 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[38]_DnaSerialData_MUX_734_o\
    );
\Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(39),
      I1 => \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[39]_DnaSerialData_MUX_733_o\
    );
\Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o1111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(1),
      I2 => DnaCounter(2),
      O => \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\
    );
\Mmux_DnaDataOut[3]_DnaSerialData_MUX_769_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(3),
      I1 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I2 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[3]_DnaSerialData_MUX_769_o\
    );
\Mmux_DnaDataOut[40]_DnaSerialData_MUX_732_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(40),
      I1 => \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\,
      I2 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[40]_DnaSerialData_MUX_732_o\
    );
\Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(41),
      I1 => \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\,
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\,
      I3 => DnaCounter(3),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[41]_DnaSerialData_MUX_731_o\
    );
\Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o1121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => DnaCounter(4),
      I1 => DnaCounter(0),
      I2 => DnaCounter(5),
      I3 => DnaCounter(3),
      O => \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\
    );
\Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(42),
      I1 => \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\,
      I2 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o112\,
      I3 => DnaCounter(3),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[42]_DnaSerialData_MUX_730_o\
    );
\Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o1111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => DnaCounter(5),
      I1 => DnaCounter(3),
      I2 => DnaCounter(4),
      I3 => DnaCounter(0),
      O => \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\
    );
\Mmux_DnaDataOut[43]_DnaSerialData_MUX_729_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(43),
      I1 => \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\,
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[43]_DnaSerialData_MUX_729_o\
    );
\Mmux_DnaDataOut[44]_DnaSerialData_MUX_728_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(44),
      I1 => \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\,
      I2 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o112\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[44]_DnaSerialData_MUX_728_o\
    );
\Mmux_DnaDataOut[45]_DnaSerialData_MUX_727_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(45),
      I1 => \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\,
      I2 => \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[45]_DnaSerialData_MUX_727_o\
    );
\Mmux_DnaDataOut[46]_DnaSerialData_MUX_726_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(46),
      I1 => \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\,
      I2 => \Mmux_DnaDataOut[13]_DnaSerialData_MUX_759_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[46]_DnaSerialData_MUX_726_o\
    );
\Mmux_DnaDataOut[47]_DnaSerialData_MUX_725_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(47),
      I1 => \Mmux_DnaDataOut[41]_DnaSerialData_MUX_731_o112\,
      I2 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[47]_DnaSerialData_MUX_725_o\
    );
\Mmux_DnaDataOut[48]_DnaSerialData_MUX_724_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(48),
      I1 => \Mmux_DnaDataOut[42]_DnaSerialData_MUX_730_o111\,
      I2 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[48]_DnaSerialData_MUX_724_o\
    );
\Mmux_DnaDataOut[49]_DnaSerialData_MUX_723_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(49),
      I1 => \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(3),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[49]_DnaSerialData_MUX_723_o\
    );
\Mmux_DnaDataOut[4]_DnaSerialData_MUX_768_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(4),
      I1 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I2 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[27]_DnaSerialData_MUX_745_o12\,
      O => \DnaDataOut[4]_DnaSerialData_MUX_768_o\
    );
\Mmux_DnaDataOut[50]_DnaSerialData_MUX_722_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(50),
      I1 => \Mmux_DnaDataOut[33]_DnaSerialData_MUX_739_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(3),
      I4 => \^mcount_dnacounter_xor<4>11\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[50]_DnaSerialData_MUX_722_o\
    );
\Mmux_DnaDataOut[51]_DnaSerialData_MUX_721_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(51),
      I1 => \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[51]_DnaSerialData_MUX_721_o\
    );
\Mmux_DnaDataOut[52]_DnaSerialData_MUX_720_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(52),
      I1 => \Mmux_DnaDataOut[35]_DnaSerialData_MUX_737_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[19]_DnaSerialData_MUX_753_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[52]_DnaSerialData_MUX_720_o\
    );
\Mmux_DnaDataOut[53]_DnaSerialData_MUX_719_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(53),
      I1 => \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[53]_DnaSerialData_MUX_719_o\
    );
\Mmux_DnaDataOut[54]_DnaSerialData_MUX_718_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(54),
      I1 => \Mmux_DnaDataOut[37]_DnaSerialData_MUX_735_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[54]_DnaSerialData_MUX_718_o\
    );
\Mmux_DnaDataOut[55]_DnaSerialData_MUX_717_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(55),
      I1 => \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\,
      I2 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      I5 => \Mmux_DnaDataOut[25]_DnaSerialData_MUX_747_o12\,
      O => \DnaDataOut[55]_DnaSerialData_MUX_717_o\
    );
\Mmux_DnaDataOut[56]_DnaSerialData_MUX_716_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(56),
      I1 => \Mmux_DnaDataOut[39]_DnaSerialData_MUX_733_o111\,
      I2 => \Mmux_DnaDataOut[18]_DnaSerialData_MUX_754_o111\,
      I3 => DnaCounter(3),
      I4 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o12\,
      I5 => \Mmux_DnaDataOut[26]_DnaSerialData_MUX_746_o12\,
      O => \DnaDataOut[56]_DnaSerialData_MUX_716_o\
    );
\Mmux_DnaDataOut[5]_DnaSerialData_MUX_767_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(5),
      I1 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[5]_DnaSerialData_MUX_767_o\
    );
\Mmux_DnaDataOut[6]_DnaSerialData_MUX_766_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(6),
      I1 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I2 => \Mmux_DnaDataOut[21]_DnaSerialData_MUX_751_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      I5 => \Mmux_DnaDataOut[29]_DnaSerialData_MUX_743_o12\,
      O => \DnaDataOut[6]_DnaSerialData_MUX_766_o\
    );
\Mmux_DnaDataOut[7]_DnaSerialData_MUX_765_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(7),
      I1 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\,
      I2 => \Mmux_DnaDataOut[1]_DnaSerialData_MUX_771_o112\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      O => \DnaDataOut[7]_DnaSerialData_MUX_765_o\
    );
\Mmux_DnaDataOut[8]_DnaSerialData_MUX_764_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8A8A8A8A8A8"
    )
        port map (
      I0 => \^dnadataout\(8),
      I1 => \Mmux_DnaDataOut[2]_DnaSerialData_MUX_770_o111\,
      I2 => \Mmux_DnaDataOut[23]_DnaSerialData_MUX_749_o111\,
      I3 => DnaCounter(0),
      I4 => \Mmux_DnaDataOut[0]_DnaSerialData_MUX_772_o13\,
      I5 => \Mmux_DnaDataOut[17]_DnaSerialData_MUX_755_o12\,
      O => \DnaDataOut[8]_DnaSerialData_MUX_764_o\
    );
\Mmux_DnaDataOut[9]_DnaSerialData_MUX_763_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => \^dnadataout\(9),
      I1 => \Mmux_DnaDataOut[11]_DnaSerialData_MUX_761_o113\,
      I2 => DnaCounter(1),
      I3 => DnaCounter(2),
      I4 => \Mmux_DnaDataOut[10]_DnaSerialData_MUX_762_o12\,
      I5 => DnaCounter(0),
      O => \DnaDataOut[9]_DnaSerialData_MUX_763_o\
    );
\Result<1>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DnaCounter(1),
      I1 => DnaCounter(0),
      O => Result(1)
    );
\_n0109_inv1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dnaready\,
      I1 => \^dnashift\,
      O => \_n0109_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_blk_mem_gen_generic_cstr\ is
  port (
    CLKA : in STD_LOGIC;
    ENA : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    ENB : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    RSTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    RSTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DOUTA : out STD_LOGIC_VECTOR ( 17 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 17 downto 0 );
    RDADDRECC : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end \top_rtds_axis_0_0_blk_mem_gen_generic_cstr\;

architecture STRUCTURE of \top_rtds_axis_0_0_blk_mem_gen_generic_cstr\ is
  signal \^dbiterr\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XSTLIB : boolean;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "4:INPUT:WEA<3:0>";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute EN_PWRGATE : string;
  attribute EN_PWRGATE of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "NONE";
  attribute EN_SDBITERR_INIT_V6 : string;
  attribute EN_SDBITERR_INIT_V6 of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "FALSE";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "no";
  attribute SAVEDATA : string;
  attribute SAVEDATA of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is "FALSE";
  attribute XSTLIB of \ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\ : label is std.standard.true;
begin
  DBITERR <= \^dbiterr\;
  DOUTA(17) <= \^dbiterr\;
  DOUTA(16) <= \^dbiterr\;
  DOUTA(15) <= \^dbiterr\;
  DOUTA(14) <= \^dbiterr\;
  DOUTA(13) <= \^dbiterr\;
  DOUTA(12) <= \^dbiterr\;
  DOUTA(11) <= \^dbiterr\;
  DOUTA(10) <= \^dbiterr\;
  DOUTA(9) <= \^dbiterr\;
  DOUTA(8) <= \^dbiterr\;
  DOUTA(7) <= \^dbiterr\;
  DOUTA(6) <= \^dbiterr\;
  DOUTA(5) <= \^dbiterr\;
  DOUTA(4) <= \^dbiterr\;
  DOUTA(3) <= \^dbiterr\;
  DOUTA(2) <= \^dbiterr\;
  DOUTA(1) <= \^dbiterr\;
  DOUTA(0) <= \^dbiterr\;
  RDADDRECC(9) <= \^dbiterr\;
  RDADDRECC(8) <= \^dbiterr\;
  RDADDRECC(7) <= \^dbiterr\;
  RDADDRECC(6) <= \^dbiterr\;
  RDADDRECC(5) <= \^dbiterr\;
  RDADDRECC(4) <= \^dbiterr\;
  RDADDRECC(3) <= \^dbiterr\;
  RDADDRECC(2) <= \^dbiterr\;
  RDADDRECC(1) <= \^dbiterr\;
  RDADDRECC(0) <= \^dbiterr\;
  SBITERR <= \^dbiterr\;
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^dbiterr\
    );
\ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRA(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => ADDRB(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => CLKA,
      CLKBWRCLK => CLKB,
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => DOUTB(16 downto 9),
      DOBDO(7 downto 0) => DOUTB(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => DOUTB(17),
      DOPBDOP(0) => DOUTB(8),
      ENARDEN => ENA,
      ENBWREN => ENB,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => RSTB(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO1_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  port (
    CLKA : in STD_LOGIC;
    ENA : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    ENB : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    RSTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RSTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RDADDRECC : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO1_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\;

architecture STRUCTURE of \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO1_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  signal \^dbiterr\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XSTLIB : boolean;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "4:INPUT:WEA<3:0>";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute EN_PWRGATE : string;
  attribute EN_PWRGATE of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "NONE";
  attribute EN_SDBITERR_INIT_V6 : string;
  attribute EN_SDBITERR_INIT_V6 of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "FALSE";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "no";
  attribute SAVEDATA : string;
  attribute SAVEDATA of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "FALSE";
  attribute XSTLIB of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is std.standard.true;
begin
  DBITERR <= \^dbiterr\;
  DOUTA(7) <= \^dbiterr\;
  DOUTA(6) <= \^dbiterr\;
  DOUTA(5) <= \^dbiterr\;
  DOUTA(4) <= \^dbiterr\;
  DOUTA(3) <= \^dbiterr\;
  DOUTA(2) <= \^dbiterr\;
  DOUTA(1) <= \^dbiterr\;
  DOUTA(0) <= \^dbiterr\;
  RDADDRECC(3) <= \^dbiterr\;
  RDADDRECC(2) <= \^dbiterr\;
  RDADDRECC(1) <= \^dbiterr\;
  RDADDRECC(0) <= \^dbiterr\;
  SBITERR <= \^dbiterr\;
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^dbiterr\
    );
\ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => ADDRB(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => ADDRA(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLKB,
      CLKBWRCLK => CLKA,
      DIADI(15 downto 10) => B"000000",
      DIADI(9 downto 8) => DINA(3 downto 2),
      DIADI(7 downto 2) => B"000000",
      DIADI(1 downto 0) => DINA(1 downto 0),
      DIBDI(15 downto 10) => B"000000",
      DIBDI(9 downto 8) => DINA(7 downto 6),
      DIBDI(7 downto 2) => B"000000",
      DIBDI(1 downto 0) => DINA(5 downto 4),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 10) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 10),
      DOADO(9 downto 8) => DOUTB(3 downto 2),
      DOADO(7 downto 2) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(7 downto 2),
      DOADO(1 downto 0) => DOUTB(1 downto 0),
      DOBDO(15 downto 10) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 10),
      DOBDO(9 downto 8) => DOUTB(7 downto 6),
      DOBDO(7 downto 2) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(7 downto 2),
      DOBDO(1 downto 0) => DOUTB(5 downto 4),
      DOPADOP(1 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENB,
      ENBWREN => ENA,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => RSTB(0),
      RSTRAMB => RSTB(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEA(0),
      WEBWE(2) => WEA(0),
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO2_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  port (
    CLKA : in STD_LOGIC;
    ENA : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    ENB : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    RSTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    RSTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DOUTA : out STD_LOGIC_VECTOR ( 17 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 17 downto 0 );
    RDADDRECC : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO2_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\;

architecture STRUCTURE of \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO2_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  signal \^dbiterr\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XSTLIB : boolean;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "4:INPUT:WEA<3:0>";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute EN_PWRGATE : string;
  attribute EN_PWRGATE of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "NONE";
  attribute EN_SDBITERR_INIT_V6 : string;
  attribute EN_SDBITERR_INIT_V6 of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "FALSE";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "no";
  attribute SAVEDATA : string;
  attribute SAVEDATA of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is "FALSE";
  attribute XSTLIB of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\ : label is std.standard.true;
begin
  DBITERR <= \^dbiterr\;
  DOUTA(17) <= \^dbiterr\;
  DOUTA(16) <= \^dbiterr\;
  DOUTA(15) <= \^dbiterr\;
  DOUTA(14) <= \^dbiterr\;
  DOUTA(13) <= \^dbiterr\;
  DOUTA(12) <= \^dbiterr\;
  DOUTA(11) <= \^dbiterr\;
  DOUTA(10) <= \^dbiterr\;
  DOUTA(9) <= \^dbiterr\;
  DOUTA(8) <= \^dbiterr\;
  DOUTA(7) <= \^dbiterr\;
  DOUTA(6) <= \^dbiterr\;
  DOUTA(5) <= \^dbiterr\;
  DOUTA(4) <= \^dbiterr\;
  DOUTA(3) <= \^dbiterr\;
  DOUTA(2) <= \^dbiterr\;
  DOUTA(1) <= \^dbiterr\;
  DOUTA(0) <= \^dbiterr\;
  RDADDRECC(3) <= \^dbiterr\;
  RDADDRECC(2) <= \^dbiterr\;
  RDADDRECC(1) <= \^dbiterr\;
  RDADDRECC(0) <= \^dbiterr\;
  SBITERR <= \^dbiterr\;
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^dbiterr\
    );
\ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => ADDRB(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => ADDRA(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLKB,
      CLKBWRCLK => CLKA,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => DINA(8 downto 5),
      DIADI(7 downto 5) => B"000",
      DIADI(4 downto 0) => DINA(4 downto 0),
      DIBDI(15 downto 12) => B"0000",
      DIBDI(11 downto 8) => DINA(17 downto 14),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => DINA(13 downto 9),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 12) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 12),
      DOADO(11 downto 8) => DOUTB(8 downto 5),
      DOADO(7 downto 5) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOADO_UNCONNECTED\(7 downto 5),
      DOADO(4 downto 0) => DOUTB(4 downto 0),
      DOBDO(15 downto 12) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 12),
      DOBDO(11 downto 8) => DOUTB(17 downto 14),
      DOBDO(7 downto 5) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOBDO_UNCONNECTED\(7 downto 5),
      DOBDO(4 downto 0) => DOUTB(13 downto 9),
      DOPADOP(1 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENB,
      ENBWREN => ENA,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => RSTB(0),
      RSTRAMB => RSTB(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEA(0),
      WEBWE(2) => WEA(0),
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  port (
    CLKA : in STD_LOGIC;
    ENA : in STD_LOGIC;
    CLKB : in STD_LOGIC;
    ENB : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    RSTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    RSTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DOUTA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 63 downto 0 );
    RDADDRECC : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\;

architecture STRUCTURE of \top_rtds_axis_0_0_blk_mem_gen_generic_cstr_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\ is
  signal \^dbiterr\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute XSTLIB : boolean;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "4:INPUT:WEA<3:0>";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "COMMON";
  attribute EN_PWRGATE : string;
  attribute EN_PWRGATE of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "NONE";
  attribute EN_SDBITERR_INIT_V6 : string;
  attribute EN_SDBITERR_INIT_V6 of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "FALSE";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "no";
  attribute SAVEDATA : string;
  attribute SAVEDATA of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is "FALSE";
  attribute XSTLIB of \ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\ : label is std.standard.true;
begin
  DBITERR <= \^dbiterr\;
  DOUTA(63) <= \^dbiterr\;
  DOUTA(62) <= \^dbiterr\;
  DOUTA(61) <= \^dbiterr\;
  DOUTA(60) <= \^dbiterr\;
  DOUTA(59) <= \^dbiterr\;
  DOUTA(58) <= \^dbiterr\;
  DOUTA(57) <= \^dbiterr\;
  DOUTA(56) <= \^dbiterr\;
  DOUTA(55) <= \^dbiterr\;
  DOUTA(54) <= \^dbiterr\;
  DOUTA(53) <= \^dbiterr\;
  DOUTA(52) <= \^dbiterr\;
  DOUTA(51) <= \^dbiterr\;
  DOUTA(50) <= \^dbiterr\;
  DOUTA(49) <= \^dbiterr\;
  DOUTA(48) <= \^dbiterr\;
  DOUTA(47) <= \^dbiterr\;
  DOUTA(46) <= \^dbiterr\;
  DOUTA(45) <= \^dbiterr\;
  DOUTA(44) <= \^dbiterr\;
  DOUTA(43) <= \^dbiterr\;
  DOUTA(42) <= \^dbiterr\;
  DOUTA(41) <= \^dbiterr\;
  DOUTA(40) <= \^dbiterr\;
  DOUTA(39) <= \^dbiterr\;
  DOUTA(38) <= \^dbiterr\;
  DOUTA(37) <= \^dbiterr\;
  DOUTA(36) <= \^dbiterr\;
  DOUTA(35) <= \^dbiterr\;
  DOUTA(34) <= \^dbiterr\;
  DOUTA(33) <= \^dbiterr\;
  DOUTA(32) <= \^dbiterr\;
  DOUTA(31) <= \^dbiterr\;
  DOUTA(30) <= \^dbiterr\;
  DOUTA(29) <= \^dbiterr\;
  DOUTA(28) <= \^dbiterr\;
  DOUTA(27) <= \^dbiterr\;
  DOUTA(26) <= \^dbiterr\;
  DOUTA(25) <= \^dbiterr\;
  DOUTA(24) <= \^dbiterr\;
  DOUTA(23) <= \^dbiterr\;
  DOUTA(22) <= \^dbiterr\;
  DOUTA(21) <= \^dbiterr\;
  DOUTA(20) <= \^dbiterr\;
  DOUTA(19) <= \^dbiterr\;
  DOUTA(18) <= \^dbiterr\;
  DOUTA(17) <= \^dbiterr\;
  DOUTA(16) <= \^dbiterr\;
  DOUTA(15) <= \^dbiterr\;
  DOUTA(14) <= \^dbiterr\;
  DOUTA(13) <= \^dbiterr\;
  DOUTA(12) <= \^dbiterr\;
  DOUTA(11) <= \^dbiterr\;
  DOUTA(10) <= \^dbiterr\;
  DOUTA(9) <= \^dbiterr\;
  DOUTA(8) <= \^dbiterr\;
  DOUTA(7) <= \^dbiterr\;
  DOUTA(6) <= \^dbiterr\;
  DOUTA(5) <= \^dbiterr\;
  DOUTA(4) <= \^dbiterr\;
  DOUTA(3) <= \^dbiterr\;
  DOUTA(2) <= \^dbiterr\;
  DOUTA(1) <= \^dbiterr\;
  DOUTA(0) <= \^dbiterr\;
  RDADDRECC(8) <= \^dbiterr\;
  RDADDRECC(7) <= \^dbiterr\;
  RDADDRECC(6) <= \^dbiterr\;
  RDADDRECC(5) <= \^dbiterr\;
  RDADDRECC(4) <= \^dbiterr\;
  RDADDRECC(3) <= \^dbiterr\;
  RDADDRECC(2) <= \^dbiterr\;
  RDADDRECC(1) <= \^dbiterr\;
  RDADDRECC(0) <= \^dbiterr\;
  SBITERR <= \^dbiterr\;
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^dbiterr\
    );
\ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => ADDRB(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => ADDRA(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLKB,
      CLKBWRCLK => CLKA,
      DBITERR => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => DINA(31 downto 0),
      DIBDI(31 downto 0) => DINA(63 downto 32),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOUTB(31 downto 0),
      DOBDO(31 downto 0) => DOUTB(63 downto 32),
      DOPADOP(3 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => ENA,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => RSTB(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => WEA(0),
      WEBWE(6) => WEA(0),
      WEBWE(5) => WEA(0),
      WEBWE(4) => WEA(0),
      WEBWE(3) => WEA(0),
      WEBWE(2) => WEA(0),
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_clk_wiz_v3_6_200Mhz_to_100Mhz\ is
  port (
    CLK_IN1 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    CLK_OUT1 : out STD_LOGIC;
    LOCKED : out STD_LOGIC
  );
end \top_rtds_axis_0_0_clk_wiz_v3_6_200Mhz_to_100Mhz\;

architecture STRUCTURE of \top_rtds_axis_0_0_clk_wiz_v3_6_200Mhz_to_100Mhz\ is
  signal clkfbout : STD_LOGIC;
  signal clkfbout_buf : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of clkf_buf : label is "no";
  attribute XSTLIB : boolean;
  attribute XSTLIB of clkf_buf : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of clkout1_buf : label is "no";
  attribute XSTLIB of clkout1_buf : label is std.standard.true;
  attribute ANALOG_MISC : string;
  attribute ANALOG_MISC of mmcm_adv_inst : label is "0000";
  attribute AVDD_COMP_SET : string;
  attribute AVDD_COMP_SET of mmcm_adv_inst : label is "011";
  attribute AVDD_VBG_PD : string;
  attribute AVDD_VBG_PD of mmcm_adv_inst : label is "110";
  attribute AVDD_VBG_SEL : string;
  attribute AVDD_VBG_SEL of mmcm_adv_inst : label is "1001";
  attribute BUS_INFO : string;
  attribute BUS_INFO of mmcm_adv_inst : label is "16:OUTPUT:DO<15:0>";
  attribute CLKBURST_CNT : integer;
  attribute CLKBURST_CNT of mmcm_adv_inst : label is 1;
  attribute CLKBURST_ENABLE : string;
  attribute CLKBURST_ENABLE of mmcm_adv_inst : label is "FALSE";
  attribute CLKBURST_REPEAT : string;
  attribute CLKBURST_REPEAT of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBIN_EDGE : string;
  attribute CLKFBIN_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBIN_HT : integer;
  attribute CLKFBIN_HT of mmcm_adv_inst : label is 1;
  attribute CLKFBIN_LT : integer;
  attribute CLKFBIN_LT of mmcm_adv_inst : label is 1;
  attribute CLKFBIN_MULT : integer;
  attribute CLKFBIN_MULT of mmcm_adv_inst : label is 1;
  attribute CLKFBIN_NOCOUNT : string;
  attribute CLKFBIN_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKFBOUT_DT : integer;
  attribute CLKFBOUT_DT of mmcm_adv_inst : label is 0;
  attribute CLKFBOUT_EDGE : string;
  attribute CLKFBOUT_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBOUT_EN : string;
  attribute CLKFBOUT_EN of mmcm_adv_inst : label is "TRUE";
  attribute CLKFBOUT_FRAC : integer;
  attribute CLKFBOUT_FRAC of mmcm_adv_inst : label is 0;
  attribute CLKFBOUT_FRAC_EN : string;
  attribute CLKFBOUT_FRAC_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBOUT_FRAC_WF_FALL : string;
  attribute CLKFBOUT_FRAC_WF_FALL of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBOUT_FRAC_WF_RISE : string;
  attribute CLKFBOUT_FRAC_WF_RISE of mmcm_adv_inst : label is "FALSE";
  attribute CLKFBOUT_HT : integer;
  attribute CLKFBOUT_HT of mmcm_adv_inst : label is 1;
  attribute CLKFBOUT_LT : integer;
  attribute CLKFBOUT_LT of mmcm_adv_inst : label is 1;
  attribute CLKFBOUT_MX : string;
  attribute CLKFBOUT_MX of mmcm_adv_inst : label is "00";
  attribute CLKFBOUT_NOCOUNT : string;
  attribute CLKFBOUT_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKFBOUT_PM_FALL : string;
  attribute CLKFBOUT_PM_FALL of mmcm_adv_inst : label is "000";
  attribute CLKFBOUT_PM_RISE : string;
  attribute CLKFBOUT_PM_RISE of mmcm_adv_inst : label is "000";
  attribute CLKFB_MUX_SEL : string;
  attribute CLKFB_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute CLKIN1_MUX_SEL : string;
  attribute CLKIN1_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute CLKIN2_MUX_SEL : string;
  attribute CLKIN2_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute CLKOUT0_DT : integer;
  attribute CLKOUT0_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT0_EDGE : string;
  attribute CLKOUT0_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT0_EN : string;
  attribute CLKOUT0_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT0_FRAC : integer;
  attribute CLKOUT0_FRAC of mmcm_adv_inst : label is 0;
  attribute CLKOUT0_FRAC_EN : string;
  attribute CLKOUT0_FRAC_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT0_FRAC_WF_FALL : string;
  attribute CLKOUT0_FRAC_WF_FALL of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT0_FRAC_WF_RISE : string;
  attribute CLKOUT0_FRAC_WF_RISE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT0_HT : integer;
  attribute CLKOUT0_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT0_LT : integer;
  attribute CLKOUT0_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT0_MX : string;
  attribute CLKOUT0_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT0_NOCOUNT : string;
  attribute CLKOUT0_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT0_PM_FALL : string;
  attribute CLKOUT0_PM_FALL of mmcm_adv_inst : label is "000";
  attribute CLKOUT0_PM_RISE : string;
  attribute CLKOUT0_PM_RISE of mmcm_adv_inst : label is "000";
  attribute CLKOUT1_DT : integer;
  attribute CLKOUT1_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT1_EDGE : string;
  attribute CLKOUT1_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT1_EN : string;
  attribute CLKOUT1_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT1_HT : integer;
  attribute CLKOUT1_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT1_LT : integer;
  attribute CLKOUT1_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT1_MX : string;
  attribute CLKOUT1_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT1_NOCOUNT : string;
  attribute CLKOUT1_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT1_PM : string;
  attribute CLKOUT1_PM of mmcm_adv_inst : label is "000";
  attribute CLKOUT2_DT : integer;
  attribute CLKOUT2_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT2_EDGE : string;
  attribute CLKOUT2_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT2_EN : string;
  attribute CLKOUT2_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT2_HT : integer;
  attribute CLKOUT2_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT2_LT : integer;
  attribute CLKOUT2_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT2_MX : string;
  attribute CLKOUT2_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT2_NOCOUNT : string;
  attribute CLKOUT2_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT2_PM : string;
  attribute CLKOUT2_PM of mmcm_adv_inst : label is "000";
  attribute CLKOUT3_DT : integer;
  attribute CLKOUT3_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT3_EDGE : string;
  attribute CLKOUT3_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT3_EN : string;
  attribute CLKOUT3_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT3_HT : integer;
  attribute CLKOUT3_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT3_LT : integer;
  attribute CLKOUT3_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT3_MX : string;
  attribute CLKOUT3_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT3_NOCOUNT : string;
  attribute CLKOUT3_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT3_PM : string;
  attribute CLKOUT3_PM of mmcm_adv_inst : label is "000";
  attribute CLKOUT4_DT : integer;
  attribute CLKOUT4_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT4_EDGE : string;
  attribute CLKOUT4_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT4_EN : string;
  attribute CLKOUT4_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT4_HT : integer;
  attribute CLKOUT4_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT4_LT : integer;
  attribute CLKOUT4_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT4_MX : string;
  attribute CLKOUT4_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT4_NOCOUNT : string;
  attribute CLKOUT4_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT4_PM : string;
  attribute CLKOUT4_PM of mmcm_adv_inst : label is "000";
  attribute CLKOUT5_DT : integer;
  attribute CLKOUT5_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT5_EDGE : string;
  attribute CLKOUT5_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT5_EN : string;
  attribute CLKOUT5_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT5_HT : integer;
  attribute CLKOUT5_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT5_LT : integer;
  attribute CLKOUT5_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT5_MX : string;
  attribute CLKOUT5_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT5_NOCOUNT : string;
  attribute CLKOUT5_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT5_PM : string;
  attribute CLKOUT5_PM of mmcm_adv_inst : label is "000";
  attribute CLKOUT6_DT : integer;
  attribute CLKOUT6_DT of mmcm_adv_inst : label is 0;
  attribute CLKOUT6_EDGE : string;
  attribute CLKOUT6_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT6_EN : string;
  attribute CLKOUT6_EN of mmcm_adv_inst : label is "FALSE";
  attribute CLKOUT6_HT : integer;
  attribute CLKOUT6_HT of mmcm_adv_inst : label is 1;
  attribute CLKOUT6_LT : integer;
  attribute CLKOUT6_LT of mmcm_adv_inst : label is 1;
  attribute CLKOUT6_MX : string;
  attribute CLKOUT6_MX of mmcm_adv_inst : label is "00";
  attribute CLKOUT6_NOCOUNT : string;
  attribute CLKOUT6_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute CLKOUT6_PM : string;
  attribute CLKOUT6_PM of mmcm_adv_inst : label is "000";
  attribute CONTROL_0 : string;
  attribute CONTROL_0 of mmcm_adv_inst : label is "1111001101111100";
  attribute CONTROL_1 : string;
  attribute CONTROL_1 of mmcm_adv_inst : label is "0111110101001101";
  attribute CONTROL_2 : string;
  attribute CONTROL_2 of mmcm_adv_inst : label is "0101000001000010";
  attribute CONTROL_3 : string;
  attribute CONTROL_3 of mmcm_adv_inst : label is "1110101111001000";
  attribute CONTROL_4 : string;
  attribute CONTROL_4 of mmcm_adv_inst : label is "1101010011011111";
  attribute CONTROL_5 : string;
  attribute CONTROL_5 of mmcm_adv_inst : label is "1010110111111011";
  attribute CONTROL_6 : string;
  attribute CONTROL_6 of mmcm_adv_inst : label is "1011001011000011";
  attribute CONTROL_7 : string;
  attribute CONTROL_7 of mmcm_adv_inst : label is "0100110000101110";
  attribute CP : string;
  attribute CP of mmcm_adv_inst : label is "0000";
  attribute CP_BIAS_TRIP_SET : string;
  attribute CP_BIAS_TRIP_SET of mmcm_adv_inst : label is "0";
  attribute CP_RES : string;
  attribute CP_RES of mmcm_adv_inst : label is "01";
  attribute DIRECT_PATH_CNTRL : string;
  attribute DIRECT_PATH_CNTRL of mmcm_adv_inst : label is "FALSE";
  attribute DIVCLK_EDGE : string;
  attribute DIVCLK_EDGE of mmcm_adv_inst : label is "FALSE";
  attribute DIVCLK_HT : integer;
  attribute DIVCLK_HT of mmcm_adv_inst : label is 1;
  attribute DIVCLK_LT : integer;
  attribute DIVCLK_LT of mmcm_adv_inst : label is 1;
  attribute DIVCLK_NOCOUNT : string;
  attribute DIVCLK_NOCOUNT of mmcm_adv_inst : label is "TRUE";
  attribute DVDD_COMP_SET : string;
  attribute DVDD_COMP_SET of mmcm_adv_inst : label is "011";
  attribute DVDD_VBG_PD : string;
  attribute DVDD_VBG_PD of mmcm_adv_inst : label is "110";
  attribute DVDD_VBG_SEL : string;
  attribute DVDD_VBG_SEL of mmcm_adv_inst : label is "1001";
  attribute EN_CURR_SINK : string;
  attribute EN_CURR_SINK of mmcm_adv_inst : label is "11";
  attribute EN_VCO_DIV1 : string;
  attribute EN_VCO_DIV1 of mmcm_adv_inst : label is "FALSE";
  attribute EN_VCO_DIV6 : string;
  attribute EN_VCO_DIV6 of mmcm_adv_inst : label is "FALSE";
  attribute FINE_PS_FRAC : integer;
  attribute FINE_PS_FRAC of mmcm_adv_inst : label is 0;
  attribute FREQ_BB_USE_CLK0 : string;
  attribute FREQ_BB_USE_CLK0 of mmcm_adv_inst : label is "0";
  attribute FREQ_BB_USE_CLK1 : string;
  attribute FREQ_BB_USE_CLK1 of mmcm_adv_inst : label is "0";
  attribute FREQ_BB_USE_CLK2 : string;
  attribute FREQ_BB_USE_CLK2 of mmcm_adv_inst : label is "0";
  attribute FREQ_BB_USE_CLK3 : string;
  attribute FREQ_BB_USE_CLK3 of mmcm_adv_inst : label is "0";
  attribute FREQ_COMP : string;
  attribute FREQ_COMP of mmcm_adv_inst : label is "01";
  attribute GTS_WAIT : string;
  attribute GTS_WAIT of mmcm_adv_inst : label is "FALSE";
  attribute HROW_DLY_SET : integer;
  attribute HROW_DLY_SET of mmcm_adv_inst : label is 0;
  attribute HVLF_CNT_TEST : integer;
  attribute HVLF_CNT_TEST of mmcm_adv_inst : label is 0;
  attribute HVLF_CNT_TEST_EN : string;
  attribute HVLF_CNT_TEST_EN of mmcm_adv_inst : label is "FALSE";
  attribute INTERP_EN : string;
  attribute INTERP_EN of mmcm_adv_inst : label is "00010000";
  attribute INTERP_TEST : string;
  attribute INTERP_TEST of mmcm_adv_inst : label is "FALSE";
  attribute IN_DLY_EN : string;
  attribute IN_DLY_EN of mmcm_adv_inst : label is "TRUE";
  attribute IN_DLY_MX_CVDD : string;
  attribute IN_DLY_MX_CVDD of mmcm_adv_inst : label is "011000";
  attribute IN_DLY_MX_DVDD : string;
  attribute IN_DLY_MX_DVDD of mmcm_adv_inst : label is "000001";
  attribute IN_DLY_SET : integer;
  attribute IN_DLY_SET of mmcm_adv_inst : label is 38;
  attribute LFHF : string;
  attribute LFHF of mmcm_adv_inst : label is "11";
  attribute LF_LOW_SEL : string;
  attribute LF_LOW_SEL of mmcm_adv_inst : label is "FALSE";
  attribute LF_NEN : string;
  attribute LF_NEN of mmcm_adv_inst : label is "10";
  attribute LF_PEN : string;
  attribute LF_PEN of mmcm_adv_inst : label is "00";
  attribute LOCK_CNT : integer;
  attribute LOCK_CNT of mmcm_adv_inst : label is 128;
  attribute LOCK_FB_DLY : integer;
  attribute LOCK_FB_DLY of mmcm_adv_inst : label is 3;
  attribute LOCK_REF_DLY : integer;
  attribute LOCK_REF_DLY of mmcm_adv_inst : label is 3;
  attribute LOCK_SAT_HIGH : integer;
  attribute LOCK_SAT_HIGH of mmcm_adv_inst : label is 160;
  attribute MAN_LF : string;
  attribute MAN_LF of mmcm_adv_inst : label is "000";
  attribute MMCM_EN : string;
  attribute MMCM_EN of mmcm_adv_inst : label is "TRUE";
  attribute MVDD_SEL : string;
  attribute MVDD_SEL of mmcm_adv_inst : label is "11";
  attribute OPTIMIZE_PRIMITIVES_NGC of mmcm_adv_inst : label is "no";
  attribute PERF0_MUX_SEL : string;
  attribute PERF0_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute PERF0_USE_CLK : string;
  attribute PERF0_USE_CLK of mmcm_adv_inst : label is "FALSE";
  attribute PERF1_MUX_SEL : string;
  attribute PERF1_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute PERF1_USE_CLK : string;
  attribute PERF1_USE_CLK of mmcm_adv_inst : label is "FALSE";
  attribute PERF2_MUX_SEL : string;
  attribute PERF2_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute PERF2_USE_CLK : string;
  attribute PERF2_USE_CLK of mmcm_adv_inst : label is "FALSE";
  attribute PERF3_MUX_SEL : string;
  attribute PERF3_MUX_SEL of mmcm_adv_inst : label is "000";
  attribute PERF3_USE_CLK : string;
  attribute PERF3_USE_CLK of mmcm_adv_inst : label is "FALSE";
  attribute PFD : string;
  attribute PFD of mmcm_adv_inst : label is "0100001";
  attribute RES : string;
  attribute RES of mmcm_adv_inst : label is "0000";
  attribute SEL_HV_NMOS : string;
  attribute SEL_HV_NMOS of mmcm_adv_inst : label is "FALSE";
  attribute SEL_LV_NMOS : string;
  attribute SEL_LV_NMOS of mmcm_adv_inst : label is "FALSE";
  attribute SEL_SLIPD : string;
  attribute SEL_SLIPD of mmcm_adv_inst : label is "FALSE";
  attribute SKEW_FLOP_INV : string;
  attribute SKEW_FLOP_INV of mmcm_adv_inst : label is "0000";
  attribute SPARE_ANALOG : string;
  attribute SPARE_ANALOG of mmcm_adv_inst : label is "00000";
  attribute SPARE_DIGITAL : string;
  attribute SPARE_DIGITAL of mmcm_adv_inst : label is "00000";
  attribute SS_STEPS : string;
  attribute SS_STEPS of mmcm_adv_inst : label is "011";
  attribute SS_STEPS_INIT : string;
  attribute SS_STEPS_INIT of mmcm_adv_inst : label is "010";
  attribute SUP_SEL_AREG : string;
  attribute SUP_SEL_AREG of mmcm_adv_inst : label is "FALSE";
  attribute SUP_SEL_DREG : string;
  attribute SUP_SEL_DREG of mmcm_adv_inst : label is "FALSE";
  attribute SYNTH_CLK_DIV : string;
  attribute SYNTH_CLK_DIV of mmcm_adv_inst : label is "11";
  attribute TMUX_MUX_SEL : string;
  attribute TMUX_MUX_SEL of mmcm_adv_inst : label is "00";
  attribute UNLOCK_CNT : integer;
  attribute UNLOCK_CNT of mmcm_adv_inst : label is 64;
  attribute VLF_HIGH_DIS_B : string;
  attribute VLF_HIGH_DIS_B of mmcm_adv_inst : label is "TRUE";
  attribute VLF_HIGH_PWDN_B : string;
  attribute VLF_HIGH_PWDN_B of mmcm_adv_inst : label is "TRUE";
  attribute VREF_START : string;
  attribute VREF_START of mmcm_adv_inst : label is "01";
  attribute XSTLIB of mmcm_adv_inst : label is std.standard.true;
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout,
      O => clkfbout_buf
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => CLK_OUT1
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 5.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 5.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.000000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => CLK_IN1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => LOCKED,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_counter\ is
  port (
    reset : in STD_LOGIC;
    start : in STD_LOGIC;
    stop : in STD_LOGIC;
    dclk : in STD_LOGIC;
    count_lock_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \top_rtds_axis_0_0_counter\;

architecture STRUCTURE of \top_rtds_axis_0_0_counter\ is
  signal Mcount_count_lock_out_reg : STD_LOGIC;
  signal Mcount_count_lock_out_reg1 : STD_LOGIC;
  signal Mcount_count_lock_out_reg10 : STD_LOGIC;
  signal Mcount_count_lock_out_reg11 : STD_LOGIC;
  signal Mcount_count_lock_out_reg12 : STD_LOGIC;
  signal Mcount_count_lock_out_reg13 : STD_LOGIC;
  signal Mcount_count_lock_out_reg14 : STD_LOGIC;
  signal Mcount_count_lock_out_reg15 : STD_LOGIC;
  signal Mcount_count_lock_out_reg16 : STD_LOGIC;
  signal Mcount_count_lock_out_reg17 : STD_LOGIC;
  signal Mcount_count_lock_out_reg18 : STD_LOGIC;
  signal Mcount_count_lock_out_reg19 : STD_LOGIC;
  signal Mcount_count_lock_out_reg2 : STD_LOGIC;
  signal Mcount_count_lock_out_reg20 : STD_LOGIC;
  signal Mcount_count_lock_out_reg21 : STD_LOGIC;
  signal Mcount_count_lock_out_reg22 : STD_LOGIC;
  signal Mcount_count_lock_out_reg23 : STD_LOGIC;
  signal Mcount_count_lock_out_reg24 : STD_LOGIC;
  signal Mcount_count_lock_out_reg25 : STD_LOGIC;
  signal Mcount_count_lock_out_reg26 : STD_LOGIC;
  signal Mcount_count_lock_out_reg27 : STD_LOGIC;
  signal Mcount_count_lock_out_reg28 : STD_LOGIC;
  signal Mcount_count_lock_out_reg29 : STD_LOGIC;
  signal Mcount_count_lock_out_reg3 : STD_LOGIC;
  signal Mcount_count_lock_out_reg30 : STD_LOGIC;
  signal Mcount_count_lock_out_reg31 : STD_LOGIC;
  signal Mcount_count_lock_out_reg4 : STD_LOGIC;
  signal Mcount_count_lock_out_reg5 : STD_LOGIC;
  signal Mcount_count_lock_out_reg6 : STD_LOGIC;
  signal Mcount_count_lock_out_reg7 : STD_LOGIC;
  signal Mcount_count_lock_out_reg8 : STD_LOGIC;
  signal Mcount_count_lock_out_reg9 : STD_LOGIC;
  signal Mcount_count_lock_out_reg_cy : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Mcount_count_lock_out_reg_lut : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal count_lock_out_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Mcount_count_lock_out_reg_cy<28>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcount_count_lock_out_reg_cy<28>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<16>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<16>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<20>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<20>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<24>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<24>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<28>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<28>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_count_lock_out_reg_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_count_lock_out_reg_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<0>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<10>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<11>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<12>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<13>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<14>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<15>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<16>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<17>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<18>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<19>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<1>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<20>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<21>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<22>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<23>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<24>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<25>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<26>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<27>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<28>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<29>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<2>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<30>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<31>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<3>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<4>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<5>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<6>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<7>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<8>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_count_lock_out_reg_lut<9>\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_0 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_1 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_10 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_11 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_12 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_12 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_13 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_13 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_14 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_14 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_15 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_15 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_16 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_16 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_17 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_17 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_18 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_18 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_19 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_19 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_2 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_20 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_20 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_21 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_21 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_22 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_22 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_23 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_23 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_24 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_24 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_25 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_25 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_26 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_26 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_27 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_27 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_28 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_28 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_29 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_29 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_3 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_30 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_30 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_31 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_31 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_4 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_5 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_6 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_7 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_8 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of count_lock_out_reg_9 : label is "FDR";
  attribute XSTLIB of count_lock_out_reg_9 : label is std.standard.true;
begin
  count_lock_out(31 downto 0) <= count_lock_out_reg(31 downto 0);
\Mcount_count_lock_out_reg_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(3 downto 0),
      CYINIT => start,
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg3,
      O(2) => Mcount_count_lock_out_reg2,
      O(1) => Mcount_count_lock_out_reg1,
      O(0) => Mcount_count_lock_out_reg,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(3 downto 0)
    );
\Mcount_count_lock_out_reg_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(11),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(15 downto 12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg15,
      O(2) => Mcount_count_lock_out_reg14,
      O(1) => Mcount_count_lock_out_reg13,
      O(0) => Mcount_count_lock_out_reg12,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(15 downto 12)
    );
\Mcount_count_lock_out_reg_cy<16>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(15),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(19 downto 16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg19,
      O(2) => Mcount_count_lock_out_reg18,
      O(1) => Mcount_count_lock_out_reg17,
      O(0) => Mcount_count_lock_out_reg16,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(19 downto 16)
    );
\Mcount_count_lock_out_reg_cy<20>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(19),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(23 downto 20),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg23,
      O(2) => Mcount_count_lock_out_reg22,
      O(1) => Mcount_count_lock_out_reg21,
      O(0) => Mcount_count_lock_out_reg20,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(23 downto 20)
    );
\Mcount_count_lock_out_reg_cy<24>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(23),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(27 downto 24),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg27,
      O(2) => Mcount_count_lock_out_reg26,
      O(1) => Mcount_count_lock_out_reg25,
      O(0) => Mcount_count_lock_out_reg24,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(27 downto 24)
    );
\Mcount_count_lock_out_reg_cy<28>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(27),
      CO(3) => \NLW_Mcount_count_lock_out_reg_cy<28>_CARRY4_CO_UNCONNECTED\(3),
      CO(2 downto 0) => Mcount_count_lock_out_reg_cy(30 downto 28),
      CYINIT => '0',
      DI(3) => \NLW_Mcount_count_lock_out_reg_cy<28>_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3) => Mcount_count_lock_out_reg31,
      O(2) => Mcount_count_lock_out_reg30,
      O(1) => Mcount_count_lock_out_reg29,
      O(0) => Mcount_count_lock_out_reg28,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(31 downto 28)
    );
\Mcount_count_lock_out_reg_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(3),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg7,
      O(2) => Mcount_count_lock_out_reg6,
      O(1) => Mcount_count_lock_out_reg5,
      O(0) => Mcount_count_lock_out_reg4,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(7 downto 4)
    );
\Mcount_count_lock_out_reg_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_count_lock_out_reg_cy(7),
      CO(3 downto 0) => Mcount_count_lock_out_reg_cy(11 downto 8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => Mcount_count_lock_out_reg11,
      O(2) => Mcount_count_lock_out_reg10,
      O(1) => Mcount_count_lock_out_reg9,
      O(0) => Mcount_count_lock_out_reg8,
      S(3 downto 0) => Mcount_count_lock_out_reg_lut(11 downto 8)
    );
\Mcount_count_lock_out_reg_lut<0>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(0),
      O => Mcount_count_lock_out_reg_lut(0)
    );
\Mcount_count_lock_out_reg_lut<10>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(10),
      O => Mcount_count_lock_out_reg_lut(10)
    );
\Mcount_count_lock_out_reg_lut<11>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(11),
      O => Mcount_count_lock_out_reg_lut(11)
    );
\Mcount_count_lock_out_reg_lut<12>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(12),
      O => Mcount_count_lock_out_reg_lut(12)
    );
\Mcount_count_lock_out_reg_lut<13>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(13),
      O => Mcount_count_lock_out_reg_lut(13)
    );
\Mcount_count_lock_out_reg_lut<14>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(14),
      O => Mcount_count_lock_out_reg_lut(14)
    );
\Mcount_count_lock_out_reg_lut<15>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(15),
      O => Mcount_count_lock_out_reg_lut(15)
    );
\Mcount_count_lock_out_reg_lut<16>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(16),
      O => Mcount_count_lock_out_reg_lut(16)
    );
\Mcount_count_lock_out_reg_lut<17>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(17),
      O => Mcount_count_lock_out_reg_lut(17)
    );
\Mcount_count_lock_out_reg_lut<18>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(18),
      O => Mcount_count_lock_out_reg_lut(18)
    );
\Mcount_count_lock_out_reg_lut<19>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(19),
      O => Mcount_count_lock_out_reg_lut(19)
    );
\Mcount_count_lock_out_reg_lut<1>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(1),
      O => Mcount_count_lock_out_reg_lut(1)
    );
\Mcount_count_lock_out_reg_lut<20>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(20),
      O => Mcount_count_lock_out_reg_lut(20)
    );
\Mcount_count_lock_out_reg_lut<21>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(21),
      O => Mcount_count_lock_out_reg_lut(21)
    );
\Mcount_count_lock_out_reg_lut<22>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(22),
      O => Mcount_count_lock_out_reg_lut(22)
    );
\Mcount_count_lock_out_reg_lut<23>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(23),
      O => Mcount_count_lock_out_reg_lut(23)
    );
\Mcount_count_lock_out_reg_lut<24>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(24),
      O => Mcount_count_lock_out_reg_lut(24)
    );
\Mcount_count_lock_out_reg_lut<25>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(25),
      O => Mcount_count_lock_out_reg_lut(25)
    );
\Mcount_count_lock_out_reg_lut<26>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(26),
      O => Mcount_count_lock_out_reg_lut(26)
    );
\Mcount_count_lock_out_reg_lut<27>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(27),
      O => Mcount_count_lock_out_reg_lut(27)
    );
\Mcount_count_lock_out_reg_lut<28>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_lock_out_reg(28),
      I1 => start,
      O => Mcount_count_lock_out_reg_lut(28)
    );
\Mcount_count_lock_out_reg_lut<29>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_lock_out_reg(29),
      I1 => start,
      O => Mcount_count_lock_out_reg_lut(29)
    );
\Mcount_count_lock_out_reg_lut<2>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(2),
      O => Mcount_count_lock_out_reg_lut(2)
    );
\Mcount_count_lock_out_reg_lut<30>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_lock_out_reg(30),
      I1 => start,
      O => Mcount_count_lock_out_reg_lut(30)
    );
\Mcount_count_lock_out_reg_lut<31>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => count_lock_out_reg(31),
      I1 => start,
      O => Mcount_count_lock_out_reg_lut(31)
    );
\Mcount_count_lock_out_reg_lut<3>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(3),
      O => Mcount_count_lock_out_reg_lut(3)
    );
\Mcount_count_lock_out_reg_lut<4>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(4),
      O => Mcount_count_lock_out_reg_lut(4)
    );
\Mcount_count_lock_out_reg_lut<5>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(5),
      O => Mcount_count_lock_out_reg_lut(5)
    );
\Mcount_count_lock_out_reg_lut<6>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(6),
      O => Mcount_count_lock_out_reg_lut(6)
    );
\Mcount_count_lock_out_reg_lut<7>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(7),
      O => Mcount_count_lock_out_reg_lut(7)
    );
\Mcount_count_lock_out_reg_lut<8>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(8),
      O => Mcount_count_lock_out_reg_lut(8)
    );
\Mcount_count_lock_out_reg_lut<9>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start,
      I1 => count_lock_out_reg(9),
      O => Mcount_count_lock_out_reg_lut(9)
    );
count_lock_out_reg_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg,
      Q => count_lock_out_reg(0),
      R => reset
    );
count_lock_out_reg_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg1,
      Q => count_lock_out_reg(1),
      R => reset
    );
count_lock_out_reg_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg10,
      Q => count_lock_out_reg(10),
      R => reset
    );
count_lock_out_reg_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg11,
      Q => count_lock_out_reg(11),
      R => reset
    );
count_lock_out_reg_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg12,
      Q => count_lock_out_reg(12),
      R => reset
    );
count_lock_out_reg_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg13,
      Q => count_lock_out_reg(13),
      R => reset
    );
count_lock_out_reg_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg14,
      Q => count_lock_out_reg(14),
      R => reset
    );
count_lock_out_reg_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg15,
      Q => count_lock_out_reg(15),
      R => reset
    );
count_lock_out_reg_16: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg16,
      Q => count_lock_out_reg(16),
      R => reset
    );
count_lock_out_reg_17: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg17,
      Q => count_lock_out_reg(17),
      R => reset
    );
count_lock_out_reg_18: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg18,
      Q => count_lock_out_reg(18),
      R => reset
    );
count_lock_out_reg_19: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg19,
      Q => count_lock_out_reg(19),
      R => reset
    );
count_lock_out_reg_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg2,
      Q => count_lock_out_reg(2),
      R => reset
    );
count_lock_out_reg_20: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg20,
      Q => count_lock_out_reg(20),
      R => reset
    );
count_lock_out_reg_21: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg21,
      Q => count_lock_out_reg(21),
      R => reset
    );
count_lock_out_reg_22: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg22,
      Q => count_lock_out_reg(22),
      R => reset
    );
count_lock_out_reg_23: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg23,
      Q => count_lock_out_reg(23),
      R => reset
    );
count_lock_out_reg_24: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg24,
      Q => count_lock_out_reg(24),
      R => reset
    );
count_lock_out_reg_25: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg25,
      Q => count_lock_out_reg(25),
      R => reset
    );
count_lock_out_reg_26: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg26,
      Q => count_lock_out_reg(26),
      R => reset
    );
count_lock_out_reg_27: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg27,
      Q => count_lock_out_reg(27),
      R => reset
    );
count_lock_out_reg_28: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg28,
      Q => count_lock_out_reg(28),
      R => reset
    );
count_lock_out_reg_29: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg29,
      Q => count_lock_out_reg(29),
      R => reset
    );
count_lock_out_reg_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg3,
      Q => count_lock_out_reg(3),
      R => reset
    );
count_lock_out_reg_30: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg30,
      Q => count_lock_out_reg(30),
      R => reset
    );
count_lock_out_reg_31: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg31,
      Q => count_lock_out_reg(31),
      R => reset
    );
count_lock_out_reg_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg4,
      Q => count_lock_out_reg(4),
      R => reset
    );
count_lock_out_reg_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg5,
      Q => count_lock_out_reg(5),
      R => reset
    );
count_lock_out_reg_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg6,
      Q => count_lock_out_reg(6),
      R => reset
    );
count_lock_out_reg_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg7,
      Q => count_lock_out_reg(7),
      R => reset
    );
count_lock_out_reg_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg8,
      Q => count_lock_out_reg(8),
      R => reset
    );
count_lock_out_reg_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => Mcount_count_lock_out_reg9,
      Q => count_lock_out_reg(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_drp_wr_fsm_lpm\ is
  port (
    lock0 : in STD_LOGIC;
    lock1 : in STD_LOGIC;
    lock2 : in STD_LOGIC;
    lock3 : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    ready : in STD_LOGIC;
    kill0 : out STD_LOGIC;
    kill1 : out STD_LOGIC;
    kill2 : out STD_LOGIC;
    kill3 : out STD_LOGIC;
    rd_drp : out STD_LOGIC;
    wr_drp : out STD_LOGIC;
    di0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    holds : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    store_di0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Address : out STD_LOGIC_VECTOR ( 8 downto 0 );
    state : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end \top_rtds_axis_0_0_drp_wr_fsm_lpm\;

architecture STRUCTURE of \top_rtds_axis_0_0_drp_wr_fsm_lpm\ is
  signal Address_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Address_reg[8]_state_reg[4]_mux_73_OUT\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DI[15]_state_reg[4]_mux_81_OUT\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT16\ : STD_LOGIC;
  signal \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out162\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT172\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT18\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT2\ : STD_LOGIC;
  signal \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out21\ : STD_LOGIC;
  signal \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT3\ : STD_LOGIC;
  signal N01 : STD_LOGIC;
  signal N10 : STD_LOGIC;
  signal N12 : STD_LOGIC;
  signal N14 : STD_LOGIC;
  signal N16 : STD_LOGIC;
  signal N18 : STD_LOGIC;
  signal N2 : STD_LOGIC;
  signal N20 : STD_LOGIC;
  signal N22 : STD_LOGIC;
  signal N27 : STD_LOGIC;
  signal N29 : STD_LOGIC;
  signal N30 : STD_LOGIC;
  signal N31 : STD_LOGIC;
  signal N32 : STD_LOGIC;
  signal N34 : STD_LOGIC;
  signal N36 : STD_LOGIC;
  signal N38 : STD_LOGIC;
  signal N39 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal N6 : STD_LOGIC;
  signal N8 : STD_LOGIC;
  signal \_n0207\ : STD_LOGIC;
  signal \_n0449_inv\ : STD_LOGIC;
  signal \^_n0449_inv1\ : STD_LOGIC;
  signal \^_n0449_inv2\ : STD_LOGIC;
  signal \^_n0449_inv4\ : STD_LOGIC;
  signal \^_n0449_inv5\ : STD_LOGIC;
  signal \^_n0449_inv6\ : STD_LOGIC;
  signal \_n0459\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \_n0611_inv\ : STD_LOGIC;
  signal \_n0774_inv\ : STD_LOGIC;
  signal \^_n0774_inv1\ : STD_LOGIC;
  signal \_n0774_inv2\ : STD_LOGIC;
  signal \_n0774_inv3\ : STD_LOGIC;
  signal \^_n0995_inv1\ : STD_LOGIC;
  signal \^_n0995_inv2\ : STD_LOGIC;
  signal \_n1245_inv\ : STD_LOGIC;
  signal \_n1281\ : STD_LOGIC;
  signal \^done0\ : STD_LOGIC;
  signal \^done0_rstpot\ : STD_LOGIC;
  signal \^done1\ : STD_LOGIC;
  signal \^done1_rstpot\ : STD_LOGIC;
  signal \^done2\ : STD_LOGIC;
  signal \^done2_rstpot\ : STD_LOGIC;
  signal \^done3\ : STD_LOGIC;
  signal \^done3_rstpot\ : STD_LOGIC;
  signal \^kill0_reg\ : STD_LOGIC;
  signal \^kill0_reg_rstpot\ : STD_LOGIC;
  signal \^kill1_reg\ : STD_LOGIC;
  signal \^kill1_reg_rstpot\ : STD_LOGIC;
  signal \^kill2_reg\ : STD_LOGIC;
  signal \^kill2_reg_rstpot\ : STD_LOGIC;
  signal \^kill3_reg\ : STD_LOGIC;
  signal \^kill3_reg_rstpot\ : STD_LOGIC;
  signal lock0_kill0_reg_AND_97_o : STD_LOGIC;
  signal \^lock0_kill0_reg_and_97_o1\ : STD_LOGIC;
  signal lock1_kill1_reg_AND_100_o : STD_LOGIC;
  signal lock2_kill2_reg_AND_102_o : STD_LOGIC;
  signal \^rd_drp_reg\ : STD_LOGIC;
  signal \^rd_drp_reg_rstpot\ : STD_LOGIC;
  signal \rd_drp_reg_state_reg[4]_MUX_545_o\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd1\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd1-in\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd2\ : STD_LOGIC;
  signal \state_reg_FSM_FFd2-In2\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd3\ : STD_LOGIC;
  signal \state_reg_FSM_FFd3-In3\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd4\ : STD_LOGIC;
  signal \state_reg_FSM_FFd4-In2\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd4_1\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd5\ : STD_LOGIC;
  signal \state_reg_FSM_FFd5-In1\ : STD_LOGIC;
  signal \^state_reg_fsm_ffd5-in11\ : STD_LOGIC;
  signal \state_reg_FSM_FFd5-In4\ : STD_LOGIC;
  signal store_di0_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \store_di0_reg[15]_state_reg[4]_mux_77_OUT\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^wr_drp\ : STD_LOGIC;
  signal \^wr_drp_rstpot\ : STD_LOGIC;
  attribute XSTLIB : boolean;
  attribute XSTLIB of Address_reg_0 : label is std.standard.true;
  attribute XSTLIB of Address_reg_1 : label is std.standard.true;
  attribute XSTLIB of DI_0 : label is std.standard.true;
  attribute XSTLIB of DI_1 : label is std.standard.true;
  attribute XSTLIB of DI_10 : label is std.standard.true;
  attribute XSTLIB of DI_11 : label is std.standard.true;
  attribute XSTLIB of DI_12 : label is std.standard.true;
  attribute XSTLIB of DI_13 : label is std.standard.true;
  attribute XSTLIB of DI_14 : label is std.standard.true;
  attribute XSTLIB of DI_15 : label is std.standard.true;
  attribute XSTLIB of DI_2 : label is std.standard.true;
  attribute XSTLIB of DI_3 : label is std.standard.true;
  attribute XSTLIB of DI_4 : label is std.standard.true;
  attribute XSTLIB of DI_5 : label is std.standard.true;
  attribute XSTLIB of DI_6 : label is std.standard.true;
  attribute XSTLIB of DI_7 : label is std.standard.true;
  attribute XSTLIB of DI_8 : label is std.standard.true;
  attribute XSTLIB of DI_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Mmux_Address_reg[8]_state_reg[4]_mux_73_OUT11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mmux_Address_reg[8]_state_reg[4]_mux_73_OUT11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mmux_Address_reg[8]_state_reg[4]_mux_73_OUT11_INV_0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT1011\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT102\ : label is "___XLNM___90___Mmux_DI[15]_state_reg[4]_mux_81_OUT121";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT102\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT121\ : label is "___XLNM___90___Mmux_DI[15]_state_reg[4]_mux_81_OUT121";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT141\ : label is "___XLNM___91___Mmux_DI[15]_state_reg[4]_mux_81_OUT161";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT141\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT161\ : label is "___XLNM___91___Mmux_DI[15]_state_reg[4]_mux_81_OUT161";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT161\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT181\ : label is "___XLNM___97___Mmux_DI[15]_state_reg[4]_mux_81_OUT281";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT181\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT201\ : label is "___XLNM___92___Mmux_DI[15]_state_reg[4]_mux_81_OUT221";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT201\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT21\ : label is "___XLNM___95___Mmux_DI[15]_state_reg[4]_mux_81_OUT41";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT21\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT221\ : label is "___XLNM___92___Mmux_DI[15]_state_reg[4]_mux_81_OUT221";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT221\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT241\ : label is "___XLNM___93___Mmux_DI[15]_state_reg[4]_mux_81_OUT261";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT241\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT261\ : label is "___XLNM___93___Mmux_DI[15]_state_reg[4]_mux_81_OUT261";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT261\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT281\ : label is "___XLNM___97___Mmux_DI[15]_state_reg[4]_mux_81_OUT281";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT281\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT301\ : label is "___XLNM___94___Mmux_DI[15]_state_reg[4]_mux_81_OUT321";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT301\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT321\ : label is "___XLNM___94___Mmux_DI[15]_state_reg[4]_mux_81_OUT321";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT321\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT41\ : label is "___XLNM___95___Mmux_DI[15]_state_reg[4]_mux_81_OUT41";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT41\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT61\ : label is "___XLNM___96___Mmux_DI[15]_state_reg[4]_mux_81_OUT81";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT61\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_DI[15]_state_reg[4]_mux_81_OUT81\ : label is "___XLNM___96___Mmux_DI[15]_state_reg[4]_mux_81_OUT81";
  attribute XSTLIB of \Mmux_DI[15]_state_reg[4]_mux_81_OUT81\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_rd_drp_reg_state_reg[4]_MUX_545_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT10\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT10_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT11_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT12\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT12_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT13\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT13_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT14\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT14_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT151\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT161\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT162\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1621\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1721\ : label is "___XLNM___88___Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1721";
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1721\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT181\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT182\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT21\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT22\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT23\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT31\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT32\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT4\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT4_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT5\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT5_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT6\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT6_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT7\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT7_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT8\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT8_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT9\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT9_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0207<4>1\ : label is "___XLNM___87____n0207<4>1";
  attribute XSTLIB of \_n0207<4>1\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv2\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv4\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv5\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv6\ : label is std.standard.true;
  attribute XSTLIB of \_n0449_inv7\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0459<1>1\ : label is "___XLNM___88___Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1721";
  attribute XSTLIB of \_n0459<1>1\ : label is std.standard.true;
  attribute XSTLIB of \_n0611_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv11\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv21\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv2_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0774_inv2_SW1\ : label is "___XLNM___87____n0207<4>1";
  attribute XSTLIB of \_n0774_inv2_SW1\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv2_SW2\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv2_SW3\ : label is std.standard.true;
  attribute XSTLIB of \_n0774_inv4\ : label is std.standard.true;
  attribute XSTLIB of \_n0995_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0995_inv2\ : label is std.standard.true;
  attribute XSTLIB of \_n1245_inv5\ : label is std.standard.true;
  attribute XSTLIB of \_n1245_inv5_F\ : label is std.standard.true;
  attribute XSTLIB of \_n1245_inv5_G\ : label is std.standard.true;
  attribute XSTLIB of \_n1245_inv5_SW1\ : label is std.standard.true;
  attribute XSTLIB of \_n1281<4>1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of done0 : label is "FDR";
  attribute XSTLIB of done0 : label is std.standard.true;
  attribute XSTLIB of done0_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of done1 : label is "FDR";
  attribute XSTLIB of done1 : label is std.standard.true;
  attribute XSTLIB of done1_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of done2 : label is "FDR";
  attribute XSTLIB of done2 : label is std.standard.true;
  attribute XSTLIB of done2_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of done3 : label is "FDR";
  attribute XSTLIB of done3 : label is std.standard.true;
  attribute XSTLIB of done3_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of kill0_reg : label is "FDR";
  attribute XSTLIB of kill0_reg : label is std.standard.true;
  attribute XSTLIB of kill0_reg_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of kill1_reg : label is "FDR";
  attribute XSTLIB of kill1_reg : label is std.standard.true;
  attribute XSTLIB of kill1_reg_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of kill2_reg : label is "FDR";
  attribute XSTLIB of kill2_reg : label is std.standard.true;
  attribute XSTLIB of kill2_reg_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of kill3_reg : label is "FDR";
  attribute XSTLIB of kill3_reg : label is std.standard.true;
  attribute PK_HLUTNM of kill3_reg_rstpot : label is "___XLNM___89___state_reg_FSM_FFd5-In12";
  attribute XSTLIB of kill3_reg_rstpot : label is std.standard.true;
  attribute XSTLIB of lock0_kill0_reg_AND_97_o1 : label is std.standard.true;
  attribute XSTLIB of lock0_kill0_reg_AND_97_o1_1 : label is std.standard.true;
  attribute XSTLIB of lock1_kill1_reg_AND_100_o1 : label is std.standard.true;
  attribute XSTLIB of lock2_kill2_reg_AND_102_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rd_drp_reg : label is "FDR";
  attribute XSTLIB of rd_drp_reg : label is std.standard.true;
  attribute XSTLIB of rd_drp_reg_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd1 : label is "FDS";
  attribute XSTLIB of state_reg_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd1-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \state_reg_FSM_FFd1-In_SW1\ : label is "___XLNM___86___state_reg_FSM_FFd5-In42_SW0";
  attribute XSTLIB of \state_reg_FSM_FFd1-In_SW1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd2 : label is "FDR";
  attribute XSTLIB of state_reg_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd2-In21\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd3 : label is "FDR";
  attribute XSTLIB of state_reg_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd3-In31\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd4 : label is "FDR";
  attribute XSTLIB of state_reg_FSM_FFd4 : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd4-In21\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd4_1 : label is "FDR";
  attribute XSTLIB of state_reg_FSM_FFd4_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of state_reg_FSM_FFd5 : label is "FDR";
  attribute XSTLIB of state_reg_FSM_FFd5 : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd5-In11\ : label is std.standard.true;
  attribute PK_HLUTNM of \state_reg_FSM_FFd5-In12\ : label is "___XLNM___89___state_reg_FSM_FFd5-In12";
  attribute XSTLIB of \state_reg_FSM_FFd5-In12\ : label is std.standard.true;
  attribute XSTLIB of \state_reg_FSM_FFd5-In42\ : label is std.standard.true;
  attribute PK_HLUTNM of \state_reg_FSM_FFd5-In42_SW0\ : label is "___XLNM___86___state_reg_FSM_FFd5-In42_SW0";
  attribute XSTLIB of \state_reg_FSM_FFd5-In42_SW0\ : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_0 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_1 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_10 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_11 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_12 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_13 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_14 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_15 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_2 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_3 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_4 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_5 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_6 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_7 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_8 : label is std.standard.true;
  attribute XSTLIB of store_di0_reg_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of wr_drp_RnM : label is "FDR";
  attribute XSTLIB of wr_drp_RnM : label is std.standard.true;
  attribute XSTLIB of wr_drp_rstpot : label is std.standard.true;
begin
  Address(5) <= Address_reg(1);
  Address(3) <= Address_reg(1);
  Address(1 downto 0) <= Address_reg(1 downto 0);
  kill0 <= \^kill0_reg\;
  kill1 <= \^kill1_reg\;
  kill2 <= \^kill2_reg\;
  kill3 <= \^kill3_reg\;
  rd_drp <= \^rd_drp_reg\;
  state(4) <= \^state_reg_fsm_ffd1\;
  state(3) <= \^state_reg_fsm_ffd2\;
  state(2) <= \^state_reg_fsm_ffd3\;
  state(1) <= \^state_reg_fsm_ffd4\;
  state(0) <= \^state_reg_fsm_ffd5\;
  store_di0(15 downto 0) <= store_di0_reg(15 downto 0);
  wr_drp <= \^wr_drp\;
  Address(2) <= 'Z';
  Address(4) <= 'Z';
  Address(6) <= 'Z';
  Address(7) <= 'Z';
  Address(8) <= 'Z';
  holds(0) <= 'Z';
  holds(1) <= 'Z';
Address_reg_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n0611_inv\,
      D => \Address_reg[8]_state_reg[4]_mux_73_OUT\(0),
      Q => Address_reg(0),
      R => reset
    );
Address_reg_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n0611_inv\,
      D => \_n0459\(1),
      Q => Address_reg(1),
      R => reset
    );
DI_0: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(0),
      Q => DI(0),
      R => reset
    );
DI_1: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(1),
      Q => DI(1),
      R => reset
    );
DI_10: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(10),
      Q => DI(10),
      R => reset
    );
DI_11: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(11),
      Q => DI(11),
      R => reset
    );
DI_12: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(12),
      Q => DI(12),
      R => reset
    );
DI_13: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(13),
      Q => DI(13),
      R => reset
    );
DI_14: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(14),
      Q => DI(14),
      R => reset
    );
DI_15: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(15),
      Q => DI(15),
      R => reset
    );
DI_2: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(2),
      Q => DI(2),
      R => reset
    );
DI_3: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(3),
      Q => DI(3),
      R => reset
    );
DI_4: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(4),
      Q => DI(4),
      R => reset
    );
DI_5: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(5),
      Q => DI(5),
      R => reset
    );
DI_6: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(6),
      Q => DI(6),
      R => reset
    );
DI_7: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(7),
      Q => DI(7),
      R => reset
    );
DI_8: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(8),
      Q => DI(8),
      R => reset
    );
DI_9: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \_n0449_inv\,
      D => \DI[15]_state_reg[4]_mux_81_OUT\(9),
      Q => DI(9),
      R => reset
    );
\Mmux_Address_reg[8]_state_reg[4]_mux_73_OUT11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg_fsm_ffd2\,
      O => \Address_reg[8]_state_reg[4]_mux_73_OUT\(0)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220222FFFF0AFA"
    )
        port map (
      I0 => \^state_reg_fsm_ffd3\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => lock1_kill1_reg_AND_100_o,
      I3 => \^state_reg_fsm_ffd1\,
      I4 => lock0_kill0_reg_AND_97_o,
      I5 => \^state_reg_fsm_ffd2\,
      O => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(13),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(13)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(14),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(14)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(15),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(15)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(1),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(1)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(2),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(2)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(3),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(3)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(0),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(0)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(4),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(4)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(5),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(5)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(6),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(6)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(7),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(7)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT301\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(8),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(8)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT321\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(9),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(9)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(10),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(10)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(11),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(11)
    );
\Mmux_DI[15]_state_reg[4]_mux_81_OUT81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_di0_reg(12),
      I1 => \Mmux_DI[15]_state_reg[4]_mux_81_OUT101\,
      O => \DI[15]_state_reg[4]_mux_81_OUT\(12)
    );
\Mmux_rd_drp_reg_state_reg[4]_MUX_545_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBFFAAAABBAF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \rd_drp_reg_state_reg[4]_MUX_545_o\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(0),
      I1 => store_di0_reg(0),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N01,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(0)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(3),
      I1 => store_di0_reg(3),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N2,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(3)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT10_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(3),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(3),
      O => N2
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(4),
      I1 => store_di0_reg(4),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N4,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(4)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT11_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(4),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(4),
      O => N4
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(5),
      I1 => store_di0_reg(5),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N6,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(5)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT12_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(5),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(5),
      O => N6
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(6),
      I1 => store_di0_reg(6),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N8,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(6)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT13_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(6),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(6),
      O => N8
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(7),
      I1 => store_di0_reg(7),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N10,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(7)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT14_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(7),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(7),
      O => N10
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5554FFFC"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => lock1_kill1_reg_AND_100_o,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEE0222"
    )
        port map (
      I0 => di0(8),
      I1 => \^state_reg_fsm_ffd3\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => lock1_kill1_reg_AND_100_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT16\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA0030"
    )
        port map (
      I0 => di0(8),
      I1 => lock0_kill0_reg_AND_97_o,
      I2 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT16\,
      I3 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT172\,
      I4 => \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out162\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(8)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1621\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd4\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => lock0_kill0_reg_AND_97_o,
      O => \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out162\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1721\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FABBF033"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => lock1_kill1_reg_AND_100_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT172\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEAEFEA002A"
    )
        port map (
      I0 => di0(9),
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => lock2_kill2_reg_AND_102_o,
      I5 => lock1_kill1_reg_AND_100_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT18\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0300"
    )
        port map (
      I0 => di0(9),
      I1 => lock0_kill0_reg_AND_97_o,
      I2 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT172\,
      I3 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT18\,
      I4 => \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out162\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(9)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT1_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(0),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(0),
      O => N01
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFC0AA00000000"
    )
        port map (
      I0 => di0(10),
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT2\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF153F"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => lock1_kill1_reg_AND_100_o,
      I4 => lock0_kill0_reg_AND_97_o,
      O => \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out21\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd4\,
      I1 => \^state_reg_fsm_ffd3\,
      I2 => di0(10),
      I3 => \^mmux_store_di0_reg[15]_state_reg[4]_mux_77_out21\,
      I4 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT2\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(10)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF30FF105030F0"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => lock1_kill1_reg_AND_100_o,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT3\
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^state_reg_fsm_ffd3\,
      I1 => di0(11),
      I2 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT3\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(11)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(12),
      I1 => store_di0_reg(12),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N12,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(12)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT4_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(12),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(12),
      O => N12
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(13),
      I1 => store_di0_reg(13),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N14,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(13)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT5_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(13),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(13),
      O => N14
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(14),
      I1 => store_di0_reg(14),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N16,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(14)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT6_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(14),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(14),
      O => N16
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(15),
      I1 => store_di0_reg(15),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N18,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(15)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT7_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(15),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(15),
      O => N18
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(1),
      I1 => store_di0_reg(1),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N20,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(1)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT8_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(1),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(1),
      O => N20
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0AFCFA00000000"
    )
        port map (
      I0 => di0(2),
      I1 => store_di0_reg(2),
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => N22,
      I5 => \Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT15\,
      O => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(2)
    );
\Mmux_store_di0_reg[15]_state_reg[4]_mux_77_OUT9_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF7FF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => store_di0_reg(2),
      I2 => \^state_reg_fsm_ffd3\,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => di0(2),
      O => N22
    );
\_n0207<4>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd3\,
      I1 => \^state_reg_fsm_ffd1\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd5\,
      I4 => \^state_reg_fsm_ffd4\,
      O => \_n0207\
    );
\_n0449_inv1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^state_reg_fsm_ffd4_1\,
      I1 => \^state_reg_fsm_ffd1\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      O => \^_n0449_inv1\
    );
\_n0449_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^kill1_reg\,
      I1 => lock1,
      I2 => lock2,
      I3 => lock3,
      I4 => \^lock0_kill0_reg_and_97_o1\,
      I5 => \^_n0449_inv1\,
      O => \^_n0449_inv2\
    );
\_n0449_inv4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8202"
    )
        port map (
      I0 => \^state_reg_fsm_ffd2\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd3\,
      O => \^_n0449_inv4\
    );
\_n0449_inv5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0FF44"
    )
        port map (
      I0 => \^kill3_reg\,
      I1 => lock3,
      I2 => \^state_reg_fsm_ffd3\,
      I3 => lock2_kill2_reg_AND_102_o,
      I4 => lock1_kill1_reg_AND_100_o,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \^_n0449_inv5\
    );
\_n0449_inv6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^state_reg_fsm_ffd2\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      O => \^_n0449_inv6\
    );
\_n0449_inv7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54445000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^_n0449_inv6\,
      I2 => \^_n0449_inv4\,
      I3 => \^_n0774_inv1\,
      I4 => \^_n0449_inv5\,
      I5 => \^_n0449_inv2\,
      O => \_n0449_inv\
    );
\_n0459<1>1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd3\,
      I2 => \^state_reg_fsm_ffd2\,
      O => \_n0459\(1)
    );
\_n0611_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000011000000000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      I5 => \^_n0774_inv1\,
      O => \_n0611_inv\
    );
\_n0774_inv1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd3\,
      O => \_n0774_inv3\
    );
\_n0774_inv11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F44"
    )
        port map (
      I0 => \^kill2_reg\,
      I1 => lock2,
      I2 => \^kill3_reg\,
      I3 => lock3,
      I4 => lock1_kill1_reg_AND_100_o,
      I5 => \^lock0_kill0_reg_and_97_o1\,
      O => \^_n0774_inv1\
    );
\_n0774_inv21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF55305530"
    )
        port map (
      I0 => \^kill2_reg\,
      I1 => \^kill1_reg\,
      I2 => lock1,
      I3 => lock2,
      I4 => \^kill3_reg\,
      I5 => lock3,
      O => \_n0774_inv2\
    );
\_n0774_inv2_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      I5 => \_n0774_inv2\,
      O => N29
    );
\_n0774_inv2_SW1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd3\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd4\,
      O => N30
    );
\_n0774_inv2_SW2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECB00000ECA00000"
    )
        port map (
      I0 => ready,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \_n0774_inv3\,
      I5 => \_n0774_inv2\,
      O => N31
    );
\_n0774_inv2_SW3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222020200020"
    )
        port map (
      I0 => \^state_reg_fsm_ffd3\,
      I1 => \^state_reg_fsm_ffd1\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => ready,
      I5 => \^state_reg_fsm_ffd5\,
      O => N32
    );
\_n0774_inv4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3C0C044774477"
    )
        port map (
      I0 => N30,
      I1 => lock0_kill0_reg_AND_97_o,
      I2 => N32,
      I3 => N29,
      I4 => N31,
      I5 => \^_n0774_inv1\,
      O => \_n0774_inv\
    );
\_n0995_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C001C001C00000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd4\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => \_n0774_inv2\,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \^_n0995_inv1\
    );
\_n0995_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E3C0E3C0EB0000"
    )
        port map (
      I0 => ready,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd2\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => \_n0774_inv2\,
      I5 => lock0_kill0_reg_AND_97_o,
      O => \^_n0995_inv2\
    );
\_n1245_inv5\: unisim.vcomponents.MUXF7
     port map (
      I0 => N38,
      I1 => N39,
      O => \_n1245_inv\,
      S => lock0_kill0_reg_AND_97_o
    );
\_n1245_inv5_F\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \_n0774_inv2\,
      I2 => N27,
      I3 => \^_n0449_inv1\,
      I4 => lock1_kill1_reg_AND_100_o,
      O => N38
    );
\_n1245_inv5_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4051014040410100"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => \^state_reg_fsm_ffd2\,
      I5 => ready,
      O => N39
    );
\_n1245_inv5_SW1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFC344F"
    )
        port map (
      I0 => ready,
      I1 => \^state_reg_fsm_ffd4\,
      I2 => \^state_reg_fsm_ffd5\,
      I3 => \^state_reg_fsm_ffd2\,
      I4 => \^state_reg_fsm_ffd3\,
      O => N27
    );
\_n1281<4>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFF5"
    )
        port map (
      I0 => \^state_reg_fsm_ffd1\,
      I1 => ready,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => \^state_reg_fsm_ffd2\,
      I5 => \^state_reg_fsm_ffd5\,
      O => \_n1281\
    );
done0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^done0_rstpot\,
      Q => \^done0\,
      R => reset
    );
done0_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AE"
    )
        port map (
      I0 => \^done0\,
      I1 => lock0_kill0_reg_AND_97_o,
      I2 => \_n1281\,
      I3 => \^state_reg_fsm_ffd1\,
      O => \^done0_rstpot\
    );
done1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^done1_rstpot\,
      Q => \^done1\,
      R => reset
    );
done1_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAABA"
    )
        port map (
      I0 => \^done1\,
      I1 => \_n1281\,
      I2 => lock1_kill1_reg_AND_100_o,
      I3 => lock0_kill0_reg_AND_97_o,
      I4 => \^state_reg_fsm_ffd1\,
      O => \^done1_rstpot\
    );
done2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^done2_rstpot\,
      Q => \^done2\,
      R => reset
    );
done2_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAABAA"
    )
        port map (
      I0 => \^done2\,
      I1 => \_n1281\,
      I2 => lock0_kill0_reg_AND_97_o,
      I3 => lock2_kill2_reg_AND_102_o,
      I4 => lock1_kill1_reg_AND_100_o,
      I5 => \^state_reg_fsm_ffd1\,
      O => \^done2_rstpot\
    );
done3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^done3_rstpot\,
      Q => \^done3\,
      R => reset
    );
done3_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAABAA"
    )
        port map (
      I0 => \^done3\,
      I1 => \_n1281\,
      I2 => lock2_kill2_reg_AND_102_o,
      I3 => lock3,
      I4 => \^kill3_reg\,
      I5 => \^state_reg_fsm_ffd1\,
      O => \^done3_rstpot\
    );
kill0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^kill0_reg_rstpot\,
      Q => \^kill0_reg\,
      R => reset
    );
kill0_reg_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \^kill0_reg\,
      I1 => lock0_kill0_reg_AND_97_o,
      I2 => \_n0207\,
      I3 => \^done0\,
      O => \^kill0_reg_rstpot\
    );
kill1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^kill1_reg_rstpot\,
      Q => \^kill1_reg\,
      R => reset
    );
kill1_reg_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \^kill1_reg\,
      I1 => \_n0207\,
      I2 => lock1_kill1_reg_AND_100_o,
      I3 => lock0_kill0_reg_AND_97_o,
      I4 => \^done1\,
      O => \^kill1_reg_rstpot\
    );
kill2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^kill2_reg_rstpot\,
      Q => \^kill2_reg\,
      R => reset
    );
kill2_reg_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAA2AAAA"
    )
        port map (
      I0 => \^kill2_reg\,
      I1 => \_n0207\,
      I2 => lock0_kill0_reg_AND_97_o,
      I3 => lock1_kill1_reg_AND_100_o,
      I4 => lock2_kill2_reg_AND_102_o,
      I5 => \^done2\,
      O => \^kill2_reg_rstpot\
    );
kill3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^kill3_reg_rstpot\,
      Q => \^kill3_reg\,
      R => reset
    );
kill3_reg_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^kill3_reg\,
      I1 => \_n0207\,
      I2 => lock3,
      I3 => \^done3\,
      O => \^kill3_reg_rstpot\
    );
lock0_kill0_reg_AND_97_o1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^kill0_reg\,
      I1 => lock0,
      I2 => lock1,
      I3 => lock2,
      I4 => lock3,
      O => lock0_kill0_reg_AND_97_o
    );
lock0_kill0_reg_AND_97_o1_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^kill0_reg\,
      I1 => lock0,
      I2 => lock1,
      I3 => lock2,
      I4 => lock3,
      O => \^lock0_kill0_reg_and_97_o1\
    );
lock1_kill1_reg_AND_100_o1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => lock1,
      I1 => \^kill1_reg\,
      I2 => lock2,
      I3 => lock3,
      O => lock1_kill1_reg_AND_100_o
    );
lock2_kill2_reg_AND_102_o1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^kill2_reg\,
      I1 => lock3,
      I2 => lock2,
      O => lock2_kill2_reg_AND_102_o
    );
rd_drp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^rd_drp_reg_rstpot\,
      Q => \^rd_drp_reg\,
      R => reset
    );
rd_drp_reg_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBA888ABBAA88AA"
    )
        port map (
      I0 => \^rd_drp_reg\,
      I1 => \^state_reg_fsm_ffd1\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^_n0995_inv1\,
      I4 => \rd_drp_reg_state_reg[4]_MUX_545_o\,
      I5 => \^_n0995_inv2\,
      O => \^rd_drp_reg_rstpot\
    );
state_reg_FSM_FFd1: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^state_reg_fsm_ffd1-in\,
      Q => \^state_reg_fsm_ffd1\,
      S => reset
    );
\state_reg_FSM_FFd1-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF780F2D0"
    )
        port map (
      I0 => lock3,
      I1 => \^kill3_reg\,
      I2 => \^state_reg_fsm_ffd1\,
      I3 => N36,
      I4 => \^state_reg_fsm_ffd5-in11\,
      I5 => reset,
      O => \^state_reg_fsm_ffd1-in\
    );
\state_reg_FSM_FFd1-In_SW1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^state_reg_fsm_ffd2\,
      I1 => \^state_reg_fsm_ffd3\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd5\,
      O => N36
    );
state_reg_FSM_FFd2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg_FSM_FFd2-In2\,
      Q => \^state_reg_fsm_ffd2\,
      R => reset
    );
\state_reg_FSM_FFd2-In21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA2AAAAAAA"
    )
        port map (
      I0 => \^state_reg_fsm_ffd2\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd3\,
      I4 => \state_reg_FSM_FFd5-In1\,
      I5 => ready,
      O => \state_reg_FSM_FFd2-In2\
    );
state_reg_FSM_FFd3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg_FSM_FFd3-In3\,
      Q => \^state_reg_fsm_ffd3\,
      R => reset
    );
\state_reg_FSM_FFd3-In31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6AAAAAAA"
    )
        port map (
      I0 => \^state_reg_fsm_ffd3\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \state_reg_FSM_FFd5-In1\,
      I4 => ready,
      I5 => \^state_reg_fsm_ffd2\,
      O => \state_reg_FSM_FFd3-In3\
    );
state_reg_FSM_FFd4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg_FSM_FFd4-In2\,
      Q => \^state_reg_fsm_ffd4\,
      R => reset
    );
\state_reg_FSM_FFd4-In21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A6AEA"
    )
        port map (
      I0 => \^state_reg_fsm_ffd4\,
      I1 => \^state_reg_fsm_ffd5\,
      I2 => \state_reg_FSM_FFd5-In1\,
      I3 => ready,
      I4 => \^state_reg_fsm_ffd2\,
      O => \state_reg_FSM_FFd4-In2\
    );
state_reg_FSM_FFd4_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg_FSM_FFd4-In2\,
      Q => \^state_reg_fsm_ffd4_1\,
      R => reset
    );
state_reg_FSM_FFd5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state_reg_FSM_FFd5-In4\,
      Q => \^state_reg_fsm_ffd5\,
      R => reset
    );
\state_reg_FSM_FFd5-In11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00104454AABAEEFE"
    )
        port map (
      I0 => lock2,
      I1 => lock1,
      I2 => lock0,
      I3 => \^kill0_reg\,
      I4 => \^kill1_reg\,
      I5 => \^kill2_reg\,
      O => \^state_reg_fsm_ffd5-in11\
    );
\state_reg_FSM_FFd5-In12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => lock3,
      I1 => \^state_reg_fsm_ffd5-in11\,
      I2 => \^kill3_reg\,
      O => \state_reg_FSM_FFd5-In1\
    );
\state_reg_FSM_FFd5-In42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF87770FFFD2220"
    )
        port map (
      I0 => lock3,
      I1 => \^kill3_reg\,
      I2 => \^state_reg_fsm_ffd1\,
      I3 => N34,
      I4 => \^state_reg_fsm_ffd5\,
      I5 => \^state_reg_fsm_ffd5-in11\,
      O => \state_reg_FSM_FFd5-In4\
    );
\state_reg_FSM_FFd5-In42_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53555344"
    )
        port map (
      I0 => \^state_reg_fsm_ffd5\,
      I1 => \^state_reg_fsm_ffd2\,
      I2 => ready,
      I3 => \^state_reg_fsm_ffd4\,
      I4 => \^state_reg_fsm_ffd3\,
      O => N34
    );
store_di0_reg_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(0),
      Q => store_di0_reg(0),
      R => reset
    );
store_di0_reg_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(1),
      Q => store_di0_reg(1),
      R => reset
    );
store_di0_reg_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(10),
      Q => store_di0_reg(10),
      R => reset
    );
store_di0_reg_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(11),
      Q => store_di0_reg(11),
      R => reset
    );
store_di0_reg_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(12),
      Q => store_di0_reg(12),
      R => reset
    );
store_di0_reg_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(13),
      Q => store_di0_reg(13),
      R => reset
    );
store_di0_reg_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(14),
      Q => store_di0_reg(14),
      R => reset
    );
store_di0_reg_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(15),
      Q => store_di0_reg(15),
      R => reset
    );
store_di0_reg_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(2),
      Q => store_di0_reg(2),
      R => reset
    );
store_di0_reg_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(3),
      Q => store_di0_reg(3),
      R => reset
    );
store_di0_reg_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(4),
      Q => store_di0_reg(4),
      R => reset
    );
store_di0_reg_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(5),
      Q => store_di0_reg(5),
      R => reset
    );
store_di0_reg_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(6),
      Q => store_di0_reg(6),
      R => reset
    );
store_di0_reg_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(7),
      Q => store_di0_reg(7),
      R => reset
    );
store_di0_reg_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(8),
      Q => store_di0_reg(8),
      R => reset
    );
store_di0_reg_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \_n1245_inv\,
      D => \store_di0_reg[15]_state_reg[4]_mux_77_OUT\(9),
      Q => store_di0_reg(9),
      R => reset
    );
wr_drp_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^wr_drp_rstpot\,
      Q => \^wr_drp\,
      R => reset
    );
wr_drp_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCCFFAAAAAAAA"
    )
        port map (
      I0 => \^wr_drp\,
      I1 => \^state_reg_fsm_ffd1\,
      I2 => \^state_reg_fsm_ffd4\,
      I3 => \^state_reg_fsm_ffd5\,
      I4 => \^state_reg_fsm_ffd2\,
      I5 => \_n0774_inv\,
      O => \^wr_drp_rstpot\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT\ is
  port (
    QPLLCLK_IN : in STD_LOGIC;
    QPLLREFCLK_IN : in STD_LOGIC;
    DRPCLK_IN : in STD_LOGIC;
    DRPEN_IN : in STD_LOGIC;
    DRPWE_IN : in STD_LOGIC;
    GTREFCLK0_IN : in STD_LOGIC;
    CPLLLOCKDETCLK_IN : in STD_LOGIC;
    CPLLRESET_IN : in STD_LOGIC;
    RXUSERRDY_IN : in STD_LOGIC;
    RXMCOMMAALIGNEN_IN : in STD_LOGIC;
    RXPCOMMAALIGNEN_IN : in STD_LOGIC;
    RXPRBSCNTRESET_IN : in STD_LOGIC;
    GTRXRESET_IN : in STD_LOGIC;
    RXPMARESET_IN : in STD_LOGIC;
    RXUSRCLK_IN : in STD_LOGIC;
    RXUSRCLK2_IN : in STD_LOGIC;
    RXDFEAGCHOLD_IN : in STD_LOGIC;
    RXDFELFHOLD_IN : in STD_LOGIC;
    RXDFELPMRESET_IN : in STD_LOGIC;
    RXLPMHFHOLD_IN : in STD_LOGIC;
    RXLPMLFHOLD_IN : in STD_LOGIC;
    GTXRXN_IN : in STD_LOGIC;
    GTXRXP_IN : in STD_LOGIC;
    TXUSERRDY_IN : in STD_LOGIC;
    GTTXRESET_IN : in STD_LOGIC;
    TXPMARESET_IN : in STD_LOGIC;
    TXUSRCLK_IN : in STD_LOGIC;
    TXUSRCLK2_IN : in STD_LOGIC;
    TXPRBSFORCEERR_IN : in STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    CPLLFBCLKLOST_OUT : out STD_LOGIC;
    CPLLLOCK_OUT : out STD_LOGIC;
    CPLLREFCLKLOST_OUT : out STD_LOGIC;
    EYESCANDATAERROR_OUT : out STD_LOGIC;
    RXCOMMADET_OUT : out STD_LOGIC;
    RXBYTEISALIGNED : out STD_LOGIC;
    RXPRBSERR_OUT : out STD_LOGIC;
    RXOUTCLK_OUT : out STD_LOGIC;
    RXCDRLOCK_OUT : out STD_LOGIC;
    RXELECIDLE_OUT : out STD_LOGIC;
    RXRESETDONE_OUT : out STD_LOGIC;
    TXOUTCLK_OUT : out STD_LOGIC;
    TXOUTCLKFABRIC_OUT : out STD_LOGIC;
    TXOUTCLKPCS_OUT : out STD_LOGIC;
    GTXTXN_OUT : out STD_LOGIC;
    GTXTXP_OUT : out STD_LOGIC;
    TXRESETDONE_OUT : out STD_LOGIC;
    DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LOOPBACK_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXMONITORSEL_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPRECURSOR_IN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TX8B10BBYPASS_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXCHARDISPMODE_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXCHARDISPVAL_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXCHARISK_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXNOTINTABLE_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCLKCORCNT_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXMONITOROUT_OUT : out STD_LOGIC_VECTOR ( 6 downto 0 );
    RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT\ is
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_DMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute AEN_CPLL : string;
  attribute AEN_CPLL of gtxe2_i : label is "0";
  attribute AEN_LOOPBACK : string;
  attribute AEN_LOOPBACK of gtxe2_i : label is "0";
  attribute AEN_MASTER : string;
  attribute AEN_MASTER of gtxe2_i : label is "0";
  attribute AEN_PD_AND_EIDLE : string;
  attribute AEN_PD_AND_EIDLE of gtxe2_i : label is "0";
  attribute AEN_POLARITY : string;
  attribute AEN_POLARITY of gtxe2_i : label is "0";
  attribute AEN_PRBS : string;
  attribute AEN_PRBS of gtxe2_i : label is "0";
  attribute AEN_QPI : string;
  attribute AEN_QPI of gtxe2_i : label is "0";
  attribute AEN_RESET : string;
  attribute AEN_RESET of gtxe2_i : label is "0";
  attribute AEN_RXCDR : string;
  attribute AEN_RXCDR of gtxe2_i : label is "0";
  attribute AEN_RXDFE : string;
  attribute AEN_RXDFE of gtxe2_i : label is "0";
  attribute AEN_RXDFELPM : string;
  attribute AEN_RXDFELPM of gtxe2_i : label is "0";
  attribute AEN_RXOUTCLK_SEL : string;
  attribute AEN_RXOUTCLK_SEL of gtxe2_i : label is "0";
  attribute AEN_RXPHDLY : string;
  attribute AEN_RXPHDLY of gtxe2_i : label is "0";
  attribute AEN_RXSYSCLK_SEL : string;
  attribute AEN_RXSYSCLK_SEL of gtxe2_i : label is "0";
  attribute AEN_TXOUTCLK_SEL : string;
  attribute AEN_TXOUTCLK_SEL of gtxe2_i : label is "0";
  attribute AEN_TXPHDLY : string;
  attribute AEN_TXPHDLY of gtxe2_i : label is "0";
  attribute AEN_TXSYSCLK_SEL : string;
  attribute AEN_TXSYSCLK_SEL of gtxe2_i : label is "0";
  attribute AEN_TX_DRIVE_MODE : string;
  attribute AEN_TX_DRIVE_MODE of gtxe2_i : label is "0";
  attribute AMONITOR_CFG : string;
  attribute AMONITOR_CFG of gtxe2_i : label is "0000";
  attribute A_CFGRESET : string;
  attribute A_CFGRESET of gtxe2_i : label is "0";
  attribute A_CPLLLOCKEN : string;
  attribute A_CPLLLOCKEN of gtxe2_i : label is "0";
  attribute A_CPLLPD : string;
  attribute A_CPLLPD of gtxe2_i : label is "0";
  attribute A_CPLLRESET : string;
  attribute A_CPLLRESET of gtxe2_i : label is "0";
  attribute A_EYESCANMODE : string;
  attribute A_EYESCANMODE of gtxe2_i : label is "0";
  attribute A_EYESCANRESET : string;
  attribute A_EYESCANRESET of gtxe2_i : label is "0";
  attribute A_GTRESETSEL : string;
  attribute A_GTRESETSEL of gtxe2_i : label is "0";
  attribute A_GTRXRESET : string;
  attribute A_GTRXRESET of gtxe2_i : label is "0";
  attribute A_GTTXRESET : string;
  attribute A_GTTXRESET of gtxe2_i : label is "0";
  attribute A_LOOPBACK : string;
  attribute A_LOOPBACK of gtxe2_i : label is "000";
  attribute A_RXBUFRESET : string;
  attribute A_RXBUFRESET of gtxe2_i : label is "0";
  attribute A_RXCDRFREQRESET : string;
  attribute A_RXCDRFREQRESET of gtxe2_i : label is "0";
  attribute A_RXCDRHOLD : string;
  attribute A_RXCDRHOLD of gtxe2_i : label is "0";
  attribute A_RXCDROVRDEN : string;
  attribute A_RXCDROVRDEN of gtxe2_i : label is "0";
  attribute A_RXCDRRESET : string;
  attribute A_RXCDRRESET of gtxe2_i : label is "0";
  attribute A_RXCDRRESETRSV : string;
  attribute A_RXCDRRESETRSV of gtxe2_i : label is "0";
  attribute A_RXDFEAGCHOLD : string;
  attribute A_RXDFEAGCHOLD of gtxe2_i : label is "0";
  attribute A_RXDFEAGCOVRDEN : string;
  attribute A_RXDFEAGCOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFECM1EN : string;
  attribute A_RXDFECM1EN of gtxe2_i : label is "0";
  attribute A_RXDFELFHOLD : string;
  attribute A_RXDFELFHOLD of gtxe2_i : label is "0";
  attribute A_RXDFELFOVRDEN : string;
  attribute A_RXDFELFOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFELPMRESET : string;
  attribute A_RXDFELPMRESET of gtxe2_i : label is "0";
  attribute A_RXDFETAP2HOLD : string;
  attribute A_RXDFETAP2HOLD of gtxe2_i : label is "0";
  attribute A_RXDFETAP2OVRDEN : string;
  attribute A_RXDFETAP2OVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFETAP3HOLD : string;
  attribute A_RXDFETAP3HOLD of gtxe2_i : label is "0";
  attribute A_RXDFETAP3OVRDEN : string;
  attribute A_RXDFETAP3OVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFETAP4HOLD : string;
  attribute A_RXDFETAP4HOLD of gtxe2_i : label is "0";
  attribute A_RXDFETAP4OVRDEN : string;
  attribute A_RXDFETAP4OVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFETAP5HOLD : string;
  attribute A_RXDFETAP5HOLD of gtxe2_i : label is "0";
  attribute A_RXDFETAP5OVRDEN : string;
  attribute A_RXDFETAP5OVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFEUTHOLD : string;
  attribute A_RXDFEUTHOLD of gtxe2_i : label is "0";
  attribute A_RXDFEUTOVRDEN : string;
  attribute A_RXDFEUTOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFEVPHOLD : string;
  attribute A_RXDFEVPHOLD of gtxe2_i : label is "0";
  attribute A_RXDFEVPOVRDEN : string;
  attribute A_RXDFEVPOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDFEVSEN : string;
  attribute A_RXDFEVSEN of gtxe2_i : label is "0";
  attribute A_RXDFEXYDEN : string;
  attribute A_RXDFEXYDEN of gtxe2_i : label is "0";
  attribute A_RXDFEXYDHOLD : string;
  attribute A_RXDFEXYDHOLD of gtxe2_i : label is "0";
  attribute A_RXDFEXYDOVRDEN : string;
  attribute A_RXDFEXYDOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDLYBYPASS : string;
  attribute A_RXDLYBYPASS of gtxe2_i : label is "0";
  attribute A_RXDLYEN : string;
  attribute A_RXDLYEN of gtxe2_i : label is "0";
  attribute A_RXDLYOVRDEN : string;
  attribute A_RXDLYOVRDEN of gtxe2_i : label is "0";
  attribute A_RXDLYSRESET : string;
  attribute A_RXDLYSRESET of gtxe2_i : label is "0";
  attribute A_RXLPMEN : string;
  attribute A_RXLPMEN of gtxe2_i : label is "0";
  attribute A_RXLPMHFHOLD : string;
  attribute A_RXLPMHFHOLD of gtxe2_i : label is "0";
  attribute A_RXLPMHFOVRDEN : string;
  attribute A_RXLPMHFOVRDEN of gtxe2_i : label is "0";
  attribute A_RXLPMLFHOLD : string;
  attribute A_RXLPMLFHOLD of gtxe2_i : label is "0";
  attribute A_RXLPMLFKLOVRDEN : string;
  attribute A_RXLPMLFKLOVRDEN of gtxe2_i : label is "0";
  attribute A_RXMONITORSEL : string;
  attribute A_RXMONITORSEL of gtxe2_i : label is "00";
  attribute A_RXOOBRESET : string;
  attribute A_RXOOBRESET of gtxe2_i : label is "0";
  attribute A_RXOSHOLD : string;
  attribute A_RXOSHOLD of gtxe2_i : label is "0";
  attribute A_RXOSOVRDEN : string;
  attribute A_RXOSOVRDEN of gtxe2_i : label is "0";
  attribute A_RXOUTCLKSEL : string;
  attribute A_RXOUTCLKSEL of gtxe2_i : label is "000";
  attribute A_RXPCSRESET : string;
  attribute A_RXPCSRESET of gtxe2_i : label is "0";
  attribute A_RXPD : string;
  attribute A_RXPD of gtxe2_i : label is "00";
  attribute A_RXPHALIGN : string;
  attribute A_RXPHALIGN of gtxe2_i : label is "0";
  attribute A_RXPHALIGNEN : string;
  attribute A_RXPHALIGNEN of gtxe2_i : label is "0";
  attribute A_RXPHDLYPD : string;
  attribute A_RXPHDLYPD of gtxe2_i : label is "0";
  attribute A_RXPHDLYRESET : string;
  attribute A_RXPHDLYRESET of gtxe2_i : label is "0";
  attribute A_RXPHOVRDEN : string;
  attribute A_RXPHOVRDEN of gtxe2_i : label is "0";
  attribute A_RXPMARESET : string;
  attribute A_RXPMARESET of gtxe2_i : label is "0";
  attribute A_RXPOLARITY : string;
  attribute A_RXPOLARITY of gtxe2_i : label is "0";
  attribute A_RXPRBSCNTRESET : string;
  attribute A_RXPRBSCNTRESET of gtxe2_i : label is "0";
  attribute A_RXPRBSSEL : string;
  attribute A_RXPRBSSEL of gtxe2_i : label is "000";
  attribute A_RXSYSCLKSEL : string;
  attribute A_RXSYSCLKSEL of gtxe2_i : label is "00";
  attribute A_SPARE : string;
  attribute A_SPARE of gtxe2_i : label is "0";
  attribute A_TXBUFDIFFCTRL : string;
  attribute A_TXBUFDIFFCTRL of gtxe2_i : label is "100";
  attribute A_TXDEEMPH : string;
  attribute A_TXDEEMPH of gtxe2_i : label is "0";
  attribute A_TXDIFFCTRL : string;
  attribute A_TXDIFFCTRL of gtxe2_i : label is "1100";
  attribute A_TXDLYBYPASS : string;
  attribute A_TXDLYBYPASS of gtxe2_i : label is "0";
  attribute A_TXDLYEN : string;
  attribute A_TXDLYEN of gtxe2_i : label is "0";
  attribute A_TXDLYOVRDEN : string;
  attribute A_TXDLYOVRDEN of gtxe2_i : label is "0";
  attribute A_TXDLYSRESET : string;
  attribute A_TXDLYSRESET of gtxe2_i : label is "0";
  attribute A_TXELECIDLE : string;
  attribute A_TXELECIDLE of gtxe2_i : label is "0";
  attribute A_TXINHIBIT : string;
  attribute A_TXINHIBIT of gtxe2_i : label is "0";
  attribute A_TXMAINCURSOR : string;
  attribute A_TXMAINCURSOR of gtxe2_i : label is "1010000";
  attribute A_TXMARGIN : string;
  attribute A_TXMARGIN of gtxe2_i : label is "000";
  attribute A_TXOUTCLKSEL : string;
  attribute A_TXOUTCLKSEL of gtxe2_i : label is "000";
  attribute A_TXPCSRESET : string;
  attribute A_TXPCSRESET of gtxe2_i : label is "0";
  attribute A_TXPD : string;
  attribute A_TXPD of gtxe2_i : label is "00";
  attribute A_TXPHALIGN : string;
  attribute A_TXPHALIGN of gtxe2_i : label is "0";
  attribute A_TXPHALIGNEN : string;
  attribute A_TXPHALIGNEN of gtxe2_i : label is "0";
  attribute A_TXPHDLYPD : string;
  attribute A_TXPHDLYPD of gtxe2_i : label is "0";
  attribute A_TXPHDLYRESET : string;
  attribute A_TXPHDLYRESET of gtxe2_i : label is "0";
  attribute A_TXPHINIT : string;
  attribute A_TXPHINIT of gtxe2_i : label is "0";
  attribute A_TXPHOVRDEN : string;
  attribute A_TXPHOVRDEN of gtxe2_i : label is "0";
  attribute A_TXPMARESET : string;
  attribute A_TXPMARESET of gtxe2_i : label is "0";
  attribute A_TXPOLARITY : string;
  attribute A_TXPOLARITY of gtxe2_i : label is "0";
  attribute A_TXPOSTCURSOR : string;
  attribute A_TXPOSTCURSOR of gtxe2_i : label is "00000";
  attribute A_TXPOSTCURSORINV : string;
  attribute A_TXPOSTCURSORINV of gtxe2_i : label is "0";
  attribute A_TXPRBSFORCEERR : string;
  attribute A_TXPRBSFORCEERR of gtxe2_i : label is "0";
  attribute A_TXPRBSSEL : string;
  attribute A_TXPRBSSEL of gtxe2_i : label is "000";
  attribute A_TXPRECURSOR : string;
  attribute A_TXPRECURSOR of gtxe2_i : label is "00000";
  attribute A_TXPRECURSORINV : string;
  attribute A_TXPRECURSORINV of gtxe2_i : label is "0";
  attribute A_TXSWING : string;
  attribute A_TXSWING of gtxe2_i : label is "0";
  attribute A_TXSYSCLKSEL : string;
  attribute A_TXSYSCLKSEL of gtxe2_i : label is "00";
  attribute BUS_INFO : string;
  attribute BUS_INFO of gtxe2_i : label is "2:INPUT:RXPD<1:0>";
  attribute CLK_COR_INSERT_IDLE_FLAG : string;
  attribute CLK_COR_INSERT_IDLE_FLAG of gtxe2_i : label is "FALSE";
  attribute CPLL_PCD_1UI_CFG : string;
  attribute CPLL_PCD_1UI_CFG of gtxe2_i : label is "0";
  attribute CPLL_PCD_2UI_CFG : string;
  attribute CPLL_PCD_2UI_CFG of gtxe2_i : label is "0";
  attribute GEN_RXUSRCLK : string;
  attribute GEN_RXUSRCLK of gtxe2_i : label is "TRUE";
  attribute GEN_TXUSRCLK : string;
  attribute GEN_TXUSRCLK of gtxe2_i : label is "TRUE";
  attribute GT_INSTANTIATED : string;
  attribute GT_INSTANTIATED of gtxe2_i : label is "1";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of gtxe2_i : label is "no";
  attribute PMA_POWER_SAVE : string;
  attribute PMA_POWER_SAVE of gtxe2_i : label is "0000000000";
  attribute RXCDRRESET_TIME : string;
  attribute RXCDRRESET_TIME of gtxe2_i : label is "0000000";
  attribute RXCDR_PCIERESET_WAIT_TIME : string;
  attribute RXCDR_PCIERESET_WAIT_TIME of gtxe2_i : label is "00000";
  attribute RXPLL_SEL : string;
  attribute RXPLL_SEL of gtxe2_i : label is "CPLL";
  attribute RXSIPO_DIV_45 : integer;
  attribute RXSIPO_DIV_45 of gtxe2_i : label is 4;
  attribute RX_DFE_VS_CFG : string;
  attribute RX_DFE_VS_CFG of gtxe2_i : label is "000000000";
  attribute SP_REFCLK_CFG : string;
  attribute SP_REFCLK_CFG of gtxe2_i : label is "000";
  attribute TXOUTCLKPCS_SEL : integer;
  attribute TXOUTCLKPCS_SEL of gtxe2_i : label is 0;
  attribute TXPISO_DIV_45 : integer;
  attribute TXPISO_DIV_45 of gtxe2_i : label is 5;
  attribute TXPLL_SEL : string;
  attribute TXPLL_SEL of gtxe2_i : label is "CPLL";
  attribute XSTLIB : boolean;
  attribute XSTLIB of gtxe2_i : label is std.standard.true;
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 30,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"0011",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10200020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '1',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"3010D90C",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => CPLLFBCLKLOST_OUT,
      CPLLLOCK => CPLLLOCK_OUT,
      CPLLLOCKDETCLK => CPLLLOCKDETCLK_IN,
      CPLLLOCKEN => '1',
      CPLLPD => '0',
      CPLLREFCLKLOST => CPLLREFCLKLOST_OUT,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => CPLLRESET_IN,
      DMONITOROUT(7 downto 0) => NLW_gtxe2_i_DMONITOROUT_UNCONNECTED(7 downto 0),
      DRPADDR(8 downto 0) => DRPADDR_IN(8 downto 0),
      DRPCLK => DRPCLK_IN,
      DRPDI(15 downto 0) => DRPDI_IN(15 downto 0),
      DRPDO(15 downto 0) => DRPDO_OUT(15 downto 0),
      DRPEN => DRPEN_IN,
      DRPRDY => DRPRDY_OUT,
      DRPWE => DRPWE_IN,
      EYESCANDATAERROR => EYESCANDATAERROR_OUT,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => GTREFCLK0_IN,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTRXRESET_IN,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GTTXRESET_IN,
      GTXRXN => GTXRXN_IN,
      GTXRXP => GTXRXP_IN,
      GTXTXN => GTXTXN_OUT,
      GTXTXP => GTXTXP_OUT,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => QPLLCLK_IN,
      QPLLREFCLK => QPLLREFCLK_IN,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2 downto 0) => RXBUFSTATUS_OUT(2 downto 0),
      RXBYTEISALIGNED => RXBYTEISALIGNED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => RXCDRLOCK_OUT,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1 downto 0) => RXCHARISCOMMA_OUT(1 downto 0),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1 downto 0) => RXCHARISK_OUT(1 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => RXCLKCORCNT_OUT(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => RXCOMMADET_OUT,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 0) => RXDATA_OUT(15 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => RXDFEAGCHOLD_IN,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => RXDFELFHOLD_IN,
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => RXDFELPMRESET_IN,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1 downto 0) => RXDISPERR_OUT(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => RXELECIDLE_OUT,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => RXMCOMMAALIGNEN_IN,
      RXMONITOROUT(6 downto 0) => RXMONITOROUT_OUT(6 downto 0),
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1 downto 0) => RXNOTINTABLE_OUT(1 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => RXOUTCLK_OUT,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => RXPCOMMAALIGNEN_IN,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => RXPMARESET_IN,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => RXPRBSCNTRESET_IN,
      RXPRBSERR => RXPRBSERR_OUT,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => RXRESETDONE_OUT,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => RXUSERRDY_IN,
      RXUSRCLK => RXUSRCLK_IN,
      RXUSRCLK2 => RXUSRCLK2_IN,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => TXBUFSTATUS_OUT(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => TXCHARISK_IN(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => TXDATA_IN(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => TXOUTCLK_OUT,
      TXOUTCLKFABRIC => TXOUTCLKFABRIC_OUT,
      TXOUTCLKPCS => TXOUTCLKPCS_OUT,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => TXPMARESET_IN,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => TXPRBSFORCEERR_IN,
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => TXRESETDONE_OUT,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => TXUSERRDY_IN,
      TXUSRCLK => TXUSRCLK_IN,
      TXUSRCLK2 => TXUSRCLK2_IN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT_USRCLK_SOURCE\ is
  port (
    Q0_CLK0_GTREFCLK_PAD_N_IN : in STD_LOGIC;
    Q0_CLK0_GTREFCLK_PAD_P_IN : in STD_LOGIC;
    GT0_TXOUTCLK_IN : in STD_LOGIC;
    DRPCLK_IN : in STD_LOGIC;
    Q0_CLK0_GTREFCLK_OUT : out STD_LOGIC;
    GT0_TXUSRCLK_OUT : out STD_LOGIC;
    GT0_TXUSRCLK2_OUT : out STD_LOGIC;
    GT0_RXUSRCLK_OUT : out STD_LOGIC;
    GT0_RXUSRCLK2_OUT : out STD_LOGIC;
    DRPCLK_OUT : out STD_LOGIC
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT_USRCLK_SOURCE\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT_USRCLK_SOURCE\ is
  signal \^gt0_rxusrclk2_out\ : STD_LOGIC;
  attribute NOMERGE : boolean;
  attribute NOMERGE of GT0_RXUSRCLK2_OUT : signal is std.standard.true;
  signal NLW_i_ibufds_gte2_0_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of bufg_inst : label is "no";
  attribute XSTLIB : boolean;
  attribute XSTLIB of bufg_inst : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of i_ibufds_gte2_0 : label is "no";
  attribute XSTLIB of i_ibufds_gte2_0 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of txoutclk_bufg0_i : label is "no";
  attribute XSTLIB of txoutclk_bufg0_i : label is std.standard.true;
begin
  GT0_RXUSRCLK2_OUT <= \^gt0_rxusrclk2_out\;
  GT0_RXUSRCLK_OUT <= \^gt0_rxusrclk2_out\;
  GT0_TXUSRCLK2_OUT <= \^gt0_rxusrclk2_out\;
  GT0_TXUSRCLK_OUT <= \^gt0_rxusrclk2_out\;
bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => '0',
      O => DRPCLK_OUT
    );
i_ibufds_gte2_0: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => Q0_CLK0_GTREFCLK_PAD_P_IN,
      IB => Q0_CLK0_GTREFCLK_PAD_N_IN,
      O => Q0_CLK0_GTREFCLK_OUT,
      ODIV2 => NLW_i_ibufds_gte2_0_ODIV2_UNCONNECTED
    );
txoutclk_bufg0_i: unisim.vcomponents.BUFG
     port map (
      I => GT0_TXOUTCLK_IN,
      O => \^gt0_rxusrclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_RX_STARTUP_FSM\ is
  port (
    STABLE_CLOCK : in STD_LOGIC;
    RXUSERCLK : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    QPLLREFCLKLOST : in STD_LOGIC;
    CPLLREFCLKLOST : in STD_LOGIC;
    QPLLLOCK : in STD_LOGIC;
    CPLLLOCK : in STD_LOGIC;
    RXRESETDONE : in STD_LOGIC;
    MMCM_LOCK : in STD_LOGIC;
    RECCLK_STABLE : in STD_LOGIC;
    RECCLK_MONITOR_RESTART : in STD_LOGIC;
    DATA_VALID : in STD_LOGIC;
    TXUSERRDY : in STD_LOGIC;
    PHALIGNMENT_DONE : in STD_LOGIC;
    GTRXRESET : out STD_LOGIC;
    MMCM_RESET : out STD_LOGIC;
    QPLL_RESET : out STD_LOGIC;
    CPLL_RESET : out STD_LOGIC;
    RX_FSM_RESET_DONE : out STD_LOGIC;
    RXUSERRDY : out STD_LOGIC;
    RUN_PHALIGNMENT : out STD_LOGIC;
    RESET_PHALIGNMENT : out STD_LOGIC;
    RXDFEAGCHOLD : out STD_LOGIC;
    RXDFELFHOLD : out STD_LOGIC;
    RXLPMLFHOLD : out STD_LOGIC;
    RXLPMHFHOLD : out STD_LOGIC;
    RETRY_COUNTER : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ila_data : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_RX_STARTUP_FSM\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_RX_STARTUP_FSM\ is
  signal GND_171_o_GTRXRESET_Select_93_o : STD_LOGIC;
  signal GND_171_o_RXUSERRDY_Select_91_o : STD_LOGIC;
  signal \^gnd_171_o_check_tlock_max_and_51_o1\ : STD_LOGIC;
  signal GND_171_o_check_tlock_max_AND_51_o11 : STD_LOGIC;
  signal \^gnd_171_o_check_tlock_max_and_51_o2\ : STD_LOGIC;
  signal \^gnd_171_o_check_tlock_max_and_51_o4\ : STD_LOGIC;
  signal GND_171_o_check_tlock_max_Select_101_o : STD_LOGIC;
  signal GND_171_o_reset_time_out_Select_106_o : STD_LOGIC;
  signal \GND_171_o_retry_counter_int[7]_select_107_OUT<0>11\ : STD_LOGIC;
  signal \GND_171_o_retry_counter_int[7]_select_107_OUT<1>11\ : STD_LOGIC;
  signal GND_171_o_run_phase_alignment_int_Select_97_o : STD_LOGIC;
  signal GND_171_o_rx_fsm_reset_done_int_Select_109_o : STD_LOGIC;
  signal \^gnd_171_o_time_out_counter[17]_equal_21_o<17>1\ : STD_LOGIC;
  signal \GND_171_o_time_out_counter[17]_equal_21_o<17>2\ : STD_LOGIC;
  signal \^gtrxreset\ : STD_LOGIC;
  signal Mcount_mmcm_lock_count_cy : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcount_mmcm_lock_count_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mcount_time_out_counter_cy : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Mcount_time_out_counter_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mcount_wait_bypass_count_cy : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Mcount_wait_bypass_count_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mshreg_mmcm_lock_reclocked_0\ : STD_LOGIC;
  signal \^mshreg_run_phase_alignment_int_s3\ : STD_LOGIC;
  signal \^mshreg_rx_fsm_reset_done_int_s3\ : STD_LOGIC;
  signal \^mshreg_rxresetdone_s3\ : STD_LOGIC;
  signal \^mshreg_time_out_wait_bypass_s3\ : STD_LOGIC;
  signal N0 : STD_LOGIC;
  signal N10 : STD_LOGIC;
  signal N12 : STD_LOGIC;
  signal N15 : STD_LOGIC;
  signal N18 : STD_LOGIC;
  signal N20 : STD_LOGIC;
  signal N24 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal N6 : STD_LOGIC;
  signal N8 : STD_LOGIC;
  signal \PWR_53_o_init_wait_count[5]_equal_2_o\ : STD_LOGIC;
  signal \PWR_53_o_init_wait_count[5]_equal_2_o_inv\ : STD_LOGIC;
  signal \PWR_53_o_time_out_counter[17]_equal_17_o\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \^pwr_53_o_time_out_counter[17]_equal_17_o<17>1\ : STD_LOGIC;
  signal \^pwr_53_o_time_out_counter[17]_equal_17_o<17>2\ : STD_LOGIC;
  signal \PWR_53_o_time_out_counter[17]_equal_17_o_inv\ : STD_LOGIC;
  signal \^pwr_53_o_time_out_counter[17]_equal_17_o_inv1\ : STD_LOGIC;
  signal \^pwr_53_o_time_out_counter[17]_equal_17_o_inv2\ : STD_LOGIC;
  signal \^rxlpmhfhold\ : STD_LOGIC;
  signal \^rxuserrdy\ : STD_LOGIC;
  signal Result : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Result<0>1\ : STD_LOGIC;
  signal \Result<0>2\ : STD_LOGIC;
  signal \Result<0>3\ : STD_LOGIC;
  signal \Result<10>1\ : STD_LOGIC;
  signal \Result<11>1\ : STD_LOGIC;
  signal \Result<1>1\ : STD_LOGIC;
  signal \Result<1>2\ : STD_LOGIC;
  signal \Result<1>3\ : STD_LOGIC;
  signal \Result<2>1\ : STD_LOGIC;
  signal \Result<2>2\ : STD_LOGIC;
  signal \Result<2>3\ : STD_LOGIC;
  signal \Result<3>1\ : STD_LOGIC;
  signal \Result<3>2\ : STD_LOGIC;
  signal \Result<3>3\ : STD_LOGIC;
  signal \Result<4>1\ : STD_LOGIC;
  signal \Result<4>2\ : STD_LOGIC;
  signal \Result<4>3\ : STD_LOGIC;
  signal \Result<5>1\ : STD_LOGIC;
  signal \Result<5>2\ : STD_LOGIC;
  signal \Result<5>3\ : STD_LOGIC;
  signal \Result<6>1\ : STD_LOGIC;
  signal \Result<6>2\ : STD_LOGIC;
  signal \Result<7>1\ : STD_LOGIC;
  signal \Result<7>2\ : STD_LOGIC;
  signal \Result<8>1\ : STD_LOGIC;
  signal \Result<8>2\ : STD_LOGIC;
  signal \Result<9>1\ : STD_LOGIC;
  signal \Result<9>2\ : STD_LOGIC;
  signal SOFT_RESET_GND_171_o_OR_143_o_0 : STD_LOGIC;
  signal \^_n02932\ : STD_LOGIC;
  signal \_n0302_inv\ : STD_LOGIC;
  signal \^_n0302_inv1\ : STD_LOGIC;
  signal \^_n0302_inv2\ : STD_LOGIC;
  signal \^check_tlock_max\ : STD_LOGIC;
  signal \^ila_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal init_wait_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^init_wait_done\ : STD_LOGIC;
  signal \^init_wait_done_rstpot\ : STD_LOGIC;
  signal mmcm_lock_count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\ : STD_LOGIC;
  signal \^mmcm_lock_count[9]_pwr_53_o_lessthan_26_o_inv\ : STD_LOGIC;
  signal \^mmcm_lock_int\ : STD_LOGIC;
  signal \^mmcm_lock_int_rstpot\ : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reset_time_out\ : STD_LOGIC;
  signal \^run_phase_alignment_int\ : STD_LOGIC;
  signal \^run_phase_alignment_int_s3\ : STD_LOGIC;
  signal run_phase_alignment_int_s3_inv : STD_LOGIC;
  signal \^rx_fsm_reset_done_int\ : STD_LOGIC;
  signal \^rx_fsm_reset_done_int_s3\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd1\ : STD_LOGIC;
  signal \rx_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd1-in1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd2\ : STD_LOGIC;
  signal \rx_state_FSM_FFd2-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd3\ : STD_LOGIC;
  signal \rx_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd4\ : STD_LOGIC;
  signal \rx_state_FSM_FFd4-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd5\ : STD_LOGIC;
  signal \rx_state_FSM_FFd5-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd6\ : STD_LOGIC;
  signal \rx_state_FSM_FFd6-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd7\ : STD_LOGIC;
  signal \rx_state_FSM_FFd7-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd8\ : STD_LOGIC;
  signal \rx_state_FSM_FFd8-In1\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd8-in11\ : STD_LOGIC;
  signal \^rx_state_fsm_ffd9\ : STD_LOGIC;
  signal \rx_state_FSM_FFd9-In\ : STD_LOGIC;
  signal rx_state_GND_171_o_reset_time_out_Select_106_o : STD_LOGIC;
  signal \^rx_state_gnd_171_o_reset_time_out_select_106_o1\ : STD_LOGIC;
  signal \^rx_state_gnd_171_o_reset_time_out_select_106_o2\ : STD_LOGIC;
  signal rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o : STD_LOGIC;
  signal \^rxresetdone_s3\ : STD_LOGIC;
  signal \^time_out_100us\ : STD_LOGIC;
  signal \^time_out_100us_glue_set\ : STD_LOGIC;
  signal \^time_out_1us\ : STD_LOGIC;
  signal time_out_1us_glue_set : STD_LOGIC;
  signal \^time_out_2ms\ : STD_LOGIC;
  signal \^time_out_2ms_glue_set\ : STD_LOGIC;
  signal \^time_out_500us\ : STD_LOGIC;
  signal \^time_out_500us_glue_set\ : STD_LOGIC;
  signal time_out_counter : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^time_out_wait_bypass\ : STD_LOGIC;
  signal \^time_out_wait_bypass_rstpot\ : STD_LOGIC;
  signal \^time_out_wait_bypass_s3\ : STD_LOGIC;
  signal \^time_tlock_max\ : STD_LOGIC;
  signal \^time_tlock_max_glue_set\ : STD_LOGIC;
  signal wait_bypass_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_wait_bypass_count_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcount_wait_bypass_count_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of GND_171_o_check_tlock_max_AND_51_o1 : label is "___XLNM___80___GND_171_o_check_tlock_max_AND_51_o1";
  attribute XSTLIB : boolean;
  attribute XSTLIB of GND_171_o_check_tlock_max_AND_51_o1 : label is std.standard.true;
  attribute XSTLIB of GND_171_o_check_tlock_max_AND_51_o111 : label is std.standard.true;
  attribute XSTLIB of GND_171_o_check_tlock_max_AND_51_o2 : label is std.standard.true;
  attribute XSTLIB of GND_171_o_check_tlock_max_AND_51_o4 : label is std.standard.true;
  attribute XSTLIB of GND_171_o_check_tlock_max_Select_101_o1 : label is std.standard.true;
  attribute XSTLIB of \GND_171_o_retry_counter_int[7]_select_107_OUT<0>111\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_171_o_retry_counter_int[7]_select_107_OUT<1>111\ : label is "___XLNM___81___GND_171_o_retry_counter_int[7]_select_107_OUT<1>111";
  attribute XSTLIB of \GND_171_o_retry_counter_int[7]_select_107_OUT<1>111\ : label is std.standard.true;
  attribute XSTLIB of GND_171_o_run_phase_alignment_int_Select_97_o1 : label is std.standard.true;
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_21_o<17>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_171_o_time_out_counter[17]_equal_21_o<17>1_SW0\ : label is "___XLNM___80___GND_171_o_check_tlock_max_AND_51_o1";
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_21_o<17>1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_21_o<17>1_SW1\ : label is std.standard.true;
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_21_o<17>21\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_171_o_time_out_counter[17]_equal_21_o<17>3_SW0\ : label is "___XLNM___78___GND_171_o_time_out_counter[17]_equal_21_o<17>3_SW0";
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_21_o<17>3_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_171_o_time_out_counter[17]_equal_23_o<17>1_SW0\ : label is "___XLNM___78___GND_171_o_time_out_counter[17]_equal_21_o<17>3_SW0";
  attribute XSTLIB of \GND_171_o_time_out_counter[17]_equal_23_o<17>1_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gtrxreset_RnM : label is "FDR";
  attribute XSTLIB of gtrxreset_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<1>11\ : label is "___XLNM___79___Mcount_init_wait_count_xor<1>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<2>11\ : label is "___XLNM___79___Mcount_init_wait_count_xor<1>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<3>11\ : label is "___XLNM___77___Mcount_init_wait_count_xor<3>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<4>11\ : label is "___XLNM___77___Mcount_init_wait_count_xor<3>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_init_wait_count_xor<5>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_mmcm_lock_count_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_mmcm_lock_count_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_mmcm_lock_count_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_mmcm_lock_count_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_mmcm_lock_count_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_mmcm_lock_count_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_mmcm_lock_count_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_mmcm_lock_count_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_mmcm_lock_count_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<16>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<16>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_time_out_counter_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_time_out_counter_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_mmcm_lock_reclocked_0 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_mmcm_lock_reclocked_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_run_phase_alignment_int_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_run_phase_alignment_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_rx_fsm_reset_done_int_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_rx_fsm_reset_done_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_rxresetdone_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_rxresetdone_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_time_out_wait_bypass_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_time_out_wait_bypass_s3 : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_init_wait_count[5]_equal_2_o<5>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_init_wait_count[5]_equal_2_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o<17>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o<17>11\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o<17>2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o_inv2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_53_o_time_out_counter[17]_equal_17_o_inv3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rxuserrdy_RnM : label is "FDR";
  attribute XSTLIB of rxuserrdy_RnM : label is std.standard.true;
  attribute PK_HLUTNM of SOFT_RESET_GND_171_o_OR_143_o1 : label is "___XLNM___76___SOFT_RESET_GND_171_o_OR_143_o1";
  attribute XSTLIB of SOFT_RESET_GND_171_o_OR_143_o1 : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of \_n02932\ : label is std.standard.true;
  attribute XSTLIB of \_n0302_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0302_inv2\ : label is std.standard.true;
  attribute XSTLIB of \_n0302_inv3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of check_tlock_max : label is "FDR";
  attribute XSTLIB of check_tlock_max : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_0 : label is "FDE";
  attribute XSTLIB of init_wait_count_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_1 : label is "FDE";
  attribute XSTLIB of init_wait_count_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_2 : label is "FDE";
  attribute XSTLIB of init_wait_count_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_3 : label is "FDE";
  attribute XSTLIB of init_wait_count_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_4 : label is "FDE";
  attribute XSTLIB of init_wait_count_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_5 : label is "FDE";
  attribute XSTLIB of init_wait_count_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_done : label is "FD";
  attribute XSTLIB of init_wait_done : label is std.standard.true;
  attribute XSTLIB of init_wait_done_rstpot : label is std.standard.true;
  attribute XSTLIB of \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o1\ : label is std.standard.true;
  attribute XSTLIB of \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o_inv\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_0 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_1 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_2 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_3 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_4 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_5 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_6 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_7 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_8 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_9 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_int : label is "FD";
  attribute XSTLIB of mmcm_lock_int : label is std.standard.true;
  attribute XSTLIB of mmcm_lock_int_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_reclocked_0 : label is "FDE";
  attribute XSTLIB of mmcm_lock_reclocked_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of reset_time_out : label is "FDS";
  attribute XSTLIB of reset_time_out : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int : label is "FDR";
  attribute XSTLIB of run_phase_alignment_int : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int_s3 : label is "FDE";
  attribute XSTLIB of run_phase_alignment_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int_s3_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of run_phase_alignment_int_s3_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of run_phase_alignment_int_s3_inv1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_fsm_reset_done_int : label is "FDR";
  attribute XSTLIB of rx_fsm_reset_done_int : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_fsm_reset_done_int_s3 : label is "FDE";
  attribute XSTLIB of rx_fsm_reset_done_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd1 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd1-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd2 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd2-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd3 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd3-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd4 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd4 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd4-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd5 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd5 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd5-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd6 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd6 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd6-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd7 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd7 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd7-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd8 : label is "FDR";
  attribute XSTLIB of rx_state_FSM_FFd8 : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd8-In11\ : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd8-In14\ : label is std.standard.true;
  attribute XSTLIB of \rx_state_FSM_FFd8-In14_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_state_FSM_FFd9 : label is "FDS";
  attribute XSTLIB of rx_state_FSM_FFd9 : label is std.standard.true;
  attribute PK_HLUTNM of \rx_state_FSM_FFd9-In1\ : label is "___XLNM___76___SOFT_RESET_GND_171_o_OR_143_o1";
  attribute XSTLIB of \rx_state_FSM_FFd9-In1\ : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_GTRXRESET_Select_93_o1 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_RXUSERRDY_Select_91_o : label is std.standard.true;
  attribute PK_HLUTNM of rx_state_GND_171_o_RXUSERRDY_Select_91_o_SW0 : label is "___XLNM___81___GND_171_o_retry_counter_int[7]_select_107_OUT<1>111";
  attribute XSTLIB of rx_state_GND_171_o_RXUSERRDY_Select_91_o_SW0 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_reset_time_out_Select_106_o1 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_reset_time_out_Select_106_o2 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_reset_time_out_Select_106_o3 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_reset_time_out_Select_106_o4 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o1 : label is std.standard.true;
  attribute XSTLIB of rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rxresetdone_s3 : label is "FDE";
  attribute XSTLIB of rxresetdone_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_100us : label is "FDR";
  attribute XSTLIB of time_out_100us : label is std.standard.true;
  attribute XSTLIB of time_out_100us_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_1us : label is "FDR";
  attribute XSTLIB of time_out_1us : label is std.standard.true;
  attribute XSTLIB of time_out_1us_glue_set1 : label is std.standard.true;
  attribute XSTLIB of time_out_1us_glue_set_G : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_2ms : label is "FDR";
  attribute XSTLIB of time_out_2ms : label is std.standard.true;
  attribute XSTLIB of time_out_2ms_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_500us : label is "FDR";
  attribute XSTLIB of time_out_500us : label is std.standard.true;
  attribute XSTLIB of time_out_500us_glue_set : label is std.standard.true;
  attribute XSTLIB of time_out_counter_0 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_1 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_10 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_11 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_12 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_13 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_14 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_15 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_16 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_17 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_2 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_3 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_4 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_5 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_6 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_7 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_8 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_wait_bypass : label is "FD";
  attribute XSTLIB of time_out_wait_bypass : label is std.standard.true;
  attribute XSTLIB of time_out_wait_bypass_rstpot : label is std.standard.true;
  attribute XSTLIB of time_out_wait_bypass_rstpot_SW1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_wait_bypass_s3 : label is "FDE";
  attribute XSTLIB of time_out_wait_bypass_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_tlock_max : label is "FDR";
  attribute XSTLIB of time_tlock_max : label is std.standard.true;
  attribute XSTLIB of time_tlock_max_glue_set : label is std.standard.true;
  attribute XSTLIB of time_tlock_max_glue_set_SW0 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_0 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_1 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_10 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_11 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_2 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_3 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_4 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_5 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_6 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_7 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_8 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_9 : label is std.standard.true;
begin
  GTRXRESET <= \^gtrxreset\;
  QPLL_RESET <= \^rxlpmhfhold\;
  RUN_PHALIGNMENT <= \^run_phase_alignment_int\;
  RXDFEAGCHOLD <= \^rxlpmhfhold\;
  RXDFELFHOLD <= \^rxlpmhfhold\;
  RXLPMHFHOLD <= \^rxlpmhfhold\;
  RXLPMLFHOLD <= \^rxlpmhfhold\;
  RXUSERRDY <= \^rxuserrdy\;
  RX_FSM_RESET_DONE <= \^rx_fsm_reset_done_int\;
  \^ila_data\(19) <= SOFT_RESET;
  ila_data(126) <= \^init_wait_done\;
  ila_data(125) <= \^rxlpmhfhold\;
  ila_data(124) <= \^rxlpmhfhold\;
  ila_data(123) <= \^rxlpmhfhold\;
  ila_data(122) <= \^rxlpmhfhold\;
  ila_data(121) <= \^rxlpmhfhold\;
  ila_data(120) <= \^rxlpmhfhold\;
  ila_data(119) <= \^rxlpmhfhold\;
  ila_data(118) <= \^rxlpmhfhold\;
  ila_data(117) <= \^rxlpmhfhold\;
  ila_data(116) <= \^rxlpmhfhold\;
  ila_data(115) <= \^rxlpmhfhold\;
  ila_data(114) <= \^rxlpmhfhold\;
  ila_data(113) <= \^rxlpmhfhold\;
  ila_data(112) <= \^rxlpmhfhold\;
  ila_data(111) <= \^rxlpmhfhold\;
  ila_data(110) <= \^rxlpmhfhold\;
  ila_data(109) <= \^rxlpmhfhold\;
  ila_data(108) <= \^rxlpmhfhold\;
  ila_data(107) <= \^rxlpmhfhold\;
  ila_data(106) <= \^rxlpmhfhold\;
  ila_data(105) <= \^rxlpmhfhold\;
  ila_data(104) <= \^rxlpmhfhold\;
  ila_data(103) <= \^rxlpmhfhold\;
  ila_data(102) <= \^rxlpmhfhold\;
  ila_data(101) <= \^rxlpmhfhold\;
  ila_data(100) <= \^rxlpmhfhold\;
  ila_data(99) <= \^rxlpmhfhold\;
  ila_data(98) <= \^rxlpmhfhold\;
  ila_data(97) <= \^rxlpmhfhold\;
  ila_data(96) <= \^rxlpmhfhold\;
  ila_data(95) <= \^rxlpmhfhold\;
  ila_data(94) <= \^rxlpmhfhold\;
  ila_data(93) <= \^rxlpmhfhold\;
  ila_data(92) <= \^rxlpmhfhold\;
  ila_data(91) <= \^rxlpmhfhold\;
  ila_data(90) <= \^rxlpmhfhold\;
  ila_data(89) <= \^rxlpmhfhold\;
  ila_data(88) <= \^rxlpmhfhold\;
  ila_data(87) <= \^rxlpmhfhold\;
  ila_data(86) <= \^rxlpmhfhold\;
  ila_data(85) <= \^rxlpmhfhold\;
  ila_data(84) <= \^rxlpmhfhold\;
  ila_data(83) <= \^rxlpmhfhold\;
  ila_data(82) <= \^rxlpmhfhold\;
  ila_data(81) <= \^rxlpmhfhold\;
  ila_data(80) <= \^rxlpmhfhold\;
  ila_data(79) <= \^rxlpmhfhold\;
  ila_data(78) <= \^rxlpmhfhold\;
  ila_data(77) <= \^rxlpmhfhold\;
  ila_data(76) <= \^rxlpmhfhold\;
  ila_data(75) <= \^rxlpmhfhold\;
  ila_data(74) <= \^rxlpmhfhold\;
  ila_data(73) <= \^rxlpmhfhold\;
  ila_data(72) <= \^rxlpmhfhold\;
  ila_data(71) <= \^rxlpmhfhold\;
  ila_data(70) <= \^rxlpmhfhold\;
  ila_data(69) <= \^rxlpmhfhold\;
  ila_data(68) <= \^rxlpmhfhold\;
  ila_data(67) <= \^rxlpmhfhold\;
  ila_data(66) <= \^rxlpmhfhold\;
  ila_data(65) <= \^rxlpmhfhold\;
  ila_data(64) <= \^rxlpmhfhold\;
  ila_data(63) <= \^rxlpmhfhold\;
  ila_data(62) <= \^rxlpmhfhold\;
  ila_data(61) <= \^rxlpmhfhold\;
  ila_data(60) <= \^rxlpmhfhold\;
  ila_data(59) <= \^rxlpmhfhold\;
  ila_data(58) <= \^rxlpmhfhold\;
  ila_data(57) <= \^rxlpmhfhold\;
  ila_data(56) <= \^rxlpmhfhold\;
  ila_data(55) <= \^rxlpmhfhold\;
  ila_data(54) <= \^rxlpmhfhold\;
  ila_data(53) <= \^rxlpmhfhold\;
  ila_data(52) <= \^rxlpmhfhold\;
  ila_data(51) <= \^rxlpmhfhold\;
  ila_data(50) <= \^rxlpmhfhold\;
  ila_data(49) <= \^rxlpmhfhold\;
  ila_data(48) <= \^rxlpmhfhold\;
  ila_data(47) <= \^rxlpmhfhold\;
  ila_data(46) <= \^rxlpmhfhold\;
  ila_data(45) <= \^rxlpmhfhold\;
  ila_data(44) <= \^rxlpmhfhold\;
  ila_data(43) <= \^rxlpmhfhold\;
  ila_data(42) <= \^rxlpmhfhold\;
  ila_data(41) <= \^rxlpmhfhold\;
  ila_data(40) <= \^rxlpmhfhold\;
  ila_data(39) <= \^rxlpmhfhold\;
  ila_data(38) <= \^rxlpmhfhold\;
  ila_data(37) <= \^rxlpmhfhold\;
  ila_data(36) <= \^rxlpmhfhold\;
  ila_data(35) <= \^rxlpmhfhold\;
  ila_data(34) <= \^rxlpmhfhold\;
  ila_data(33) <= \^rxlpmhfhold\;
  ila_data(32) <= \^rxlpmhfhold\;
  ila_data(31) <= \^rxlpmhfhold\;
  ila_data(30) <= \^rxlpmhfhold\;
  ila_data(29) <= \^rxlpmhfhold\;
  ila_data(28) <= \^rxlpmhfhold\;
  ila_data(27) <= \^rxlpmhfhold\;
  ila_data(26) <= \^rxlpmhfhold\;
  ila_data(25) <= \^rxlpmhfhold\;
  ila_data(24) <= \^rxlpmhfhold\;
  ila_data(23) <= \^rxlpmhfhold\;
  ila_data(22) <= \^rxlpmhfhold\;
  ila_data(21) <= \^rxlpmhfhold\;
  ila_data(20) <= \^rxlpmhfhold\;
  ila_data(19) <= \^ila_data\(19);
  ila_data(18) <= \^rxlpmhfhold\;
  ila_data(17) <= \^rxlpmhfhold\;
  ila_data(16) <= \^rxlpmhfhold\;
  ila_data(15) <= \^rxlpmhfhold\;
  ila_data(14) <= \^rxlpmhfhold\;
  ila_data(13) <= \^rxlpmhfhold\;
  ila_data(12) <= \^rxlpmhfhold\;
  ila_data(11) <= \^rxlpmhfhold\;
  ila_data(10) <= \^rxlpmhfhold\;
  ila_data(9) <= \^rxlpmhfhold\;
  ila_data(8) <= \^rx_state_fsm_ffd1\;
  ila_data(7) <= \^rx_state_fsm_ffd2\;
  ila_data(6) <= \^rx_state_fsm_ffd3\;
  ila_data(5) <= \^rx_state_fsm_ffd4\;
  ila_data(4) <= \^rx_state_fsm_ffd5\;
  ila_data(3) <= \^rx_state_fsm_ffd6\;
  ila_data(2) <= \^rx_state_fsm_ffd7\;
  ila_data(1) <= \^rx_state_fsm_ffd8\;
  ila_data(0) <= \^rx_state_fsm_ffd9\;
  CPLL_RESET <= 'Z';
  MMCM_RESET <= 'Z';
  RESET_PHALIGNMENT <= 'Z';
  RETRY_COUNTER(0) <= 'Z';
  RETRY_COUNTER(1) <= 'Z';
  RETRY_COUNTER(2) <= 'Z';
  RETRY_COUNTER(3) <= 'Z';
  RETRY_COUNTER(4) <= 'Z';
  RETRY_COUNTER(5) <= 'Z';
  RETRY_COUNTER(6) <= 'Z';
  RETRY_COUNTER(7) <= 'Z';
  ila_data(127) <= 'Z';
GND_171_o_check_tlock_max_AND_51_o1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter(16),
      I1 => time_out_counter(17),
      I2 => time_out_counter(14),
      I3 => time_out_counter(15),
      O => \^gnd_171_o_check_tlock_max_and_51_o1\
    );
GND_171_o_check_tlock_max_AND_51_o111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter(2),
      I1 => time_out_counter(3),
      I2 => time_out_counter(0),
      I3 => time_out_counter(1),
      O => GND_171_o_check_tlock_max_AND_51_o11
    );
GND_171_o_check_tlock_max_AND_51_o2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter(11),
      I1 => time_out_counter(12),
      O => \^gnd_171_o_check_tlock_max_and_51_o2\
    );
GND_171_o_check_tlock_max_AND_51_o4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => time_out_counter(10),
      I1 => time_out_counter(8),
      I2 => time_out_counter(9),
      O => \^gnd_171_o_check_tlock_max_and_51_o4\
    );
GND_171_o_check_tlock_max_Select_101_o1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \^check_tlock_max\,
      I1 => \GND_171_o_retry_counter_int[7]_select_107_OUT<0>11\,
      I2 => \^rx_state_fsm_ffd7\,
      I3 => \^rx_state_fsm_ffd4\,
      I4 => \^rx_state_fsm_ffd3\,
      I5 => \^rx_state_fsm_ffd5\,
      O => GND_171_o_check_tlock_max_Select_101_o
    );
\GND_171_o_retry_counter_int[7]_select_107_OUT<0>111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_state_fsm_ffd2\,
      I1 => \^rx_state_fsm_ffd1\,
      I2 => \^rx_state_fsm_ffd9\,
      I3 => \^rx_state_fsm_ffd6\,
      O => \GND_171_o_retry_counter_int[7]_select_107_OUT<0>11\
    );
\GND_171_o_retry_counter_int[7]_select_107_OUT<1>111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_state_fsm_ffd3\,
      I1 => \^rx_state_fsm_ffd5\,
      I2 => \^rx_state_fsm_ffd4\,
      I3 => \^rx_state_fsm_ffd7\,
      O => \GND_171_o_retry_counter_int[7]_select_107_OUT<1>11\
    );
GND_171_o_run_phase_alignment_int_Select_97_o1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \^run_phase_alignment_int\,
      I1 => \GND_171_o_retry_counter_int[7]_select_107_OUT<0>11\,
      I2 => \^rx_state_fsm_ffd7\,
      I3 => \^rx_state_fsm_ffd5\,
      I4 => \^rx_state_fsm_ffd4\,
      I5 => \^rx_state_fsm_ffd3\,
      O => GND_171_o_run_phase_alignment_int_Select_97_o
    );
\GND_171_o_time_out_counter[17]_equal_21_o<17>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter(3),
      I1 => time_out_counter(7),
      I2 => time_out_counter(12),
      I3 => time_out_counter(0),
      I4 => time_out_counter(1),
      I5 => N6,
      O => \^gnd_171_o_time_out_counter[17]_equal_21_o<17>1\
    );
\GND_171_o_time_out_counter[17]_equal_21_o<17>1_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter(17),
      I1 => time_out_counter(16),
      I2 => time_out_counter(11),
      O => N6
    );
\GND_171_o_time_out_counter[17]_equal_21_o<17>1_SW1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter(9),
      I1 => time_out_counter(5),
      I2 => time_out_counter(1),
      I3 => time_out_counter(0),
      I4 => time_out_counter(8),
      I5 => time_out_counter(4),
      O => N12
    );
\GND_171_o_time_out_counter[17]_equal_21_o<17>21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter(2),
      I1 => time_out_counter(3),
      I2 => time_out_counter(12),
      I3 => time_out_counter(7),
      I4 => N6,
      I5 => N12,
      O => \GND_171_o_time_out_counter[17]_equal_21_o<17>2\
    );
\GND_171_o_time_out_counter[17]_equal_21_o<17>3_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter(13),
      I1 => time_out_counter(10),
      O => N8
    );
\GND_171_o_time_out_counter[17]_equal_23_o<17>1_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter(13),
      I1 => time_out_counter(10),
      O => N10
    );
gtrxreset_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_GTRXRESET_Select_93_o,
      Q => \^gtrxreset\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\Mcount_init_wait_count_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count(0),
      O => Result(0)
    );
\Mcount_init_wait_count_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count(1),
      I1 => init_wait_count(0),
      O => Result(1)
    );
\Mcount_init_wait_count_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count(2),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      O => Result(2)
    );
\Mcount_init_wait_count_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count(3),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      O => Result(3)
    );
\Mcount_init_wait_count_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count(4),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      I4 => init_wait_count(3),
      O => Result(4)
    );
\Mcount_init_wait_count_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count(5),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      I4 => init_wait_count(3),
      I5 => init_wait_count(4),
      O => Result(5)
    );
\Mcount_mmcm_lock_count_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_mmcm_lock_count_cy(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Result<3>3\,
      O(2) => \Result<2>3\,
      O(1) => \Result<1>3\,
      O(0) => \Result<0>3\,
      S(3 downto 1) => mmcm_lock_count(3 downto 1),
      S(0) => Mcount_mmcm_lock_count_lut(0)
    );
\Mcount_mmcm_lock_count_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_mmcm_lock_count_cy(3),
      CO(3 downto 0) => Mcount_mmcm_lock_count_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Result<7>2\,
      O(2) => \Result<6>2\,
      O(1) => \Result<5>3\,
      O(0) => \Result<4>3\,
      S(3 downto 0) => mmcm_lock_count(7 downto 4)
    );
\Mcount_mmcm_lock_count_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_mmcm_lock_count_cy(7),
      CO(3 downto 1) => \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_mmcm_lock_count_cy(8),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \Result<9>2\,
      O(0) => \Result<8>2\,
      S(3 downto 2) => \NLW_Mcount_mmcm_lock_count_cy<8>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => mmcm_lock_count(9 downto 8)
    );
\Mcount_mmcm_lock_count_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count(0),
      O => Mcount_mmcm_lock_count_lut(0)
    );
\Mcount_time_out_counter_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_time_out_counter_cy(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Result<3>2\,
      O(2) => \Result<2>2\,
      O(1) => \Result<1>2\,
      O(0) => \Result<0>2\,
      S(3 downto 1) => time_out_counter(3 downto 1),
      S(0) => Mcount_time_out_counter_lut(0)
    );
\Mcount_time_out_counter_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(11),
      CO(3 downto 0) => Mcount_time_out_counter_cy(15 downto 12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Result(15 downto 12),
      S(3 downto 0) => time_out_counter(15 downto 12)
    );
\Mcount_time_out_counter_cy<16>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(15),
      CO(3 downto 1) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_time_out_counter_cy(16),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Result(17 downto 16),
      S(3 downto 2) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => time_out_counter(17 downto 16)
    );
\Mcount_time_out_counter_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(3),
      CO(3 downto 0) => Mcount_time_out_counter_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Result<7>1\,
      O(2) => \Result<6>1\,
      O(1) => \Result<5>2\,
      O(0) => \Result<4>2\,
      S(3 downto 0) => time_out_counter(7 downto 4)
    );
\Mcount_time_out_counter_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(7),
      CO(3 downto 0) => Mcount_time_out_counter_cy(11 downto 8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Result<11>1\,
      O(2) => \Result<10>1\,
      O(1) => \Result<9>1\,
      O(0) => \Result<8>1\,
      S(3 downto 0) => time_out_counter(11 downto 8)
    );
\Mcount_time_out_counter_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter(0),
      O => Mcount_time_out_counter_lut(0)
    );
\Mcount_wait_bypass_count_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_wait_bypass_count_cy(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Result<3>1\,
      O(2) => \Result<2>1\,
      O(1) => \Result<1>1\,
      O(0) => \Result<0>1\,
      S(3 downto 1) => wait_bypass_count(3 downto 1),
      S(0) => Mcount_wait_bypass_count_lut(0)
    );
\Mcount_wait_bypass_count_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_wait_bypass_count_cy(3),
      CO(3 downto 0) => Mcount_wait_bypass_count_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => Result(7 downto 6),
      O(1) => \Result<5>1\,
      O(0) => \Result<4>1\,
      S(3 downto 0) => wait_bypass_count(7 downto 4)
    );
\Mcount_wait_bypass_count_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_wait_bypass_count_cy(7),
      CO(3) => \NLW_Mcount_wait_bypass_count_cy<8>_CARRY4_CO_UNCONNECTED\(3),
      CO(2 downto 0) => Mcount_wait_bypass_count_cy(10 downto 8),
      CYINIT => '0',
      DI(3) => \NLW_Mcount_wait_bypass_count_cy<8>_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => Result(11 downto 8),
      S(3 downto 0) => wait_bypass_count(11 downto 8)
    );
\Mcount_wait_bypass_count_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count(0),
      O => Mcount_wait_bypass_count_lut(0)
    );
Mshreg_mmcm_lock_reclocked_0: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => \^mmcm_lock_int\,
      Q => \^mshreg_mmcm_lock_reclocked_0\
    );
Mshreg_run_phase_alignment_int_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => RXUSERCLK,
      D => \^run_phase_alignment_int\,
      Q => \^mshreg_run_phase_alignment_int_s3\
    );
Mshreg_rx_fsm_reset_done_int_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => RXUSERCLK,
      D => \^rx_fsm_reset_done_int\,
      Q => \^mshreg_rx_fsm_reset_done_int_s3\
    );
Mshreg_rxresetdone_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => RXRESETDONE,
      Q => \^mshreg_rxresetdone_s3\
    );
Mshreg_time_out_wait_bypass_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => \^time_out_wait_bypass\,
      Q => \^mshreg_time_out_wait_bypass_s3\
    );
\PWR_53_o_init_wait_count[5]_equal_2_o<5>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => init_wait_count(3),
      I1 => init_wait_count(1),
      I2 => init_wait_count(0),
      I3 => init_wait_count(2),
      I4 => init_wait_count(5),
      I5 => init_wait_count(4),
      O => \PWR_53_o_init_wait_count[5]_equal_2_o\
    );
\PWR_53_o_init_wait_count[5]_equal_2_o_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => init_wait_count(0),
      I1 => init_wait_count(1),
      I2 => init_wait_count(2),
      I3 => init_wait_count(5),
      I4 => init_wait_count(4),
      I5 => init_wait_count(3),
      O => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\
    );
\PWR_53_o_time_out_counter[17]_equal_17_o<17>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => time_out_counter(17),
      I1 => time_out_counter(8),
      I2 => time_out_counter(10),
      I3 => time_out_counter(11),
      I4 => time_out_counter(16),
      I5 => time_out_counter(5),
      O => \PWR_53_o_time_out_counter[17]_equal_17_o\(17)
    );
\PWR_53_o_time_out_counter[17]_equal_17_o<17>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => time_out_counter(6),
      I1 => time_out_counter(15),
      I2 => time_out_counter(14),
      I3 => time_out_counter(13),
      I4 => time_out_counter(9),
      I5 => time_out_counter(4),
      O => \^pwr_53_o_time_out_counter[17]_equal_17_o<17>1\
    );
\PWR_53_o_time_out_counter[17]_equal_17_o<17>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter(7),
      I1 => time_out_counter(2),
      I2 => time_out_counter(12),
      I3 => time_out_counter(3),
      I4 => time_out_counter(1),
      I5 => time_out_counter(0),
      O => \^pwr_53_o_time_out_counter[17]_equal_17_o<17>2\
    );
\PWR_53_o_time_out_counter[17]_equal_17_o_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter(5),
      I1 => time_out_counter(7),
      I2 => time_out_counter(15),
      I3 => time_out_counter(4),
      I4 => time_out_counter(13),
      I5 => time_out_counter(14),
      O => \^pwr_53_o_time_out_counter[17]_equal_17_o_inv1\
    );
\PWR_53_o_time_out_counter[17]_equal_17_o_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter(6),
      I1 => time_out_counter(8),
      I2 => time_out_counter(17),
      I3 => time_out_counter(16),
      I4 => time_out_counter(11),
      I5 => time_out_counter(10),
      O => \^pwr_53_o_time_out_counter[17]_equal_17_o_inv2\
    );
\PWR_53_o_time_out_counter[17]_equal_17_o_inv3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter(9),
      I1 => time_out_counter(12),
      I2 => GND_171_o_check_tlock_max_AND_51_o11,
      I3 => \^pwr_53_o_time_out_counter[17]_equal_17_o_inv2\,
      I4 => \^pwr_53_o_time_out_counter[17]_equal_17_o_inv1\,
      O => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\
    );
rxuserrdy_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_RXUSERRDY_Select_91_o,
      Q => \^rxuserrdy\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
SOFT_RESET_GND_171_o_OR_143_o1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^rx_state_fsm_ffd8\,
      I1 => \^rx_state_fsm_ffd9\,
      I2 => CPLLREFCLKLOST,
      I3 => \^ila_data\(19),
      O => SOFT_RESET_GND_171_o_OR_143_o_0
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^rxlpmhfhold\
    );
\_n02932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_bypass_count(5),
      I1 => wait_bypass_count(2),
      I2 => wait_bypass_count(6),
      I3 => wait_bypass_count(7),
      I4 => wait_bypass_count(8),
      I5 => wait_bypass_count(9),
      O => \^_n02932\
    );
\_n0302_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_bypass_count(8),
      I1 => wait_bypass_count(9),
      I2 => wait_bypass_count(6),
      I3 => wait_bypass_count(7),
      I4 => wait_bypass_count(2),
      I5 => wait_bypass_count(5),
      O => \^_n0302_inv1\
    );
\_n0302_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count(3),
      I1 => wait_bypass_count(4),
      I2 => wait_bypass_count(1),
      I3 => wait_bypass_count(11),
      I4 => wait_bypass_count(10),
      I5 => wait_bypass_count(0),
      O => \^_n0302_inv2\
    );
\_n0302_inv3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \^run_phase_alignment_int_s3\,
      I1 => \^rx_fsm_reset_done_int_s3\,
      I2 => \^_n0302_inv2\,
      I3 => \^_n0302_inv1\,
      O => \_n0302_inv\
    );
check_tlock_max: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_check_tlock_max_Select_101_o,
      Q => \^check_tlock_max\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
init_wait_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(0),
      Q => init_wait_count(0),
      R => '0'
    );
init_wait_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(1),
      Q => init_wait_count(1),
      R => '0'
    );
init_wait_count_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(2),
      Q => init_wait_count(2),
      R => '0'
    );
init_wait_count_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(3),
      Q => init_wait_count(3),
      R => '0'
    );
init_wait_count_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(4),
      Q => init_wait_count(4),
      R => '0'
    );
init_wait_count_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_init_wait_count[5]_equal_2_o_inv\,
      D => Result(5),
      Q => init_wait_count(5),
      R => '0'
    );
init_wait_done: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^init_wait_done_rstpot\,
      Q => \^init_wait_done\,
      R => '0'
    );
init_wait_done_rstpot: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^init_wait_done\,
      I1 => \PWR_53_o_init_wait_count[5]_equal_2_o\,
      O => \^init_wait_done_rstpot\
    );
\mmcm_lock_count[9]_PWR_53_o_LessThan_26_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count(0),
      I1 => mmcm_lock_count(9),
      I2 => mmcm_lock_count(8),
      I3 => mmcm_lock_count(7),
      I4 => mmcm_lock_count(6),
      I5 => N0,
      O => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\
    );
\mmcm_lock_count[9]_PWR_53_o_LessThan_26_o1_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => mmcm_lock_count(2),
      I1 => mmcm_lock_count(4),
      I2 => mmcm_lock_count(3),
      I3 => mmcm_lock_count(1),
      I4 => mmcm_lock_count(5),
      O => N0
    );
\mmcm_lock_count[9]_PWR_53_o_LessThan_26_o_inv\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count(0),
      I1 => mmcm_lock_count(9),
      I2 => mmcm_lock_count(8),
      I3 => mmcm_lock_count(7),
      I4 => mmcm_lock_count(6),
      I5 => N0,
      O => \^mmcm_lock_count[9]_pwr_53_o_lessthan_26_o_inv\
    );
mmcm_lock_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<0>3\,
      Q => mmcm_lock_count(0),
      R => '0'
    );
mmcm_lock_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<1>3\,
      Q => mmcm_lock_count(1),
      R => '0'
    );
mmcm_lock_count_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<2>3\,
      Q => mmcm_lock_count(2),
      R => '0'
    );
mmcm_lock_count_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<3>3\,
      Q => mmcm_lock_count(3),
      R => '0'
    );
mmcm_lock_count_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<4>3\,
      Q => mmcm_lock_count(4),
      R => '0'
    );
mmcm_lock_count_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<5>3\,
      Q => mmcm_lock_count(5),
      R => '0'
    );
mmcm_lock_count_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<6>2\,
      Q => mmcm_lock_count(6),
      R => '0'
    );
mmcm_lock_count_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<7>2\,
      Q => mmcm_lock_count(7),
      R => '0'
    );
mmcm_lock_count_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<8>2\,
      Q => mmcm_lock_count(8),
      R => '0'
    );
mmcm_lock_count_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \mmcm_lock_count[9]_PWR_53_o_LessThan_26_o\,
      D => \Result<9>2\,
      Q => mmcm_lock_count(9),
      R => '0'
    );
mmcm_lock_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => '1',
      D => \^mmcm_lock_int_rstpot\,
      Q => \^mmcm_lock_int\,
      R => '0'
    );
mmcm_lock_int_rstpot: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mmcm_lock_int\,
      I1 => \^mmcm_lock_count[9]_pwr_53_o_lessthan_26_o_inv\,
      O => \^mmcm_lock_int_rstpot\
    );
mmcm_lock_reclocked_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_mmcm_lock_reclocked_0\,
      Q => mmcm_lock_reclocked(0),
      R => '0'
    );
reset_time_out: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_reset_time_out_Select_106_o,
      Q => \^reset_time_out\,
      S => SOFT_RESET_GND_171_o_OR_143_o_0
    );
run_phase_alignment_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_run_phase_alignment_int_Select_97_o,
      Q => \^run_phase_alignment_int\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
run_phase_alignment_int_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => '1',
      D => \^mshreg_run_phase_alignment_int_s3\,
      Q => \^run_phase_alignment_int_s3\,
      R => '0'
    );
run_phase_alignment_int_s3_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^run_phase_alignment_int_s3\,
      O => run_phase_alignment_int_s3_inv
    );
rx_fsm_reset_done_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => GND_171_o_rx_fsm_reset_done_int_Select_109_o,
      Q => \^rx_fsm_reset_done_int\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
rx_fsm_reset_done_int_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => '1',
      D => \^mshreg_rx_fsm_reset_done_int_s3\,
      Q => \^rx_fsm_reset_done_int_s3\,
      R => '0'
    );
rx_state_FSM_FFd1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd1-In\,
      Q => \^rx_state_fsm_ffd1\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd1-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => DATA_VALID,
      I1 => \^rx_state_fsm_ffd1-in1\,
      I2 => \^ila_data\(19),
      I3 => \^rx_state_fsm_ffd2\,
      I4 => \^rx_state_fsm_ffd1\,
      O => \rx_state_FSM_FFd1-In\
    );
\rx_state_FSM_FFd1-In11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^rx_state_fsm_ffd8\,
      I1 => \^rx_state_fsm_ffd9\,
      I2 => CPLLREFCLKLOST,
      O => \^rx_state_fsm_ffd1-in1\
    );
rx_state_FSM_FFd2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd2-In1\,
      Q => \^rx_state_fsm_ffd2\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd2-In11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44544454FFFF4454"
    )
        port map (
      I0 => DATA_VALID,
      I1 => \^rx_state_fsm_ffd1\,
      I2 => \^rx_state_fsm_ffd2\,
      I3 => \^time_out_100us\,
      I4 => \^rx_state_fsm_ffd3\,
      I5 => \^time_out_wait_bypass_s3\,
      O => \rx_state_FSM_FFd2-In1\
    );
rx_state_FSM_FFd3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd3-In\,
      Q => \^rx_state_fsm_ffd3\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd3-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^rx_state_fsm_ffd4\,
      I1 => \^rxresetdone_s3\,
      I2 => \^ila_data\(19),
      I3 => \^time_out_500us\,
      I4 => \^rx_state_fsm_ffd1-in1\,
      O => \rx_state_FSM_FFd3-In\
    );
rx_state_FSM_FFd4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd4-In1\,
      Q => \^rx_state_fsm_ffd4\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd4-In11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202FF020202"
    )
        port map (
      I0 => \^rx_state_fsm_ffd4\,
      I1 => \^rxresetdone_s3\,
      I2 => \^time_out_500us\,
      I3 => mmcm_lock_reclocked(0),
      I4 => \^rx_state_fsm_ffd5\,
      I5 => \^time_tlock_max\,
      O => \rx_state_FSM_FFd4-In1\
    );
rx_state_FSM_FFd5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd5-In1\,
      Q => \^rx_state_fsm_ffd5\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd5-In11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => mmcm_lock_reclocked(0),
      I1 => \^rx_state_fsm_ffd5\,
      I2 => \^time_tlock_max\,
      I3 => \^rx_state_fsm_ffd6\,
      I4 => RECCLK_STABLE,
      O => \rx_state_FSM_FFd5-In1\
    );
rx_state_FSM_FFd6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd6-In1\,
      Q => \^rx_state_fsm_ffd6\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd6-In11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => RECCLK_STABLE,
      I1 => \^rx_state_fsm_ffd6\,
      I2 => \^rx_state_fsm_ffd7\,
      I3 => CPLLLOCK,
      I4 => \^time_out_2ms\,
      O => \rx_state_FSM_FFd6-In1\
    );
rx_state_FSM_FFd7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd7-In1\,
      Q => \^rx_state_fsm_ffd7\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd7-In11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \^time_out_2ms\,
      I1 => \^rx_state_fsm_ffd7\,
      I2 => CPLLLOCK,
      I3 => CPLLREFCLKLOST,
      I4 => \^rx_state_fsm_ffd8\,
      O => \rx_state_FSM_FFd7-In1\
    );
rx_state_FSM_FFd8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd8-In1\,
      Q => \^rx_state_fsm_ffd8\,
      R => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd8-In11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^rx_state_fsm_ffd7\,
      I1 => \^time_out_2ms\,
      I2 => \^rx_state_fsm_ffd5\,
      I3 => \^time_tlock_max\,
      I4 => \^rx_state_fsm_ffd3\,
      I5 => \^time_out_wait_bypass_s3\,
      O => \^rx_state_fsm_ffd8-in11\
    );
\rx_state_FSM_FFd8-In14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => N20,
      I1 => DATA_VALID,
      I2 => \^rx_state_fsm_ffd2\,
      I3 => \^time_out_100us\,
      I4 => CPLLREFCLKLOST,
      I5 => \^rx_state_fsm_ffd8\,
      O => \rx_state_FSM_FFd8-In1\
    );
\rx_state_FSM_FFd8-In14_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^init_wait_done\,
      I1 => \^rx_state_fsm_ffd9\,
      I2 => \^rx_state_fsm_ffd4\,
      I3 => \^time_out_500us\,
      I4 => \^rx_state_fsm_ffd8-in11\,
      O => N20
    );
rx_state_FSM_FFd9: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \rx_state_FSM_FFd9-In\,
      Q => \^rx_state_fsm_ffd9\,
      S => SOFT_RESET_GND_171_o_OR_143_o_0
    );
\rx_state_FSM_FFd9-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2722"
    )
        port map (
      I0 => \^rx_state_fsm_ffd9\,
      I1 => \^init_wait_done\,
      I2 => \^rx_state_fsm_ffd8\,
      I3 => CPLLREFCLKLOST,
      I4 => \^ila_data\(19),
      O => \rx_state_FSM_FFd9-In\
    );
rx_state_GND_171_o_GTRXRESET_Select_93_o1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \^gtrxreset\,
      I1 => \GND_171_o_retry_counter_int[7]_select_107_OUT<1>11\,
      I2 => \^rx_state_fsm_ffd9\,
      I3 => \^rx_state_fsm_ffd2\,
      I4 => \^rx_state_fsm_ffd1\,
      I5 => \^rx_state_fsm_ffd8\,
      O => GND_171_o_GTRXRESET_Select_93_o
    );
rx_state_GND_171_o_RXUSERRDY_Select_91_o: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEECAAAAAAA8"
    )
        port map (
      I0 => \^rxuserrdy\,
      I1 => \^rx_state_fsm_ffd4\,
      I2 => \GND_171_o_retry_counter_int[7]_select_107_OUT<0>11\,
      I3 => \^rx_state_fsm_ffd3\,
      I4 => N4,
      I5 => TXUSERRDY,
      O => GND_171_o_RXUSERRDY_Select_91_o
    );
rx_state_GND_171_o_RXUSERRDY_Select_91_o_SW0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_state_fsm_ffd5\,
      I1 => \^rx_state_fsm_ffd7\,
      O => N4
    );
rx_state_GND_171_o_reset_time_out_Select_106_o1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => DATA_VALID,
      I1 => \^rx_state_fsm_ffd2\,
      I2 => mmcm_lock_reclocked(0),
      I3 => \^rx_state_fsm_ffd5\,
      I4 => CPLLLOCK,
      I5 => \^rx_state_fsm_ffd7\,
      O => rx_state_GND_171_o_reset_time_out_Select_106_o
    );
rx_state_GND_171_o_reset_time_out_Select_106_o2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \^rx_state_fsm_ffd4\,
      I1 => \^rxresetdone_s3\,
      I2 => \^rx_state_fsm_ffd8\,
      I3 => CPLLREFCLKLOST,
      I4 => RECCLK_STABLE,
      I5 => \^rx_state_fsm_ffd6\,
      O => \^rx_state_gnd_171_o_reset_time_out_select_106_o1\
    );
rx_state_GND_171_o_reset_time_out_Select_106_o3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \^reset_time_out\,
      I1 => \^rx_state_fsm_ffd9\,
      I2 => \^rx_state_fsm_ffd8\,
      I3 => \^rx_state_fsm_ffd6\,
      I4 => \^rx_state_fsm_ffd3\,
      O => \^rx_state_gnd_171_o_reset_time_out_select_106_o2\
    );
rx_state_GND_171_o_reset_time_out_Select_106_o4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => rx_state_GND_171_o_reset_time_out_Select_106_o,
      I1 => \^rx_state_gnd_171_o_reset_time_out_select_106_o1\,
      I2 => \^rx_state_gnd_171_o_reset_time_out_select_106_o2\,
      I3 => \^rx_state_fsm_ffd1\,
      I4 => DATA_VALID,
      O => GND_171_o_reset_time_out_Select_106_o
    );
rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => \^rx_state_fsm_ffd9\,
      I1 => \^rx_state_fsm_ffd8\,
      I2 => \^rx_state_fsm_ffd6\,
      I3 => \^time_out_100us\,
      I4 => \^rx_state_fsm_ffd2\,
      I5 => DATA_VALID,
      O => rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o
    );
rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAF888AAAAA888"
    )
        port map (
      I0 => \^rx_fsm_reset_done_int\,
      I1 => \GND_171_o_retry_counter_int[7]_select_107_OUT<1>11\,
      I2 => DATA_VALID,
      I3 => \^rx_state_fsm_ffd1\,
      I4 => rx_state_GND_171_o_rx_fsm_reset_done_int_Select_109_o,
      I5 => \^time_out_1us\,
      O => GND_171_o_rx_fsm_reset_done_int_Select_109_o
    );
rxresetdone_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_rxresetdone_s3\,
      Q => \^rxresetdone_s3\,
      R => '0'
    );
time_out_100us: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_out_100us_glue_set\,
      Q => \^time_out_100us\,
      R => \^reset_time_out\
    );
time_out_100us_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \^time_out_100us\,
      I1 => time_out_counter(14),
      I2 => time_out_counter(15),
      I3 => time_out_counter(6),
      I4 => N10,
      I5 => \GND_171_o_time_out_counter[17]_equal_21_o<17>2\,
      O => \^time_out_100us_glue_set\
    );
time_out_1us: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => time_out_1us_glue_set,
      Q => \^time_out_1us\,
      R => \^reset_time_out\
    );
time_out_1us_glue_set1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^gnd_171_o_time_out_counter[17]_equal_21_o<17>1\,
      I1 => \^time_out_1us\,
      I2 => N15,
      O => time_out_1us_glue_set
    );
time_out_1us_glue_set_G: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => time_out_counter(2),
      I1 => time_out_counter(5),
      I2 => time_out_counter(10),
      I3 => time_out_counter(8),
      I4 => \^pwr_53_o_time_out_counter[17]_equal_17_o<17>1\,
      I5 => \^time_out_1us\,
      O => N15
    );
time_out_2ms: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_out_2ms_glue_set\,
      Q => \^time_out_2ms\,
      R => \^reset_time_out\
    );
time_out_2ms_glue_set: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^time_out_2ms\,
      I1 => \^pwr_53_o_time_out_counter[17]_equal_17_o<17>1\,
      I2 => \^pwr_53_o_time_out_counter[17]_equal_17_o<17>2\,
      I3 => \PWR_53_o_time_out_counter[17]_equal_17_o\(17),
      O => \^time_out_2ms_glue_set\
    );
time_out_500us: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_out_500us_glue_set\,
      Q => \^time_out_500us\,
      R => \^reset_time_out\
    );
time_out_500us_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^time_out_500us\,
      I1 => time_out_counter(14),
      I2 => time_out_counter(15),
      I3 => time_out_counter(6),
      I4 => N8,
      I5 => \GND_171_o_time_out_counter[17]_equal_21_o<17>2\,
      O => \^time_out_500us_glue_set\
    );
time_out_counter_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<0>2\,
      Q => time_out_counter(0),
      R => \^reset_time_out\
    );
time_out_counter_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<1>2\,
      Q => time_out_counter(1),
      R => \^reset_time_out\
    );
time_out_counter_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<10>1\,
      Q => time_out_counter(10),
      R => \^reset_time_out\
    );
time_out_counter_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<11>1\,
      Q => time_out_counter(11),
      R => \^reset_time_out\
    );
time_out_counter_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(12),
      Q => time_out_counter(12),
      R => \^reset_time_out\
    );
time_out_counter_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(13),
      Q => time_out_counter(13),
      R => \^reset_time_out\
    );
time_out_counter_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(14),
      Q => time_out_counter(14),
      R => \^reset_time_out\
    );
time_out_counter_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(15),
      Q => time_out_counter(15),
      R => \^reset_time_out\
    );
time_out_counter_16: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(16),
      Q => time_out_counter(16),
      R => \^reset_time_out\
    );
time_out_counter_17: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => Result(17),
      Q => time_out_counter(17),
      R => \^reset_time_out\
    );
time_out_counter_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<2>2\,
      Q => time_out_counter(2),
      R => \^reset_time_out\
    );
time_out_counter_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<3>2\,
      Q => time_out_counter(3),
      R => \^reset_time_out\
    );
time_out_counter_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<4>2\,
      Q => time_out_counter(4),
      R => \^reset_time_out\
    );
time_out_counter_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<5>2\,
      Q => time_out_counter(5),
      R => \^reset_time_out\
    );
time_out_counter_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<6>1\,
      Q => time_out_counter(6),
      R => \^reset_time_out\
    );
time_out_counter_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<7>1\,
      Q => time_out_counter(7),
      R => \^reset_time_out\
    );
time_out_counter_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<8>1\,
      Q => time_out_counter(8),
      R => \^reset_time_out\
    );
time_out_counter_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_53_o_time_out_counter[17]_equal_17_o_inv\,
      D => \Result<9>1\,
      Q => time_out_counter(9),
      R => \^reset_time_out\
    );
time_out_wait_bypass: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => '1',
      D => \^time_out_wait_bypass_rstpot\,
      Q => \^time_out_wait_bypass\,
      R => '0'
    );
time_out_wait_bypass_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00800000"
    )
        port map (
      I0 => \^run_phase_alignment_int_s3\,
      I1 => wait_bypass_count(0),
      I2 => \^_n02932\,
      I3 => \^rx_fsm_reset_done_int_s3\,
      I4 => N24,
      I5 => \^time_out_wait_bypass\,
      O => \^time_out_wait_bypass_rstpot\
    );
time_out_wait_bypass_rstpot_SW1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_bypass_count(1),
      I1 => wait_bypass_count(10),
      I2 => wait_bypass_count(11),
      I3 => wait_bypass_count(3),
      I4 => wait_bypass_count(4),
      O => N24
    );
time_out_wait_bypass_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_time_out_wait_bypass_s3\,
      Q => \^time_out_wait_bypass_s3\,
      R => '0'
    );
time_tlock_max: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_tlock_max_glue_set\,
      Q => \^time_tlock_max\,
      R => \^reset_time_out\
    );
time_tlock_max_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEECECEEEEECCC"
    )
        port map (
      I0 => \^check_tlock_max\,
      I1 => \^time_tlock_max\,
      I2 => time_out_counter(13),
      I3 => \^gnd_171_o_check_tlock_max_and_51_o2\,
      I4 => \^gnd_171_o_check_tlock_max_and_51_o1\,
      I5 => N18,
      O => \^time_tlock_max_glue_set\
    );
time_tlock_max_glue_set_SW0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFC0000"
    )
        port map (
      I0 => time_out_counter(4),
      I1 => time_out_counter(5),
      I2 => time_out_counter(7),
      I3 => time_out_counter(6),
      I4 => \^gnd_171_o_check_tlock_max_and_51_o4\,
      I5 => GND_171_o_check_tlock_max_AND_51_o11,
      O => N18
    );
wait_bypass_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<0>1\,
      Q => wait_bypass_count(0),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<1>1\,
      Q => wait_bypass_count(1),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(10),
      Q => wait_bypass_count(10),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(11),
      Q => wait_bypass_count(11),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<2>1\,
      Q => wait_bypass_count(2),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<3>1\,
      Q => wait_bypass_count(3),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<4>1\,
      Q => wait_bypass_count(4),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => \Result<5>1\,
      Q => wait_bypass_count(5),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(6),
      Q => wait_bypass_count(6),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(7),
      Q => wait_bypass_count(7),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(8),
      Q => wait_bypass_count(8),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RXUSERCLK,
      CE => \_n0302_inv\,
      D => Result(9),
      Q => wait_bypass_count(9),
      R => run_phase_alignment_int_s3_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_TX_STARTUP_FSM\ is
  port (
    STABLE_CLOCK : in STD_LOGIC;
    TXUSERCLK : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    QPLLREFCLKLOST : in STD_LOGIC;
    CPLLREFCLKLOST : in STD_LOGIC;
    QPLLLOCK : in STD_LOGIC;
    CPLLLOCK : in STD_LOGIC;
    TXRESETDONE : in STD_LOGIC;
    MMCM_LOCK : in STD_LOGIC;
    PHALIGNMENT_DONE : in STD_LOGIC;
    GTTXRESET : out STD_LOGIC;
    MMCM_RESET : out STD_LOGIC;
    QPLL_RESET : out STD_LOGIC;
    CPLL_RESET : out STD_LOGIC;
    TX_FSM_RESET_DONE : out STD_LOGIC;
    TXUSERRDY : out STD_LOGIC;
    RUN_PHALIGNMENT : out STD_LOGIC;
    RESET_PHALIGNMENT : out STD_LOGIC;
    RETRY_COUNTER : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ila_data : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_TX_STARTUP_FSM\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_TX_STARTUP_FSM\ is
  signal \^cpll_reset\ : STD_LOGIC;
  signal \^cpll_reset_rstpot\ : STD_LOGIC;
  signal \GND_170_o_time_out_counter[17]_equal_10_o<17>2\ : STD_LOGIC;
  signal \^gttxreset\ : STD_LOGIC;
  signal \^gttxreset_rstpot\ : STD_LOGIC;
  signal Mcount_time_out_counter_cy : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Mcount_time_out_counter_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mcount_wait_bypass_count_cy : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal Mcount_wait_bypass_count_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mshreg_mmcm_lock_reclocked_0\ : STD_LOGIC;
  signal \^mshreg_run_phase_alignment_int_s3\ : STD_LOGIC;
  signal \^mshreg_time_out_wait_bypass_s3\ : STD_LOGIC;
  signal \^mshreg_tx_fsm_reset_done_int_s3\ : STD_LOGIC;
  signal \^mshreg_txresetdone_s3\ : STD_LOGIC;
  signal N0 : STD_LOGIC;
  signal N10 : STD_LOGIC;
  signal N12 : STD_LOGIC;
  signal N14 : STD_LOGIC;
  signal N16 : STD_LOGIC;
  signal N17 : STD_LOGIC;
  signal N2 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal N6 : STD_LOGIC;
  signal N8 : STD_LOGIC;
  signal \PWR_52_o_init_wait_count[5]_equal_2_o\ : STD_LOGIC;
  signal \PWR_52_o_init_wait_count[5]_equal_2_o_inv\ : STD_LOGIC;
  signal \PWR_52_o_time_out_counter[17]_equal_6_o_inv\ : STD_LOGIC;
  signal \^pwr_52_o_time_out_counter[17]_equal_6_o_inv1\ : STD_LOGIC;
  signal \^pwr_52_o_time_out_counter[17]_equal_6_o_inv2\ : STD_LOGIC;
  signal \^pwr_52_o_time_out_counter[17]_equal_6_o_inv3\ : STD_LOGIC;
  signal \^qpll_reset\ : STD_LOGIC;
  signal Result : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Result<0>1\ : STD_LOGIC;
  signal \Result<0>2\ : STD_LOGIC;
  signal \Result<0>3\ : STD_LOGIC;
  signal \Result<10>1\ : STD_LOGIC;
  signal \Result<11>1\ : STD_LOGIC;
  signal \Result<12>1\ : STD_LOGIC;
  signal \Result<13>1\ : STD_LOGIC;
  signal \Result<14>1\ : STD_LOGIC;
  signal \Result<15>1\ : STD_LOGIC;
  signal \Result<1>1\ : STD_LOGIC;
  signal \Result<1>2\ : STD_LOGIC;
  signal \Result<1>3\ : STD_LOGIC;
  signal \Result<2>1\ : STD_LOGIC;
  signal \Result<2>2\ : STD_LOGIC;
  signal \Result<3>1\ : STD_LOGIC;
  signal \Result<3>2\ : STD_LOGIC;
  signal \Result<4>1\ : STD_LOGIC;
  signal \Result<4>2\ : STD_LOGIC;
  signal \Result<5>1\ : STD_LOGIC;
  signal \Result<5>2\ : STD_LOGIC;
  signal \Result<6>1\ : STD_LOGIC;
  signal \Result<7>1\ : STD_LOGIC;
  signal \Result<8>1\ : STD_LOGIC;
  signal \Result<9>1\ : STD_LOGIC;
  signal SOFT_RESET_GND_170_o_OR_126_o : STD_LOGIC;
  signal \^txuserrdy\ : STD_LOGIC;
  signal \^txuserrdy_rstpot\ : STD_LOGIC;
  signal \^_n01931\ : STD_LOGIC;
  signal \^_n01932\ : STD_LOGIC;
  signal \^_n01933\ : STD_LOGIC;
  signal \_n0201_inv\ : STD_LOGIC;
  signal \^_n0201_inv1\ : STD_LOGIC;
  signal \^_n0201_inv2\ : STD_LOGIC;
  signal \^_n0201_inv3\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^init_wait_done\ : STD_LOGIC;
  signal \^init_wait_done_rstpot\ : STD_LOGIC;
  signal mmcm_lock_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o\ : STD_LOGIC;
  signal \^mmcm_lock_int\ : STD_LOGIC;
  signal \^mmcm_lock_int_rstpot\ : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pll_reset_asserted\ : STD_LOGIC;
  signal \^pll_reset_asserted_rstpot\ : STD_LOGIC;
  signal \^reset_time_out\ : STD_LOGIC;
  signal \^run_phase_alignment_int\ : STD_LOGIC;
  signal \^run_phase_alignment_int_rstpot\ : STD_LOGIC;
  signal \^run_phase_alignment_int_s3\ : STD_LOGIC;
  signal run_phase_alignment_int_s3_inv : STD_LOGIC;
  signal \^time_out_2ms\ : STD_LOGIC;
  signal \^time_out_2ms_glue_set\ : STD_LOGIC;
  signal \^time_out_500us\ : STD_LOGIC;
  signal \^time_out_500us_glue_set\ : STD_LOGIC;
  signal time_out_counter : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^time_out_wait_bypass\ : STD_LOGIC;
  signal \^time_out_wait_bypass_rstpot\ : STD_LOGIC;
  signal \^time_out_wait_bypass_s3\ : STD_LOGIC;
  signal \^time_tlock_max\ : STD_LOGIC;
  signal \^time_tlock_max_glue_set\ : STD_LOGIC;
  signal \^tx_fsm_reset_done_int\ : STD_LOGIC;
  signal \^tx_fsm_reset_done_int_glue_set\ : STD_LOGIC;
  signal \^tx_fsm_reset_done_int_s3\ : STD_LOGIC;
  signal \tx_state[2]_X_18_o_Mux_54_o\ : STD_LOGIC;
  signal \^tx_state_fsm_ffd1\ : STD_LOGIC;
  signal \tx_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^tx_state_fsm_ffd2\ : STD_LOGIC;
  signal \tx_state_FSM_FFd2-In\ : STD_LOGIC;
  signal \^tx_state_fsm_ffd2-in1\ : STD_LOGIC;
  signal \^tx_state_fsm_ffd3\ : STD_LOGIC;
  signal \tx_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \tx_state_FSM_FFd3-In3\ : STD_LOGIC;
  signal \^txresetdone_s3\ : STD_LOGIC;
  signal wait_bypass_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_time_out_counter_cy<16>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_wait_bypass_count_cy<12>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcount_wait_bypass_count_cy<12>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of cpll_reset_RnM : label is "FDR";
  attribute XSTLIB : boolean;
  attribute XSTLIB of cpll_reset_RnM : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of CPLL_RESET_rstpot : label is "___XLNM___69___CPLL_RESET_rstpot";
  attribute XSTLIB of CPLL_RESET_rstpot : label is std.standard.true;
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW1\ : label is std.standard.true;
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW2\ : label is std.standard.true;
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_10_o<17>21\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_170_o_time_out_counter[17]_equal_10_o<17>2_SW0\ : label is "___XLNM___73___GND_170_o_time_out_counter[17]_equal_10_o<17>2_SW0";
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_10_o<17>2_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_170_o_time_out_counter[17]_equal_9_o<17>1_SW0\ : label is "___XLNM___73___GND_170_o_time_out_counter[17]_equal_10_o<17>2_SW0";
  attribute XSTLIB of \GND_170_o_time_out_counter[17]_equal_9_o<17>1_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of gttxreset_RnM : label is "FDR";
  attribute XSTLIB of gttxreset_RnM : label is std.standard.true;
  attribute XSTLIB of GTTXRESET_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_init_wait_count_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<1>11\ : label is "___XLNM___74___Mcount_init_wait_count_xor<1>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<2>11\ : label is "___XLNM___74___Mcount_init_wait_count_xor<1>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<3>11\ : label is "___XLNM___68___Mcount_init_wait_count_xor<3>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_init_wait_count_xor<4>11\ : label is "___XLNM___68___Mcount_init_wait_count_xor<3>11";
  attribute XSTLIB of \Mcount_init_wait_count_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_init_wait_count_xor<5>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_mmcm_lock_count_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_mmcm_lock_count_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_mmcm_lock_count_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mcount_mmcm_lock_count_xor<1>11\ : label is "___XLNM___71___mmcm_lock_count[1]_PWR_52_o_LessThan_13_o1";
  attribute XSTLIB of \Mcount_mmcm_lock_count_xor<1>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<16>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<16>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_time_out_counter_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_time_out_counter_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_time_out_counter_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_time_out_counter_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_wait_bypass_count_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_wait_bypass_count_lut<0>_INV_0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_tx_state[2]_X_18_o_Mux_54_o1\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_tx_state[2]_X_18_o_Mux_54_o1_SW0\ : label is "___XLNM___75___Mmux_tx_state[2]_X_18_o_Mux_54_o1_SW0";
  attribute XSTLIB of \Mmux_tx_state[2]_X_18_o_Mux_54_o1_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_mmcm_lock_reclocked_0 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_mmcm_lock_reclocked_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_run_phase_alignment_int_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_run_phase_alignment_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_time_out_wait_bypass_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_time_out_wait_bypass_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_tx_fsm_reset_done_int_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_tx_fsm_reset_done_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_txresetdone_s3 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_txresetdone_s3 : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_init_wait_count[5]_equal_2_o<5>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_init_wait_count[5]_equal_2_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o<17>_SW0\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o<17>_SW1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o_inv2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o_inv3\ : label is std.standard.true;
  attribute XSTLIB of \PWR_52_o_time_out_counter[17]_equal_6_o_inv4\ : label is std.standard.true;
  attribute PK_HLUTNM of SOFT_RESET_GND_170_o_OR_126_o1 : label is "___XLNM___72___SOFT_RESET_GND_170_o_OR_126_o1";
  attribute XSTLIB of SOFT_RESET_GND_170_o_OR_126_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of txuserrdy_RnM : label is "FDR";
  attribute XSTLIB of txuserrdy_RnM : label is std.standard.true;
  attribute PK_HLUTNM of TXUSERRDY_rstpot : label is "___XLNM___70___TXUSERRDY_rstpot";
  attribute XSTLIB of TXUSERRDY_rstpot : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of \_n01931\ : label is std.standard.true;
  attribute XSTLIB of \_n01932\ : label is std.standard.true;
  attribute XSTLIB of \_n01933\ : label is std.standard.true;
  attribute XSTLIB of \_n0201_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0201_inv2\ : label is std.standard.true;
  attribute XSTLIB of \_n0201_inv3\ : label is std.standard.true;
  attribute XSTLIB of \_n0201_inv4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_0 : label is "FDE";
  attribute XSTLIB of init_wait_count_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_1 : label is "FDE";
  attribute XSTLIB of init_wait_count_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_2 : label is "FDE";
  attribute XSTLIB of init_wait_count_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_3 : label is "FDE";
  attribute XSTLIB of init_wait_count_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_4 : label is "FDE";
  attribute XSTLIB of init_wait_count_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_count_5 : label is "FDE";
  attribute XSTLIB of init_wait_count_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_wait_done : label is "FD";
  attribute XSTLIB of init_wait_done : label is std.standard.true;
  attribute PK_HLUTNM of init_wait_done_rstpot : label is "___XLNM___75___Mmux_tx_state[2]_X_18_o_Mux_54_o1_SW0";
  attribute XSTLIB of init_wait_done_rstpot : label is std.standard.true;
  attribute PK_HLUTNM of \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o1\ : label is "___XLNM___71___mmcm_lock_count[1]_PWR_52_o_LessThan_13_o1";
  attribute XSTLIB of \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_0 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_count_1 : label is "FDE";
  attribute XSTLIB of mmcm_lock_count_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_int : label is "FD";
  attribute XSTLIB of mmcm_lock_int : label is std.standard.true;
  attribute XSTLIB of mmcm_lock_int_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of mmcm_lock_reclocked_0 : label is "FDE";
  attribute XSTLIB of mmcm_lock_reclocked_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of pll_reset_asserted : label is "FDR";
  attribute XSTLIB of pll_reset_asserted : label is std.standard.true;
  attribute PK_HLUTNM of pll_reset_asserted_rstpot : label is "___XLNM___69___CPLL_RESET_rstpot";
  attribute XSTLIB of pll_reset_asserted_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of reset_time_out : label is "FDR";
  attribute XSTLIB of reset_time_out : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int : label is "FDR";
  attribute XSTLIB of run_phase_alignment_int : label is std.standard.true;
  attribute PK_HLUTNM of run_phase_alignment_int_rstpot : label is "___XLNM___70___TXUSERRDY_rstpot";
  attribute XSTLIB of run_phase_alignment_int_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int_s3 : label is "FDE";
  attribute XSTLIB of run_phase_alignment_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of run_phase_alignment_int_s3_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of run_phase_alignment_int_s3_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of run_phase_alignment_int_s3_inv1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_2ms : label is "FDR";
  attribute XSTLIB of time_out_2ms : label is std.standard.true;
  attribute XSTLIB of time_out_2ms_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_500us : label is "FDR";
  attribute XSTLIB of time_out_500us : label is std.standard.true;
  attribute XSTLIB of time_out_500us_glue_set : label is std.standard.true;
  attribute XSTLIB of time_out_counter_0 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_1 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_10 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_11 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_12 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_13 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_14 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_15 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_16 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_17 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_2 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_3 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_4 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_5 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_6 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_7 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_8 : label is std.standard.true;
  attribute XSTLIB of time_out_counter_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_wait_bypass : label is "FD";
  attribute XSTLIB of time_out_wait_bypass : label is std.standard.true;
  attribute XSTLIB of time_out_wait_bypass_rstpot : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_out_wait_bypass_s3 : label is "FDE";
  attribute XSTLIB of time_out_wait_bypass_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of time_tlock_max : label is "FDR";
  attribute XSTLIB of time_tlock_max : label is std.standard.true;
  attribute XSTLIB of time_tlock_max_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of tx_fsm_reset_done_int : label is "FDR";
  attribute XSTLIB of tx_fsm_reset_done_int : label is std.standard.true;
  attribute PK_HLUTNM of tx_fsm_reset_done_int_glue_set : label is "___XLNM___72___SOFT_RESET_GND_170_o_OR_126_o1";
  attribute XSTLIB of tx_fsm_reset_done_int_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of tx_fsm_reset_done_int_s3 : label is "FDE";
  attribute XSTLIB of tx_fsm_reset_done_int_s3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of tx_state_FSM_FFd1 : label is "FDR";
  attribute XSTLIB of tx_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of tx_state_FSM_FFd2 : label is "FDR";
  attribute XSTLIB of tx_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd2-In1\ : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd2-In2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of tx_state_FSM_FFd3 : label is "FDR";
  attribute XSTLIB of tx_state_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd3-In2\ : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd3-In4\ : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd3-In4_F\ : label is std.standard.true;
  attribute XSTLIB of \tx_state_FSM_FFd3-In4_G\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of txresetdone_s3 : label is "FDE";
  attribute XSTLIB of txresetdone_s3 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_0 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_1 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_10 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_11 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_12 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_13 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_14 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_15 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_2 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_3 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_4 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_5 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_6 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_7 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_8 : label is std.standard.true;
  attribute XSTLIB of wait_bypass_count_9 : label is std.standard.true;
begin
  CPLL_RESET <= \^cpll_reset\;
  GTTXRESET <= \^gttxreset\;
  QPLL_RESET <= \^qpll_reset\;
  RUN_PHALIGNMENT <= \^run_phase_alignment_int\;
  TXUSERRDY <= \^txuserrdy\;
  TX_FSM_RESET_DONE <= \^tx_fsm_reset_done_int\;
  ila_data(127) <= \^qpll_reset\;
  ila_data(126) <= \^qpll_reset\;
  ila_data(125) <= \^qpll_reset\;
  ila_data(124) <= \^qpll_reset\;
  ila_data(123) <= \^qpll_reset\;
  ila_data(122) <= \^qpll_reset\;
  ila_data(121) <= \^qpll_reset\;
  ila_data(120) <= \^qpll_reset\;
  ila_data(119) <= \^qpll_reset\;
  ila_data(118) <= \^qpll_reset\;
  ila_data(117) <= \^qpll_reset\;
  ila_data(116) <= \^qpll_reset\;
  ila_data(115) <= \^qpll_reset\;
  ila_data(114) <= \^qpll_reset\;
  ila_data(113) <= \^qpll_reset\;
  ila_data(112) <= \^qpll_reset\;
  ila_data(111) <= \^qpll_reset\;
  ila_data(110) <= \^qpll_reset\;
  ila_data(109) <= \^qpll_reset\;
  ila_data(108) <= \^qpll_reset\;
  ila_data(107) <= \^qpll_reset\;
  ila_data(106) <= \^qpll_reset\;
  ila_data(105) <= \^qpll_reset\;
  ila_data(104) <= \^qpll_reset\;
  ila_data(103) <= \^qpll_reset\;
  ila_data(102) <= \^qpll_reset\;
  ila_data(101) <= \^qpll_reset\;
  ila_data(100) <= \^qpll_reset\;
  ila_data(99) <= \^qpll_reset\;
  ila_data(98) <= \^qpll_reset\;
  ila_data(97) <= \^qpll_reset\;
  ila_data(96) <= \^qpll_reset\;
  ila_data(95) <= \^qpll_reset\;
  ila_data(94) <= \^qpll_reset\;
  ila_data(93) <= \^qpll_reset\;
  ila_data(92) <= \^qpll_reset\;
  ila_data(91) <= \^qpll_reset\;
  ila_data(90) <= \^qpll_reset\;
  ila_data(89) <= \^qpll_reset\;
  ila_data(88) <= \^qpll_reset\;
  ila_data(87) <= \^qpll_reset\;
  ila_data(86) <= \^qpll_reset\;
  ila_data(85) <= \^qpll_reset\;
  ila_data(84) <= \^qpll_reset\;
  ila_data(83) <= \^qpll_reset\;
  ila_data(82) <= \^qpll_reset\;
  ila_data(81) <= \^qpll_reset\;
  ila_data(80) <= \^qpll_reset\;
  ila_data(79) <= \^qpll_reset\;
  ila_data(78) <= \^qpll_reset\;
  ila_data(77) <= \^qpll_reset\;
  ila_data(76) <= \^qpll_reset\;
  ila_data(75) <= \^qpll_reset\;
  ila_data(74) <= \^qpll_reset\;
  ila_data(73) <= \^qpll_reset\;
  ila_data(72) <= \^qpll_reset\;
  ila_data(71) <= \^qpll_reset\;
  ila_data(70) <= \^qpll_reset\;
  ila_data(69) <= \^qpll_reset\;
  ila_data(68) <= \^qpll_reset\;
  ila_data(67) <= \^qpll_reset\;
  ila_data(66) <= \^qpll_reset\;
  ila_data(65) <= \^qpll_reset\;
  ila_data(64) <= \^qpll_reset\;
  ila_data(63) <= \^qpll_reset\;
  ila_data(62) <= \^qpll_reset\;
  ila_data(61) <= \^qpll_reset\;
  ila_data(60) <= \^qpll_reset\;
  ila_data(59) <= \^qpll_reset\;
  ila_data(58) <= \^qpll_reset\;
  ila_data(57) <= \^qpll_reset\;
  ila_data(56) <= \^qpll_reset\;
  ila_data(55) <= \^qpll_reset\;
  ila_data(54) <= \^qpll_reset\;
  ila_data(53) <= \^qpll_reset\;
  ila_data(52) <= \^qpll_reset\;
  ila_data(51) <= \^qpll_reset\;
  ila_data(50) <= \^qpll_reset\;
  ila_data(49) <= \^qpll_reset\;
  ila_data(48) <= \^qpll_reset\;
  ila_data(47) <= \^qpll_reset\;
  ila_data(46) <= \^qpll_reset\;
  ila_data(45) <= \^qpll_reset\;
  ila_data(44) <= \^qpll_reset\;
  ila_data(43) <= \^qpll_reset\;
  ila_data(42) <= \^qpll_reset\;
  ila_data(41) <= \^qpll_reset\;
  ila_data(40) <= \^qpll_reset\;
  ila_data(39) <= \^qpll_reset\;
  ila_data(38) <= \^qpll_reset\;
  ila_data(37) <= \^qpll_reset\;
  ila_data(36) <= \^qpll_reset\;
  ila_data(35) <= \^qpll_reset\;
  ila_data(34) <= \^qpll_reset\;
  ila_data(33) <= \^qpll_reset\;
  ila_data(32) <= \^qpll_reset\;
  ila_data(31) <= \^qpll_reset\;
  ila_data(30) <= \^qpll_reset\;
  ila_data(29) <= \^qpll_reset\;
  ila_data(28) <= \^qpll_reset\;
  ila_data(27) <= \^qpll_reset\;
  ila_data(26) <= \^qpll_reset\;
  ila_data(25) <= \^qpll_reset\;
  ila_data(24) <= \^qpll_reset\;
  ila_data(23) <= \^qpll_reset\;
  ila_data(22) <= \^qpll_reset\;
  ila_data(21) <= \^qpll_reset\;
  ila_data(20) <= \^qpll_reset\;
  ila_data(19) <= \^qpll_reset\;
  ila_data(18) <= \^qpll_reset\;
  ila_data(17) <= \^qpll_reset\;
  ila_data(16) <= \^qpll_reset\;
  ila_data(15) <= \^qpll_reset\;
  ila_data(14) <= \^qpll_reset\;
  ila_data(13) <= \^qpll_reset\;
  ila_data(12) <= \^qpll_reset\;
  ila_data(11) <= \^qpll_reset\;
  ila_data(10) <= \^qpll_reset\;
  ila_data(9) <= \^qpll_reset\;
  ila_data(8) <= \^qpll_reset\;
  ila_data(7) <= \^qpll_reset\;
  MMCM_RESET <= 'Z';
  RESET_PHALIGNMENT <= 'Z';
  RETRY_COUNTER(0) <= 'Z';
  RETRY_COUNTER(1) <= 'Z';
  RETRY_COUNTER(2) <= 'Z';
  RETRY_COUNTER(3) <= 'Z';
  RETRY_COUNTER(4) <= 'Z';
  RETRY_COUNTER(5) <= 'Z';
  RETRY_COUNTER(6) <= 'Z';
  RETRY_COUNTER(7) <= 'Z';
  ila_data(0) <= 'Z';
  ila_data(1) <= 'Z';
  ila_data(2) <= 'Z';
  ila_data(3) <= 'Z';
  ila_data(4) <= 'Z';
  ila_data(5) <= 'Z';
  ila_data(6) <= 'Z';
cpll_reset_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^cpll_reset_rstpot\,
      Q => \^cpll_reset\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
CPLL_RESET_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAABA"
    )
        port map (
      I0 => \^cpll_reset\,
      I1 => \^tx_state_fsm_ffd1\,
      I2 => \^tx_state_fsm_ffd3\,
      I3 => \^tx_state_fsm_ffd2\,
      I4 => \^pll_reset_asserted\,
      O => \^cpll_reset_rstpot\
    );
\GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter(7),
      I1 => time_out_counter(5),
      I2 => time_out_counter(12),
      O => N0
    );
\GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter(9),
      I1 => time_out_counter(4),
      I2 => time_out_counter(0),
      I3 => time_out_counter(17),
      I4 => time_out_counter(16),
      I5 => time_out_counter(11),
      O => N12
    );
\GND_170_o_time_out_counter[17]_equal_10_o<17>1_SW2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter(11),
      I1 => time_out_counter(10),
      I2 => time_out_counter(14),
      I3 => time_out_counter(13),
      I4 => time_out_counter(0),
      I5 => time_out_counter(4),
      O => N14
    );
\GND_170_o_time_out_counter[17]_equal_10_o<17>21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => time_out_counter(1),
      I1 => time_out_counter(2),
      I2 => time_out_counter(3),
      I3 => time_out_counter(8),
      I4 => N0,
      I5 => N12,
      O => \GND_170_o_time_out_counter[17]_equal_10_o<17>2\
    );
\GND_170_o_time_out_counter[17]_equal_10_o<17>2_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter(6),
      I1 => time_out_counter(15),
      O => N6
    );
\GND_170_o_time_out_counter[17]_equal_9_o<17>1_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter(6),
      I1 => time_out_counter(15),
      O => N10
    );
gttxreset_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^gttxreset_rstpot\,
      Q => \^gttxreset\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
GTTXRESET_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AE"
    )
        port map (
      I0 => \^gttxreset\,
      I1 => \^tx_state_fsm_ffd3\,
      I2 => \^tx_state_fsm_ffd1\,
      I3 => \^tx_state_fsm_ffd2\,
      O => \^gttxreset_rstpot\
    );
\Mcount_init_wait_count_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count(0),
      O => \Result<0>2\
    );
\Mcount_init_wait_count_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count(1),
      I1 => init_wait_count(0),
      O => \Result<1>2\
    );
\Mcount_init_wait_count_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count(2),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      O => \Result<2>1\
    );
\Mcount_init_wait_count_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count(3),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      O => \Result<3>1\
    );
\Mcount_init_wait_count_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count(4),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      I4 => init_wait_count(3),
      O => \Result<4>1\
    );
\Mcount_init_wait_count_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count(5),
      I1 => init_wait_count(0),
      I2 => init_wait_count(1),
      I3 => init_wait_count(2),
      I4 => init_wait_count(3),
      I5 => init_wait_count(4),
      O => \Result<5>1\
    );
\Mcount_mmcm_lock_count_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count(0),
      O => Result(0)
    );
\Mcount_mmcm_lock_count_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count(1),
      I1 => mmcm_lock_count(0),
      O => Result(1)
    );
\Mcount_time_out_counter_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_time_out_counter_cy(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => Result(3 downto 2),
      O(1) => \Result<1>1\,
      O(0) => \Result<0>1\,
      S(3 downto 1) => time_out_counter(3 downto 1),
      S(0) => Mcount_time_out_counter_lut(0)
    );
\Mcount_time_out_counter_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(11),
      CO(3 downto 0) => Mcount_time_out_counter_cy(15 downto 12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Result(15 downto 12),
      S(3 downto 0) => time_out_counter(15 downto 12)
    );
\Mcount_time_out_counter_cy<16>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(15),
      CO(3 downto 1) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_time_out_counter_cy(16),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Result(17 downto 16),
      S(3 downto 2) => \NLW_Mcount_time_out_counter_cy<16>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => time_out_counter(17 downto 16)
    );
\Mcount_time_out_counter_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(3),
      CO(3 downto 0) => Mcount_time_out_counter_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Result(7 downto 4),
      S(3 downto 0) => time_out_counter(7 downto 4)
    );
\Mcount_time_out_counter_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_time_out_counter_cy(7),
      CO(3 downto 0) => Mcount_time_out_counter_cy(11 downto 8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Result(11 downto 8),
      S(3 downto 0) => time_out_counter(11 downto 8)
    );
\Mcount_time_out_counter_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter(0),
      O => Mcount_time_out_counter_lut(0)
    );
\Mcount_wait_bypass_count_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_wait_bypass_count_cy(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Result<3>2\,
      O(2) => \Result<2>2\,
      O(1) => \Result<1>3\,
      O(0) => \Result<0>3\,
      S(3 downto 1) => wait_bypass_count(3 downto 1),
      S(0) => Mcount_wait_bypass_count_lut(0)
    );
\Mcount_wait_bypass_count_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_wait_bypass_count_cy(11),
      CO(3) => \NLW_Mcount_wait_bypass_count_cy<12>_CARRY4_CO_UNCONNECTED\(3),
      CO(2 downto 0) => Mcount_wait_bypass_count_cy(14 downto 12),
      CYINIT => '0',
      DI(3) => \NLW_Mcount_wait_bypass_count_cy<12>_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3) => \Result<15>1\,
      O(2) => \Result<14>1\,
      O(1) => \Result<13>1\,
      O(0) => \Result<12>1\,
      S(3 downto 0) => wait_bypass_count(15 downto 12)
    );
\Mcount_wait_bypass_count_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_wait_bypass_count_cy(3),
      CO(3 downto 0) => Mcount_wait_bypass_count_cy(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Result<7>1\,
      O(2) => \Result<6>1\,
      O(1) => \Result<5>2\,
      O(0) => \Result<4>2\,
      S(3 downto 0) => wait_bypass_count(7 downto 4)
    );
\Mcount_wait_bypass_count_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_wait_bypass_count_cy(7),
      CO(3 downto 0) => Mcount_wait_bypass_count_cy(11 downto 8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Result<11>1\,
      O(2) => \Result<10>1\,
      O(1) => \Result<9>1\,
      O(0) => \Result<8>1\,
      S(3 downto 0) => wait_bypass_count(11 downto 8)
    );
\Mcount_wait_bypass_count_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count(0),
      O => Mcount_wait_bypass_count_lut(0)
    );
\Mmux_tx_state[2]_X_18_o_Mux_54_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA888A8CCFD88FD"
    )
        port map (
      I0 => \^tx_state_fsm_ffd1\,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => \^txresetdone_s3\,
      I3 => \^tx_state_fsm_ffd3\,
      I4 => mmcm_lock_reclocked(0),
      I5 => N2,
      O => \tx_state[2]_X_18_o_Mux_54_o\
    );
\Mmux_tx_state[2]_X_18_o_Mux_54_o1_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0415"
    )
        port map (
      I0 => \^reset_time_out\,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => CPLLLOCK,
      I3 => \^init_wait_done\,
      O => N2
    );
Mshreg_mmcm_lock_reclocked_0: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => \^mmcm_lock_int\,
      Q => \^mshreg_mmcm_lock_reclocked_0\
    );
Mshreg_run_phase_alignment_int_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => TXUSERCLK,
      D => \^run_phase_alignment_int\,
      Q => \^mshreg_run_phase_alignment_int_s3\
    );
Mshreg_time_out_wait_bypass_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => \^time_out_wait_bypass\,
      Q => \^mshreg_time_out_wait_bypass_s3\
    );
Mshreg_tx_fsm_reset_done_int_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => TXUSERCLK,
      D => \^tx_fsm_reset_done_int\,
      Q => \^mshreg_tx_fsm_reset_done_int_s3\
    );
Mshreg_txresetdone_s3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => STABLE_CLOCK,
      D => TXRESETDONE,
      Q => \^mshreg_txresetdone_s3\
    );
\PWR_52_o_init_wait_count[5]_equal_2_o<5>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => init_wait_count(3),
      I1 => init_wait_count(1),
      I2 => init_wait_count(0),
      I3 => init_wait_count(2),
      I4 => init_wait_count(5),
      I5 => init_wait_count(4),
      O => \PWR_52_o_init_wait_count[5]_equal_2_o\
    );
\PWR_52_o_init_wait_count[5]_equal_2_o_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => init_wait_count(0),
      I1 => init_wait_count(1),
      I2 => init_wait_count(2),
      I3 => init_wait_count(5),
      I4 => init_wait_count(4),
      I5 => init_wait_count(3),
      O => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\
    );
\PWR_52_o_time_out_counter[17]_equal_6_o<17>_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => time_out_counter(8),
      I1 => time_out_counter(1),
      I2 => time_out_counter(2),
      I3 => time_out_counter(3),
      I4 => N0,
      I5 => N14,
      O => N4
    );
\PWR_52_o_time_out_counter[17]_equal_6_o<17>_SW1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => time_out_counter(15),
      I1 => time_out_counter(6),
      O => N8
    );
\PWR_52_o_time_out_counter[17]_equal_6_o_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter(7),
      I1 => time_out_counter(5),
      I2 => time_out_counter(12),
      I3 => time_out_counter(9),
      I4 => time_out_counter(14),
      I5 => time_out_counter(13),
      O => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv1\
    );
\PWR_52_o_time_out_counter[17]_equal_6_o_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter(0),
      I1 => time_out_counter(15),
      I2 => time_out_counter(2),
      I3 => time_out_counter(1),
      I4 => time_out_counter(4),
      I5 => time_out_counter(3),
      O => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv2\
    );
\PWR_52_o_time_out_counter[17]_equal_6_o_inv3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter(17),
      I1 => time_out_counter(16),
      I2 => time_out_counter(6),
      I3 => time_out_counter(8),
      I4 => time_out_counter(10),
      I5 => time_out_counter(11),
      O => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv3\
    );
\PWR_52_o_time_out_counter[17]_equal_6_o_inv4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv1\,
      I1 => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv2\,
      I2 => \^pwr_52_o_time_out_counter[17]_equal_6_o_inv3\,
      O => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\
    );
SOFT_RESET_GND_170_o_OR_126_o1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => CPLLREFCLKLOST,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => \^tx_state_fsm_ffd1\,
      I3 => SOFT_RESET,
      O => SOFT_RESET_GND_170_o_OR_126_o
    );
txuserrdy_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^txuserrdy_rstpot\,
      Q => \^txuserrdy\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
TXUSERRDY_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8E"
    )
        port map (
      I0 => \^txuserrdy\,
      I1 => \^tx_state_fsm_ffd1\,
      I2 => \^tx_state_fsm_ffd3\,
      I3 => \^tx_state_fsm_ffd2\,
      O => \^txuserrdy_rstpot\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^qpll_reset\
    );
\_n01931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wait_bypass_count(10),
      I1 => wait_bypass_count(9),
      I2 => wait_bypass_count(14),
      I3 => wait_bypass_count(12),
      I4 => \^run_phase_alignment_int_s3\,
      I5 => wait_bypass_count(15),
      O => \^_n01931\
    );
\_n01932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wait_bypass_count(1),
      I1 => wait_bypass_count(0),
      I2 => wait_bypass_count(4),
      I3 => wait_bypass_count(2),
      I4 => wait_bypass_count(7),
      I5 => wait_bypass_count(6),
      O => \^_n01932\
    );
\_n01933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_bypass_count(5),
      I1 => wait_bypass_count(3),
      I2 => wait_bypass_count(8),
      I3 => wait_bypass_count(11),
      I4 => wait_bypass_count(13),
      I5 => \^tx_fsm_reset_done_int_s3\,
      O => \^_n01933\
    );
\_n0201_inv1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count(5),
      I1 => wait_bypass_count(8),
      I2 => wait_bypass_count(11),
      I3 => wait_bypass_count(13),
      I4 => wait_bypass_count(3),
      I5 => wait_bypass_count(9),
      O => \^_n0201_inv1\
    );
\_n0201_inv2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count(6),
      I1 => wait_bypass_count(7),
      I2 => wait_bypass_count(4),
      I3 => wait_bypass_count(2),
      I4 => wait_bypass_count(1),
      I5 => wait_bypass_count(15),
      O => \^_n0201_inv2\
    );
\_n0201_inv3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count(12),
      I1 => wait_bypass_count(14),
      I2 => wait_bypass_count(10),
      I3 => wait_bypass_count(0),
      O => \^_n0201_inv3\
    );
\_n0201_inv4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \^tx_fsm_reset_done_int_s3\,
      I1 => \^run_phase_alignment_int_s3\,
      I2 => \^_n0201_inv3\,
      I3 => \^_n0201_inv1\,
      I4 => \^_n0201_inv2\,
      O => \_n0201_inv\
    );
init_wait_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<0>2\,
      Q => init_wait_count(0),
      R => '0'
    );
init_wait_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<1>2\,
      Q => init_wait_count(1),
      R => '0'
    );
init_wait_count_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<2>1\,
      Q => init_wait_count(2),
      R => '0'
    );
init_wait_count_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<3>1\,
      Q => init_wait_count(3),
      R => '0'
    );
init_wait_count_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<4>1\,
      Q => init_wait_count(4),
      R => '0'
    );
init_wait_count_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_init_wait_count[5]_equal_2_o_inv\,
      D => \Result<5>1\,
      Q => init_wait_count(5),
      R => '0'
    );
init_wait_done: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^init_wait_done_rstpot\,
      Q => \^init_wait_done\,
      R => '0'
    );
init_wait_done_rstpot: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^init_wait_done\,
      I1 => \PWR_52_o_init_wait_count[5]_equal_2_o\,
      O => \^init_wait_done_rstpot\
    );
\mmcm_lock_count[1]_PWR_52_o_LessThan_13_o1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mmcm_lock_count(0),
      I1 => mmcm_lock_count(1),
      O => \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o\
    );
mmcm_lock_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o\,
      D => Result(0),
      Q => mmcm_lock_count(0),
      R => '0'
    );
mmcm_lock_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \mmcm_lock_count[1]_PWR_52_o_LessThan_13_o\,
      D => Result(1),
      Q => mmcm_lock_count(1),
      R => '0'
    );
mmcm_lock_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => '1',
      D => \^mmcm_lock_int_rstpot\,
      Q => \^mmcm_lock_int\,
      R => '0'
    );
mmcm_lock_int_rstpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mmcm_lock_count(0),
      I1 => mmcm_lock_count(1),
      I2 => \^mmcm_lock_int\,
      O => \^mmcm_lock_int_rstpot\
    );
mmcm_lock_reclocked_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_mmcm_lock_reclocked_0\,
      Q => mmcm_lock_reclocked(0),
      R => '0'
    );
pll_reset_asserted: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^pll_reset_asserted_rstpot\,
      Q => \^pll_reset_asserted\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
pll_reset_asserted_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF14"
    )
        port map (
      I0 => \^tx_state_fsm_ffd1\,
      I1 => \^tx_state_fsm_ffd3\,
      I2 => \^tx_state_fsm_ffd2\,
      I3 => \^pll_reset_asserted\,
      O => \^pll_reset_asserted_rstpot\
    );
reset_time_out: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \tx_state[2]_X_18_o_Mux_54_o\,
      Q => \^reset_time_out\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
run_phase_alignment_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^run_phase_alignment_int_rstpot\,
      Q => \^run_phase_alignment_int\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
run_phase_alignment_int_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => \^run_phase_alignment_int\,
      I1 => \^tx_state_fsm_ffd3\,
      I2 => \^tx_state_fsm_ffd2\,
      I3 => \^tx_state_fsm_ffd1\,
      O => \^run_phase_alignment_int_rstpot\
    );
run_phase_alignment_int_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => '1',
      D => \^mshreg_run_phase_alignment_int_s3\,
      Q => \^run_phase_alignment_int_s3\,
      R => '0'
    );
run_phase_alignment_int_s3_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^run_phase_alignment_int_s3\,
      O => run_phase_alignment_int_s3_inv
    );
time_out_2ms: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_out_2ms_glue_set\,
      Q => \^time_out_2ms\,
      R => \^reset_time_out\
    );
time_out_2ms_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \^time_out_2ms\,
      I1 => time_out_counter(9),
      I2 => time_out_counter(16),
      I3 => time_out_counter(17),
      I4 => N8,
      I5 => N4,
      O => \^time_out_2ms_glue_set\
    );
time_out_500us: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_out_500us_glue_set\,
      Q => \^time_out_500us\,
      R => \^reset_time_out\
    );
time_out_500us_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^time_out_500us\,
      I1 => time_out_counter(10),
      I2 => time_out_counter(13),
      I3 => time_out_counter(14),
      I4 => N6,
      I5 => \GND_170_o_time_out_counter[17]_equal_10_o<17>2\,
      O => \^time_out_500us_glue_set\
    );
time_out_counter_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => \Result<0>1\,
      Q => time_out_counter(0),
      R => \^reset_time_out\
    );
time_out_counter_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => \Result<1>1\,
      Q => time_out_counter(1),
      R => \^reset_time_out\
    );
time_out_counter_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(10),
      Q => time_out_counter(10),
      R => \^reset_time_out\
    );
time_out_counter_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(11),
      Q => time_out_counter(11),
      R => \^reset_time_out\
    );
time_out_counter_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(12),
      Q => time_out_counter(12),
      R => \^reset_time_out\
    );
time_out_counter_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(13),
      Q => time_out_counter(13),
      R => \^reset_time_out\
    );
time_out_counter_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(14),
      Q => time_out_counter(14),
      R => \^reset_time_out\
    );
time_out_counter_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(15),
      Q => time_out_counter(15),
      R => \^reset_time_out\
    );
time_out_counter_16: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(16),
      Q => time_out_counter(16),
      R => \^reset_time_out\
    );
time_out_counter_17: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(17),
      Q => time_out_counter(17),
      R => \^reset_time_out\
    );
time_out_counter_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(2),
      Q => time_out_counter(2),
      R => \^reset_time_out\
    );
time_out_counter_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(3),
      Q => time_out_counter(3),
      R => \^reset_time_out\
    );
time_out_counter_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(4),
      Q => time_out_counter(4),
      R => \^reset_time_out\
    );
time_out_counter_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(5),
      Q => time_out_counter(5),
      R => \^reset_time_out\
    );
time_out_counter_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(6),
      Q => time_out_counter(6),
      R => \^reset_time_out\
    );
time_out_counter_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(7),
      Q => time_out_counter(7),
      R => \^reset_time_out\
    );
time_out_counter_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(8),
      Q => time_out_counter(8),
      R => \^reset_time_out\
    );
time_out_counter_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => \PWR_52_o_time_out_counter[17]_equal_6_o_inv\,
      D => Result(9),
      Q => time_out_counter(9),
      R => \^reset_time_out\
    );
time_out_wait_bypass: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => '1',
      D => \^time_out_wait_bypass_rstpot\,
      Q => \^time_out_wait_bypass\,
      R => '0'
    );
time_out_wait_bypass_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \^run_phase_alignment_int_s3\,
      I1 => \^time_out_wait_bypass\,
      I2 => \^_n01931\,
      I3 => \^_n01932\,
      I4 => \^_n01933\,
      O => \^time_out_wait_bypass_rstpot\
    );
time_out_wait_bypass_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_time_out_wait_bypass_s3\,
      Q => \^time_out_wait_bypass_s3\,
      R => '0'
    );
time_tlock_max: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^time_tlock_max_glue_set\,
      Q => \^time_tlock_max\,
      R => \^reset_time_out\
    );
time_tlock_max_glue_set: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^time_tlock_max\,
      I1 => time_out_counter(10),
      I2 => time_out_counter(13),
      I3 => time_out_counter(14),
      I4 => N10,
      I5 => \GND_170_o_time_out_counter[17]_equal_10_o<17>2\,
      O => \^time_tlock_max_glue_set\
    );
tx_fsm_reset_done_int: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^tx_fsm_reset_done_int_glue_set\,
      Q => \^tx_fsm_reset_done_int\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
tx_fsm_reset_done_int_glue_set: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^tx_state_fsm_ffd1\,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => \^tx_fsm_reset_done_int\,
      O => \^tx_fsm_reset_done_int_glue_set\
    );
tx_fsm_reset_done_int_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => '1',
      D => \^mshreg_tx_fsm_reset_done_int_s3\,
      Q => \^tx_fsm_reset_done_int_s3\,
      R => '0'
    );
tx_state_FSM_FFd1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \tx_state_FSM_FFd1-In\,
      Q => \^tx_state_fsm_ffd1\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
\tx_state_FSM_FFd1-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8E8CAEA88A88AAA"
    )
        port map (
      I0 => \^tx_state_fsm_ffd1\,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => \^tx_state_fsm_ffd3\,
      I3 => \^time_out_wait_bypass_s3\,
      I4 => \^time_out_500us\,
      I5 => mmcm_lock_reclocked(0),
      O => \tx_state_FSM_FFd1-In\
    );
tx_state_FSM_FFd2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \tx_state_FSM_FFd2-In\,
      Q => \^tx_state_fsm_ffd2\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
\tx_state_FSM_FFd2-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100010AABA"
    )
        port map (
      I0 => \^tx_state_fsm_ffd2\,
      I1 => CPLLREFCLKLOST,
      I2 => \^pll_reset_asserted\,
      I3 => \^tx_state_fsm_ffd1\,
      I4 => \^time_tlock_max\,
      I5 => mmcm_lock_reclocked(0),
      O => \^tx_state_fsm_ffd2-in1\
    );
\tx_state_FSM_FFd2-In2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF2AA02FAF2FA02"
    )
        port map (
      I0 => \^tx_state_fsm_ffd2\,
      I1 => \^time_out_2ms\,
      I2 => \^tx_state_fsm_ffd3\,
      I3 => \^tx_state_fsm_ffd1\,
      I4 => \^tx_state_fsm_ffd2-in1\,
      I5 => \^time_out_wait_bypass_s3\,
      O => \tx_state_FSM_FFd2-In\
    );
tx_state_FSM_FFd3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \tx_state_FSM_FFd3-In\,
      Q => \^tx_state_fsm_ffd3\,
      R => SOFT_RESET_GND_170_o_OR_126_o
    );
\tx_state_FSM_FFd3-In2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CPLLLOCK,
      I1 => \^time_out_2ms\,
      O => \tx_state_FSM_FFd3-In3\
    );
\tx_state_FSM_FFd3-In4\: unisim.vcomponents.MUXF7
     port map (
      I0 => N16,
      I1 => N17,
      O => \tx_state_FSM_FFd3-In\,
      S => \^tx_state_fsm_ffd3\
    );
\tx_state_FSM_FFd3-In4_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7773666255514440"
    )
        port map (
      I0 => \^tx_state_fsm_ffd2\,
      I1 => \^tx_state_fsm_ffd1\,
      I2 => \^txresetdone_s3\,
      I3 => \^time_out_500us\,
      I4 => \^init_wait_done\,
      I5 => \tx_state_FSM_FFd3-In3\,
      O => N16
    );
\tx_state_FSM_FFd3-In4_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBFEFF1011DCDD"
    )
        port map (
      I0 => \^tx_state_fsm_ffd1\,
      I1 => \^tx_state_fsm_ffd2\,
      I2 => CPLLREFCLKLOST,
      I3 => \^pll_reset_asserted\,
      I4 => mmcm_lock_reclocked(0),
      I5 => \^time_out_wait_bypass_s3\,
      O => N17
    );
txresetdone_s3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLOCK,
      CE => '1',
      D => \^mshreg_txresetdone_s3\,
      Q => \^txresetdone_s3\,
      R => '0'
    );
wait_bypass_count_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<0>3\,
      Q => wait_bypass_count(0),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<1>3\,
      Q => wait_bypass_count(1),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<10>1\,
      Q => wait_bypass_count(10),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<11>1\,
      Q => wait_bypass_count(11),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<12>1\,
      Q => wait_bypass_count(12),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<13>1\,
      Q => wait_bypass_count(13),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<14>1\,
      Q => wait_bypass_count(14),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<15>1\,
      Q => wait_bypass_count(15),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<2>2\,
      Q => wait_bypass_count(2),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<3>2\,
      Q => wait_bypass_count(3),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<4>2\,
      Q => wait_bypass_count(4),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<5>2\,
      Q => wait_bypass_count(5),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<6>1\,
      Q => wait_bypass_count(6),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<7>1\,
      Q => wait_bypass_count(7),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<8>1\,
      Q => wait_bypass_count(8),
      R => run_phase_alignment_int_s3_inv
    );
wait_bypass_count_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => TXUSERCLK,
      CE => \_n0201_inv\,
      D => \Result<9>1\,
      Q => wait_bypass_count(9),
      R => run_phase_alignment_int_s3_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_adapt_starter\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    DRDY : in STD_LOGIC;
    DEN : out STD_LOGIC;
    DWE : out STD_LOGIC;
    READY : out STD_LOGIC;
    rst_int_debug : out STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    curr_state_debug : out STD_LOGIC_VECTOR ( 3 downto 0 );
    counter_debug : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_adapt_starter\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_adapt_starter\ is
  signal \^dwe\ : STD_LOGIC;
  signal GND_174_o_GND_174_o_equal_14_o : STD_LOGIC;
  signal \Madd_counter[3]_GND_174_o_add_6_OUT_cy\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^mshreg_rst_s_1\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_state[3]_counter[3]_wide_mux_7_OUT\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^curr_state_fsm_ffd2\ : STD_LOGIC;
  signal \curr_state_FSM_FFd2-In1\ : STD_LOGIC;
  signal \^curr_state_fsm_ffd3\ : STD_LOGIC;
  signal \curr_state_FSM_FFd3-In1\ : STD_LOGIC;
  signal \^curr_state_fsm_ffd4\ : STD_LOGIC;
  signal \curr_state_FSM_FFd4-In\ : STD_LOGIC;
  signal \^dfe_rst_b_s\ : STD_LOGIC;
  signal done_state : STD_LOGIC;
  signal \^drdy_s\ : STD_LOGIC;
  signal enable_b : STD_LOGIC;
  signal \^ready_pre\ : STD_LOGIC;
  signal rst_b_latch_b : STD_LOGIC;
  signal rst_int_b : STD_LOGIC;
  signal \^rst_int_debug\ : STD_LOGIC;
  signal rst_s : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \GND_174_o_GND_174_o_equal_14_o<3>1\ : label is "___XLNM___84___GND_174_o_GND_174_o_equal_14_o<3>1";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \GND_174_o_GND_174_o_equal_14_o<3>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \Madd_counter[3]_GND_174_o_add_6_OUT_cy<1>11\ : label is "___XLNM___84___GND_174_o_GND_174_o_equal_14_o<3>1";
  attribute XSTLIB of \Madd_counter[3]_GND_174_o_add_6_OUT_cy<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT11\ : label is "___XLNM___82___Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT21";
  attribute XSTLIB of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT21\ : label is "___XLNM___82___Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT21";
  attribute XSTLIB of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT21\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT31\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT41\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Mshreg_rst_s_1 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_rst_s_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of ready_RnM : label is "FDR";
  attribute XSTLIB of ready_RnM : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of counter_0 : label is "FD";
  attribute XSTLIB of counter_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of counter_1 : label is "FD";
  attribute XSTLIB of counter_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of counter_2 : label is "FD";
  attribute XSTLIB of counter_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of counter_3 : label is "FD";
  attribute XSTLIB of counter_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of curr_state_FSM_FFd2 : label is "FDR";
  attribute XSTLIB of curr_state_FSM_FFd2 : label is std.standard.true;
  attribute PK_HLUTNM of \curr_state_FSM_FFd2-In11\ : label is "___XLNM___83___curr_state_done_state1";
  attribute XSTLIB of \curr_state_FSM_FFd2-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of curr_state_FSM_FFd3 : label is "FDR";
  attribute XSTLIB of curr_state_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \curr_state_FSM_FFd3-In11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of curr_state_FSM_FFd4 : label is "FDS";
  attribute XSTLIB of curr_state_FSM_FFd4 : label is std.standard.true;
  attribute PK_HLUTNM of \curr_state_FSM_FFd4-In1\ : label is "___XLNM___85___curr_state__n0068<0>1";
  attribute XSTLIB of \curr_state_FSM_FFd4-In1\ : label is std.standard.true;
  attribute PK_HLUTNM of \curr_state__n0068<0>1\ : label is "___XLNM___85___curr_state__n0068<0>1";
  attribute XSTLIB of \curr_state__n0068<0>1\ : label is std.standard.true;
  attribute PK_HLUTNM of curr_state_done_state1 : label is "___XLNM___83___curr_state_done_state1";
  attribute XSTLIB of curr_state_done_state1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of dfe_rst_b_s : label is "FD";
  attribute XSTLIB of dfe_rst_b_s : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of drdy_s : label is "FD";
  attribute XSTLIB of drdy_s : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of first_pulse_latch : label is "no";
  attribute XSTLIB of first_pulse_latch : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of ready_pre : label is "FDR";
  attribute XSTLIB of ready_pre : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of rst_b_latch : label is "no";
  attribute XSTLIB of rst_b_latch : label is std.standard.true;
  attribute XSTLIB of rst_b_latch_b1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rst_int1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of rst_int1_INV_0 : label is "I:I0";
  attribute XSTLIB of rst_int1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rst_s_1 : label is "FDE";
  attribute XSTLIB of rst_s_1 : label is std.standard.true;
begin
  DADDR(8) <= \^curr_state_fsm_ffd3\;
  DADDR(7) <= \^dwe\;
  DADDR(6) <= \^dwe\;
  DADDR(5) <= \^dwe\;
  DADDR(4) <= \^dwe\;
  DADDR(3) <= \^dwe\;
  DADDR(2) <= \^dwe\;
  DADDR(1) <= \^dwe\;
  DADDR(0) <= \^curr_state_fsm_ffd3\;
  DWE <= \^dwe\;
  counter_debug(2 downto 0) <= counter(2 downto 0);
  curr_state_debug(3) <= \^dwe\;
  curr_state_debug(2) <= \^curr_state_fsm_ffd2\;
  curr_state_debug(1) <= \^curr_state_fsm_ffd3\;
  curr_state_debug(0) <= \^curr_state_fsm_ffd4\;
  rst_int_debug <= \^rst_int_debug\;
\GND_174_o_GND_174_o_equal_14_o<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => counter(1),
      I1 => counter(3),
      I2 => counter(2),
      I3 => counter(0),
      O => GND_174_o_GND_174_o_equal_14_o
    );
\Madd_counter[3]_GND_174_o_add_6_OUT_cy<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter(1),
      I1 => counter(0),
      O => \Madd_counter[3]_GND_174_o_add_6_OUT_cy\(1)
    );
\Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A8A"
    )
        port map (
      I0 => counter(0),
      I1 => \^curr_state_fsm_ffd2\,
      I2 => \^curr_state_fsm_ffd4\,
      I3 => \^curr_state_fsm_ffd3\,
      O => \curr_state[3]_counter[3]_wide_mux_7_OUT\(0)
    );
\Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A8AAA8A"
    )
        port map (
      I0 => counter(1),
      I1 => \^curr_state_fsm_ffd2\,
      I2 => \^curr_state_fsm_ffd4\,
      I3 => \^curr_state_fsm_ffd3\,
      I4 => counter(0),
      O => \curr_state[3]_counter[3]_wide_mux_7_OUT\(1)
    );
\Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA4888AAAAAAAA"
    )
        port map (
      I0 => counter(2),
      I1 => \^curr_state_fsm_ffd3\,
      I2 => counter(0),
      I3 => counter(1),
      I4 => \^curr_state_fsm_ffd2\,
      I5 => \^curr_state_fsm_ffd4\,
      O => \curr_state[3]_counter[3]_wide_mux_7_OUT\(2)
    );
\Mmux_curr_state[3]_counter[3]_wide_mux_7_OUT41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA4888AAAAAAAA"
    )
        port map (
      I0 => counter(3),
      I1 => \^curr_state_fsm_ffd3\,
      I2 => counter(2),
      I3 => \Madd_counter[3]_GND_174_o_add_6_OUT_cy\(1),
      I4 => \^curr_state_fsm_ffd2\,
      I5 => \^curr_state_fsm_ffd4\,
      O => \curr_state[3]_counter[3]_wide_mux_7_OUT\(3)
    );
Mshreg_rst_s_1: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => \^rst_int_debug\,
      Q => \^mshreg_rst_s_1\
    );
ready_RnM: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^ready_pre\,
      Q => READY,
      R => \^rst_int_debug\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^dwe\
    );
counter_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state[3]_counter[3]_wide_mux_7_OUT\(0),
      Q => counter(0),
      R => '0'
    );
counter_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state[3]_counter[3]_wide_mux_7_OUT\(1),
      Q => counter(1),
      R => '0'
    );
counter_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state[3]_counter[3]_wide_mux_7_OUT\(2),
      Q => counter(2),
      R => '0'
    );
counter_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state[3]_counter[3]_wide_mux_7_OUT\(3),
      Q => counter(3),
      R => '0'
    );
curr_state_FSM_FFd2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state_FSM_FFd2-In1\,
      Q => \^curr_state_fsm_ffd2\,
      R => \^rst_int_debug\
    );
\curr_state_FSM_FFd2-In11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA7F087F"
    )
        port map (
      I0 => \^curr_state_fsm_ffd3\,
      I1 => \^curr_state_fsm_ffd2\,
      I2 => \^drdy_s\,
      I3 => \^curr_state_fsm_ffd4\,
      I4 => GND_174_o_GND_174_o_equal_14_o,
      O => \curr_state_FSM_FFd2-In1\
    );
curr_state_FSM_FFd3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state_FSM_FFd3-In1\,
      Q => \^curr_state_fsm_ffd3\,
      R => \^rst_int_debug\
    );
\curr_state_FSM_FFd3-In11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7F2A7FEE7FEE7F"
    )
        port map (
      I0 => \^curr_state_fsm_ffd4\,
      I1 => \^curr_state_fsm_ffd3\,
      I2 => GND_174_o_GND_174_o_equal_14_o,
      I3 => \^curr_state_fsm_ffd2\,
      I4 => \^dfe_rst_b_s\,
      I5 => \^drdy_s\,
      O => \curr_state_FSM_FFd3-In1\
    );
curr_state_FSM_FFd4: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \curr_state_FSM_FFd4-In\,
      Q => \^curr_state_fsm_ffd4\,
      S => \^rst_int_debug\
    );
\curr_state_FSM_FFd4-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => rst_int_b,
      I1 => \^curr_state_fsm_ffd3\,
      I2 => \^curr_state_fsm_ffd2\,
      I3 => \^drdy_s\,
      O => \curr_state_FSM_FFd4-In\
    );
\curr_state__n0068<0>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curr_state_fsm_ffd4\,
      I1 => \^curr_state_fsm_ffd2\,
      O => DEN
    );
curr_state_done_state1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curr_state_fsm_ffd4\,
      I1 => \^curr_state_fsm_ffd3\,
      O => done_state
    );
dfe_rst_b_s: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => DO(14),
      Q => \^dfe_rst_b_s\,
      R => '0'
    );
drdy_s: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => DRDY,
      Q => \^drdy_s\,
      R => '0'
    );
first_pulse_latch: unisim.vcomponents.LDCE
    generic map(
      INIT => '1'
    )
        port map (
      CLR => RST,
      D => '1',
      G => '0',
      GE => '1',
      Q => enable_b
    );
ready_pre: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => done_state,
      Q => \^ready_pre\,
      R => \^rst_int_debug\
    );
rst_b_latch: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => RST,
      D => '1',
      G => rst_b_latch_b,
      GE => '1',
      Q => rst_int_b
    );
rst_b_latch_b1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => enable_b,
      I1 => rst_s(1),
      O => rst_b_latch_b
    );
rst_int1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_b,
      O => \^rst_int_debug\
    );
rst_s_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^mshreg_rst_s_1\,
      Q => rst_s(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_init_sm\ is
  port (
    Clock100MHz : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    RxRecClock_phy : in STD_LOGIC;
    TxFault : in STD_LOGIC;
    LOS : in STD_LOGIC;
    RX_FSM_RESET_DONE : in STD_LOGIC;
    TX_FSM_RESET_DONE : in STD_LOGIC;
    Reset : in STD_LOGIC;
    TestMode : in STD_LOGIC;
    EnableMCommaAlign_phy : out STD_LOGIC;
    EnablePCommaAlign_phy : out STD_LOGIC;
    PhyError : out STD_LOGIC;
    RXRESET : out STD_LOGIC;
    TXRESET : out STD_LOGIC;
    LOS_Clock100MHz_out : out STD_LOGIC;
    TxDisable : out STD_LOGIC;
    LinkUp_Status : out STD_LOGIC;
    RX_VALID_DATA : out STD_LOGIC;
    RxSpecialCharacter_phy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RxData_phy : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RxNotInTable_phy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDISPERR_phy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TxSpecialCharacter_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TxData_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    TxSpecialCharacter_phy : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TxData_phy : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RxSpecialCharacter_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RxData_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ila_data : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_init_sm\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_init_sm\ is
  signal \^commaalignmentenable\ : STD_LOGIC;
  signal DelayCount : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^enablepcommaalign_phy\ : STD_LOGIC;
  signal GND_48_o_GND_48_o_MUX_73_o : STD_LOGIC;
  signal GND_48_o_GND_48_o_MUX_75_o : STD_LOGIC;
  signal GND_48_o_GND_48_o_OR_101_o : STD_LOGIC;
  signal GND_48_o_INV_38_o : STD_LOGIC;
  signal GND_48_o_LinkInitStart_MUX_110_o : STD_LOGIC;
  signal \^idlepatternmatch\ : STD_LOGIC;
  signal InitTimeout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \InitTimeout[14]_GND_48_o_add_28_OUT\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal InitTxData : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^los_clock100mhz\ : STD_LOGIC;
  signal \^losssyncreinit\ : STD_LOGIC;
  signal \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mcount_DelayCount : STD_LOGIC;
  signal Mcount_DelayCount1 : STD_LOGIC;
  signal Mcount_DelayCount2 : STD_LOGIC;
  signal Mcount_DelayCount3 : STD_LOGIC;
  signal Mcount_DelayCount4 : STD_LOGIC;
  signal Mcount_DelayCount5 : STD_LOGIC;
  signal Mcount_DelayCount6 : STD_LOGIC;
  signal Mcount_DelayCount7 : STD_LOGIC;
  signal Mcount_DelayCount8 : STD_LOGIC;
  signal Mcount_DelayCount9 : STD_LOGIC;
  signal Mcount_DelayCount_cy : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcount_DelayCount_lut : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal N01 : STD_LOGIC;
  signal N10 : STD_LOGIC;
  signal N12 : STD_LOGIC;
  signal N14 : STD_LOGIC;
  signal N16 : STD_LOGIC;
  signal N2 : STD_LOGIC;
  signal N20 : STD_LOGIC;
  signal N22 : STD_LOGIC;
  signal N26 : STD_LOGIC;
  signal N28 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal N6 : STD_LOGIC;
  signal N8 : STD_LOGIC;
  signal \PWR_16_o_DelayCount[9]_equal_15_o\ : STD_LOGIC;
  signal PWR_16_o_GND_48_o_mux_79_OUT : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal PWR_16_o_PWR_16_o_AND_5_o : STD_LOGIC;
  signal PWR_16_o_PWR_16_o_AND_5_o2 : STD_LOGIC;
  signal \^pwr_16_o_pwr_16_o_and_5_o21\ : STD_LOGIC;
  signal \^pwr_16_o_pwr_16_o_and_5_o22\ : STD_LOGIC;
  signal PWR_16_o_PWR_16_o_AND_7_o : STD_LOGIC;
  signal PWR_16_o_PWR_16_o_AND_9_o : STD_LOGIC;
  signal PWR_16_o_PWR_16_o_select_66_OUT : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \PWR_16_o_RxAckCount[2]_select_75_OUT\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\ : STD_LOGIC;
  signal \PWR_16_o_RxData_phy_swapped[15]_equal_10_o\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o<15>1\ : STD_LOGIC;
  signal \PWR_16_o_SyncCount[13]_select_74_OUT\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^pwr_16_o_synccount[13]_select_74_out<10>1\ : STD_LOGIC;
  signal Reset_inv : STD_LOGIC;
  signal RxAckCount : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RxLossOfSync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RxLossOfSyncRegistered : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RxLossOfSyncRegistered1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o\ : STD_LOGIC;
  signal \RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o\ : STD_LOGIC;
  signal \^syncackpatternmatch\ : STD_LOGIC;
  signal SyncCount : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \SyncCount[13]_GND_48_o_add_31_OUT\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^syncpatternmatch\ : STD_LOGIC;
  signal SyncPatternMatch_SyncAckPatternMatch_OR_47_o : STD_LOGIC;
  signal \^syncpatternreinit\ : STD_LOGIC;
  signal \_n0248_inv\ : STD_LOGIC;
  signal \_n0266\ : STD_LOGIC;
  signal \_n0269\ : STD_LOGIC;
  signal \_n0289\ : STD_LOGIC;
  signal \^ilinkup\ : STD_LOGIC;
  signal \^ila_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^link_init_state_fsm_ffd1\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd10\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd10-in\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd11\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd11-In\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd2\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd2-in\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd3\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd4\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd4-In\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd5\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd5-In\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd6\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd6-in\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd7\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd7-in\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd8\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd8-in\ : STD_LOGIC;
  signal \^link_init_state_fsm_ffd9\ : STD_LOGIC;
  signal \link_init_state_FSM_FFd9-In\ : STD_LOGIC;
  signal \^n00631\ : STD_LOGIC;
  signal \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_DelayCount_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_DelayCount_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_DelayCount_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_DelayCount_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CommaAlignmentEnable : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of CommaAlignmentEnable : label is std.standard.true;
  attribute XSTLIB of DelayCount_0 : label is std.standard.true;
  attribute XSTLIB of DelayCount_1 : label is std.standard.true;
  attribute XSTLIB of DelayCount_2 : label is std.standard.true;
  attribute XSTLIB of DelayCount_3 : label is std.standard.true;
  attribute XSTLIB of DelayCount_4 : label is std.standard.true;
  attribute XSTLIB of DelayCount_5 : label is std.standard.true;
  attribute XSTLIB of DelayCount_6 : label is std.standard.true;
  attribute XSTLIB of DelayCount_7 : label is std.standard.true;
  attribute XSTLIB of DelayCount_8 : label is std.standard.true;
  attribute XSTLIB of DelayCount_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of enablepcommaalign_phy_RnM : label is "FDC";
  attribute XSTLIB of enablepcommaalign_phy_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of IdlePatternMatch : label is "FDC";
  attribute XSTLIB of IdlePatternMatch : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_0 : label is "FDC";
  attribute XSTLIB of InitTimeout_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_1 : label is "FDC";
  attribute XSTLIB of InitTimeout_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_10 : label is "FDC";
  attribute XSTLIB of InitTimeout_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_11 : label is "FDC";
  attribute XSTLIB of InitTimeout_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_12 : label is "FDC";
  attribute XSTLIB of InitTimeout_12 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_13 : label is "FDC";
  attribute XSTLIB of InitTimeout_13 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_14 : label is "FDC";
  attribute XSTLIB of InitTimeout_14 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_2 : label is "FDC";
  attribute XSTLIB of InitTimeout_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_3 : label is "FDC";
  attribute XSTLIB of InitTimeout_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_4 : label is "FDC";
  attribute XSTLIB of InitTimeout_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_5 : label is "FDC";
  attribute XSTLIB of InitTimeout_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_6 : label is "FDC";
  attribute XSTLIB of InitTimeout_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_7 : label is "FDC";
  attribute XSTLIB of InitTimeout_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_8 : label is "FDC";
  attribute XSTLIB of InitTimeout_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTimeout_9 : label is "FDC";
  attribute XSTLIB of InitTimeout_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTxData_0 : label is "FDP";
  attribute XSTLIB of InitTxData_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTxData_1 : label is "FDP";
  attribute XSTLIB of InitTxData_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTxData_2 : label is "FDC";
  attribute XSTLIB of InitTxData_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTxData_3 : label is "FDP";
  attribute XSTLIB of InitTxData_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of InitTxData_8 : label is "FDC";
  attribute XSTLIB of InitTxData_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of LOS_Clock100MHz : label is "FDC";
  attribute XSTLIB of LOS_Clock100MHz : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of LossSyncReInit : label is "FDC";
  attribute XSTLIB of LossSyncReInit : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_DelayCount_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_DelayCount_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_DelayCount_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_DelayCount_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_DelayCount_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_DelayCount_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<0>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<1>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<2>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<3>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<4>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<5>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<6>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<7>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<8>\ : label is std.standard.true;
  attribute XSTLIB of \Mcount_DelayCount_lut<9>\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of Mmux_GND_48_o_GND_48_o_MUX_73_o11 : label is "___XLNM___47___Mmux_GND_48_o_GND_48_o_MUX_73_o11";
  attribute XSTLIB of Mmux_GND_48_o_GND_48_o_MUX_73_o11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_GND_48_o_GND_48_o_MUX_75_o11 : label is "___XLNM___47___Mmux_GND_48_o_GND_48_o_MUX_73_o11";
  attribute XSTLIB of Mmux_GND_48_o_GND_48_o_MUX_75_o11 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT101 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT11 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT111 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT121 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT131 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT141 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT151 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT21 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT31 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT41 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_PWR_16_o_GND_48_o_mux_79_OUT61 : label is "___XLNM___66___link_init_state_FSM_FFd9-In1";
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT61 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT71 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT81 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_16_o_GND_48_o_mux_79_OUT91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out101 : label is "___XLNM___37___Mmux_RxData_out111";
  attribute XSTLIB of Mmux_RxData_out101 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out11 : label is "___XLNM___40___Mmux_RxData_out81";
  attribute XSTLIB of Mmux_RxData_out11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out111 : label is "___XLNM___37___Mmux_RxData_out111";
  attribute XSTLIB of Mmux_RxData_out111 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out121 : label is "___XLNM___38___Mmux_RxData_out131";
  attribute XSTLIB of Mmux_RxData_out121 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out131 : label is "___XLNM___38___Mmux_RxData_out131";
  attribute XSTLIB of Mmux_RxData_out131 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out141 : label is "___XLNM___39___Mmux_RxData_out151";
  attribute XSTLIB of Mmux_RxData_out141 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out151 : label is "___XLNM___39___Mmux_RxData_out151";
  attribute XSTLIB of Mmux_RxData_out151 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out161 : label is "___XLNM___42___Mmux_RxData_out161";
  attribute XSTLIB of Mmux_RxData_out161 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out21 : label is "___XLNM___43___Mmux_RxData_out41";
  attribute XSTLIB of Mmux_RxData_out21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out31 : label is "___XLNM___41___Mmux_RxData_out31";
  attribute XSTLIB of Mmux_RxData_out31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out41 : label is "___XLNM___43___Mmux_RxData_out41";
  attribute XSTLIB of Mmux_RxData_out41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out51 : label is "___XLNM___44___Mmux_RxData_out61";
  attribute XSTLIB of Mmux_RxData_out51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out61 : label is "___XLNM___44___Mmux_RxData_out61";
  attribute XSTLIB of Mmux_RxData_out61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out71 : label is "___XLNM___42___Mmux_RxData_out161";
  attribute XSTLIB of Mmux_RxData_out71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out81 : label is "___XLNM___40___Mmux_RxData_out81";
  attribute XSTLIB of Mmux_RxData_out81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxData_out91 : label is "___XLNM___41___Mmux_RxData_out31";
  attribute XSTLIB of Mmux_RxData_out91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxSpecialCharacter_out11 : label is "___XLNM___61___Mmux_RxSpecialCharacter_out21";
  attribute XSTLIB of Mmux_RxSpecialCharacter_out11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxSpecialCharacter_out21 : label is "___XLNM___61___Mmux_RxSpecialCharacter_out21";
  attribute XSTLIB of Mmux_RxSpecialCharacter_out21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxSpecialCharacter_phy_i11 : label is "___XLNM___60___Mmux_TxSpecialCharacter_phy_i21";
  attribute XSTLIB of Mmux_TxSpecialCharacter_phy_i11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxSpecialCharacter_phy_i21 : label is "___XLNM___60___Mmux_TxSpecialCharacter_phy_i21";
  attribute XSTLIB of Mmux_TxSpecialCharacter_phy_i21 : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_DelayCount[9]_equal_15_o<9>\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_DelayCount[9]_equal_15_o<9>_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of PWR_16_o_PWR_16_o_AND_5_o1 : label is "___XLNM___45___PWR_16_o_PWR_16_o_AND_5_o1";
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_5_o1 : label is std.standard.true;
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_5_o21 : label is std.standard.true;
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_5_o22 : label is std.standard.true;
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_5_o23 : label is std.standard.true;
  attribute PK_HLUTNM of PWR_16_o_PWR_16_o_AND_7_o1 : label is "___XLNM___45___PWR_16_o_PWR_16_o_AND_5_o1";
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_7_o1 : label is std.standard.true;
  attribute PK_HLUTNM of PWR_16_o_PWR_16_o_AND_9_o1 : label is "___XLNM___67___PWR_16_o_PWR_16_o_AND_9_o1";
  attribute XSTLIB of PWR_16_o_PWR_16_o_AND_9_o1 : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_PWR_16_o_select_66_OUT<10>\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_PWR_16_o_select_66_OUT<10>_SW0\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_PWR_16_o_select_66_OUT<11>\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_PWR_16_o_select_66_OUT<11>_SW0\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxAckCount[2]_select_75_OUT<0>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxAckCount[2]_select_75_OUT<1>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxAckCount[2]_select_75_OUT<2>\ : label is std.standard.true;
  attribute PK_HLUTNM of \PWR_16_o_RxAckCount[2]_select_75_OUT<2>_SW0\ : label is "___XLNM___67___PWR_16_o_PWR_16_o_AND_9_o1";
  attribute XSTLIB of \PWR_16_o_RxAckCount[2]_select_75_OUT<2>_SW0\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>3\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<10>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<10>1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<10>2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<11>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<12>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<13>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<14>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<1>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<2>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<3>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<4>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<5>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<6>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<7>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<8>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_16_o_SyncCount[13]_select_74_OUT<9>1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_valid_data_RnM : label is "FDC";
  attribute XSTLIB of rx_valid_data_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Reset_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of Reset_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of Reset_inv1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCount_0 : label is "FDE";
  attribute XSTLIB of RxAckCount_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCount_1 : label is "FDE";
  attribute XSTLIB of RxAckCount_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCount_2 : label is "FDE";
  attribute XSTLIB of RxAckCount_2 : label is std.standard.true;
  attribute PK_HLUTNM of \RxLossOfSync<0>1\ : label is "___XLNM___52___RxLossOfSync<0>1";
  attribute XSTLIB of \RxLossOfSync<0>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxLossOfSync<1>1\ : label is "___XLNM___51___RxLossOfSync<1>1";
  attribute XSTLIB of \RxLossOfSync<1>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o1\ : label is "___XLNM___52___RxLossOfSync<0>1";
  attribute XSTLIB of \RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o1\ : label is "___XLNM___51___RxLossOfSync<1>1";
  attribute XSTLIB of \RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxLossOfSyncRegistered1_0 : label is "FDC";
  attribute XSTLIB of RxLossOfSyncRegistered1_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxLossOfSyncRegistered1_1 : label is "FDC";
  attribute XSTLIB of RxLossOfSyncRegistered1_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxLossOfSyncRegistered_0 : label is "FDC";
  attribute XSTLIB of RxLossOfSyncRegistered_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxLossOfSyncRegistered_1 : label is "FDC";
  attribute XSTLIB of RxLossOfSyncRegistered_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncAckPatternMatch : label is "FDC";
  attribute XSTLIB of SyncAckPatternMatch : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_0 : label is "FDC";
  attribute XSTLIB of SyncCount_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_1 : label is "FDC";
  attribute XSTLIB of SyncCount_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_10 : label is "FDC";
  attribute XSTLIB of SyncCount_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_11 : label is "FDC";
  attribute XSTLIB of SyncCount_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_12 : label is "FDC";
  attribute XSTLIB of SyncCount_12 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_13 : label is "FDC";
  attribute XSTLIB of SyncCount_13 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_2 : label is "FDC";
  attribute XSTLIB of SyncCount_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_3 : label is "FDC";
  attribute XSTLIB of SyncCount_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_4 : label is "FDC";
  attribute XSTLIB of SyncCount_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_5 : label is "FDC";
  attribute XSTLIB of SyncCount_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_6 : label is "FDC";
  attribute XSTLIB of SyncCount_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_7 : label is "FDC";
  attribute XSTLIB of SyncCount_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_8 : label is "FDC";
  attribute XSTLIB of SyncCount_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncCount_9 : label is "FDC";
  attribute XSTLIB of SyncCount_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncPatternMatch : label is "FDC";
  attribute XSTLIB of SyncPatternMatch : label is std.standard.true;
  attribute PK_HLUTNM of SyncPatternMatch_SyncAckPatternMatch_OR_47_o1 : label is "___XLNM___53___SyncPatternMatch_SyncAckPatternMatch_OR_47_o1";
  attribute XSTLIB of SyncPatternMatch_SyncAckPatternMatch_OR_47_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SyncPatternReInit : label is "FDC";
  attribute XSTLIB of SyncPatternReInit : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of \_n0248_inv1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iLinkUp : label is "FDC";
  attribute XSTLIB of iLinkUp : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd1 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd10 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd10 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd10-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd10-In_SW0\ : label is "___XLNM___46___link_init_state_FSM_FFd10-In_SW0";
  attribute XSTLIB of \link_init_state_FSM_FFd10-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd11 : label is "FDP";
  attribute XSTLIB of link_init_state_FSM_FFd11 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd11-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd2 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd2-In\ : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd2-In121\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd2-In_SW1\ : label is "___XLNM___46___link_init_state_FSM_FFd10-In_SW0";
  attribute XSTLIB of \link_init_state_FSM_FFd2-In_SW1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd3 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd3 : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd3-In1\ : label is "___XLNM___36___link_init_state_FSM_FFd4-In1";
  attribute XSTLIB of \link_init_state_FSM_FFd3-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd4 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd4 : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd4-In1\ : label is "___XLNM___36___link_init_state_FSM_FFd4-In1";
  attribute XSTLIB of \link_init_state_FSM_FFd4-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd5 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd5 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd5-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd6 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd6 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd6-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd6-In_SW1\ : label is "___XLNM___62___link_init_state_GND_48_o_GND_48_o_OR_101_o1";
  attribute XSTLIB of \link_init_state_FSM_FFd6-In_SW1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd7 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd7 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd7-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd7-In_SW0\ : label is "___XLNM___53___SyncPatternMatch_SyncAckPatternMatch_OR_47_o1";
  attribute XSTLIB of \link_init_state_FSM_FFd7-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd8 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd8 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_FSM_FFd8-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd8-In_SW0\ : label is "___XLNM___63___link_init_state_link_init_state[1]1";
  attribute XSTLIB of \link_init_state_FSM_FFd8-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of link_init_state_FSM_FFd9 : label is "FDC";
  attribute XSTLIB of link_init_state_FSM_FFd9 : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_FSM_FFd9-In1\ : label is "___XLNM___66___link_init_state_FSM_FFd9-In1";
  attribute XSTLIB of \link_init_state_FSM_FFd9-In1\ : label is std.standard.true;
  attribute PK_HLUTNM of link_init_state_GND_48_o_GND_48_o_OR_101_o1 : label is "___XLNM___62___link_init_state_GND_48_o_GND_48_o_OR_101_o1";
  attribute XSTLIB of link_init_state_GND_48_o_GND_48_o_OR_101_o1 : label is std.standard.true;
  attribute XSTLIB of link_init_state_GND_48_o_INV_38_o : label is std.standard.true;
  attribute PK_HLUTNM of link_init_state_GND_48_o_INV_38_o_SW0 : label is "___XLNM___50___link_init_state__n0289_SW0";
  attribute XSTLIB of link_init_state_GND_48_o_INV_38_o_SW0 : label is std.standard.true;
  attribute XSTLIB of link_init_state_GND_48_o_LinkInitStart_MUX_110_o1 : label is std.standard.true;
  attribute XSTLIB of \link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<0>\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<0>_SW0\ : label is "___XLNM___49___link_init_state_link_init_state[0]1";
  attribute XSTLIB of \link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<0>_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<2>1\ : label is "___XLNM___48___link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<2>1";
  attribute XSTLIB of \link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<2>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state__n02661\ : label is "___XLNM___48___link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<2>1";
  attribute XSTLIB of \link_init_state__n02661\ : label is std.standard.true;
  attribute XSTLIB of \link_init_state__n02691\ : label is std.standard.true;
  attribute XSTLIB of \link_init_state__n0289\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state__n0289_SW0\ : label is "___XLNM___50___link_init_state__n0289_SW0";
  attribute XSTLIB of \link_init_state__n0289_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_link_init_state[0]1\ : label is "___XLNM___49___link_init_state_link_init_state[0]1";
  attribute XSTLIB of \link_init_state_link_init_state[0]1\ : label is std.standard.true;
  attribute PK_HLUTNM of \link_init_state_link_init_state[1]1\ : label is "___XLNM___63___link_init_state_link_init_state[1]1";
  attribute XSTLIB of \link_init_state_link_init_state[1]1\ : label is std.standard.true;
  attribute PK_HLUTNM of mux1011 : label is "___XLNM___57___mux711";
  attribute XSTLIB of mux1011 : label is std.standard.true;
  attribute PK_HLUTNM of mux11111 : label is "___XLNM___54___mux1112";
  attribute XSTLIB of mux11111 : label is std.standard.true;
  attribute PK_HLUTNM of mux1112 : label is "___XLNM___54___mux1112";
  attribute XSTLIB of mux1112 : label is std.standard.true;
  attribute PK_HLUTNM of mux1211 : label is "___XLNM___56___mux1211";
  attribute XSTLIB of mux1211 : label is std.standard.true;
  attribute PK_HLUTNM of mux1311 : label is "___XLNM___56___mux1211";
  attribute XSTLIB of mux1311 : label is std.standard.true;
  attribute PK_HLUTNM of mux1411 : label is "___XLNM___55___mux1411";
  attribute XSTLIB of mux1411 : label is std.standard.true;
  attribute PK_HLUTNM of mux1511 : label is "___XLNM___55___mux1411";
  attribute XSTLIB of mux1511 : label is std.standard.true;
  attribute PK_HLUTNM of mux161 : label is "___XLNM___65___mux161";
  attribute XSTLIB of mux161 : label is std.standard.true;
  attribute PK_HLUTNM of mux211 : label is "___XLNM___58___mux211";
  attribute XSTLIB of mux211 : label is std.standard.true;
  attribute PK_HLUTNM of mux311 : label is "___XLNM___65___mux161";
  attribute XSTLIB of mux311 : label is std.standard.true;
  attribute PK_HLUTNM of mux411 : label is "___XLNM___59___mux411";
  attribute XSTLIB of mux411 : label is std.standard.true;
  attribute PK_HLUTNM of mux511 : label is "___XLNM___64___mux511";
  attribute XSTLIB of mux511 : label is std.standard.true;
  attribute PK_HLUTNM of mux611 : label is "___XLNM___59___mux411";
  attribute XSTLIB of mux611 : label is std.standard.true;
  attribute PK_HLUTNM of mux711 : label is "___XLNM___57___mux711";
  attribute XSTLIB of mux711 : label is std.standard.true;
  attribute PK_HLUTNM of mux811 : label is "___XLNM___64___mux511";
  attribute XSTLIB of mux811 : label is std.standard.true;
  attribute PK_HLUTNM of mux911 : label is "___XLNM___58___mux211";
  attribute XSTLIB of mux911 : label is std.standard.true;
  attribute XSTLIB of n00631 : label is std.standard.true;
begin
  EnableMCommaAlign_phy <= \^enablepcommaalign_phy\;
  EnablePCommaAlign_phy <= \^enablepcommaalign_phy\;
  LOS_Clock100MHz_out <= \^los_clock100mhz\;
  LinkUp_Status <= \^ilinkup\;
  \^ila_data\(16 downto 15) <= RXDISPERR_phy(1 downto 0);
  \^ila_data\(14 downto 13) <= RxNotInTable_phy(1 downto 0);
  ila_data(127) <= \^ila_data\(17);
  ila_data(126) <= \^ila_data\(17);
  ila_data(125) <= \^ila_data\(17);
  ila_data(124) <= \^ila_data\(17);
  ila_data(123) <= \^ila_data\(17);
  ila_data(122) <= \^ila_data\(17);
  ila_data(121) <= \^ila_data\(17);
  ila_data(120) <= \^ila_data\(17);
  ila_data(119) <= \^ila_data\(17);
  ila_data(118) <= \^ila_data\(17);
  ila_data(117) <= \^ila_data\(17);
  ila_data(116) <= \^ila_data\(17);
  ila_data(115) <= \^ila_data\(17);
  ila_data(114) <= \^ila_data\(17);
  ila_data(113) <= \^ila_data\(17);
  ila_data(112) <= \^ila_data\(17);
  ila_data(111) <= \^ila_data\(17);
  ila_data(110) <= \^ila_data\(17);
  ila_data(109) <= \^ila_data\(17);
  ila_data(108) <= \^ila_data\(17);
  ila_data(107) <= \^ila_data\(17);
  ila_data(106) <= \^ila_data\(17);
  ila_data(105) <= \^ila_data\(17);
  ila_data(104) <= \^ila_data\(17);
  ila_data(103) <= \^ila_data\(17);
  ila_data(102) <= \^ila_data\(17);
  ila_data(101) <= \^ila_data\(17);
  ila_data(100) <= \^ila_data\(17);
  ila_data(99) <= \^ila_data\(17);
  ila_data(98) <= \^ila_data\(17);
  ila_data(97) <= \^ila_data\(17);
  ila_data(96) <= \^ila_data\(17);
  ila_data(95) <= \^ila_data\(17);
  ila_data(94) <= \^ila_data\(17);
  ila_data(93) <= \^ila_data\(17);
  ila_data(92) <= \^ila_data\(17);
  ila_data(91) <= \^ila_data\(17);
  ila_data(90) <= \^ila_data\(17);
  ila_data(89) <= \^ila_data\(17);
  ila_data(88) <= \^ila_data\(17);
  ila_data(87) <= \^ila_data\(17);
  ila_data(86) <= \^ila_data\(17);
  ila_data(85) <= \^ila_data\(17);
  ila_data(84) <= \^ila_data\(17);
  ila_data(83) <= \^ila_data\(17);
  ila_data(82) <= \^ila_data\(17);
  ila_data(81) <= \^ila_data\(17);
  ila_data(80) <= \^ila_data\(17);
  ila_data(79) <= \^ila_data\(17);
  ila_data(78) <= \^ila_data\(17);
  ila_data(77) <= \^ila_data\(17);
  ila_data(76) <= \^ila_data\(17);
  ila_data(75) <= \^ila_data\(17);
  ila_data(74) <= \^ila_data\(17);
  ila_data(73) <= \^ila_data\(17);
  ila_data(72) <= \^ila_data\(17);
  ila_data(71) <= \^ila_data\(17);
  ila_data(70) <= \^ila_data\(17);
  ila_data(69) <= \^ila_data\(17);
  ila_data(68) <= \^ila_data\(17);
  ila_data(67) <= \^ila_data\(17);
  ila_data(66) <= \^ila_data\(17);
  ila_data(65) <= \^ila_data\(17);
  ila_data(64) <= \^ila_data\(17);
  ila_data(63) <= \^ila_data\(17);
  ila_data(62) <= \^ila_data\(17);
  ila_data(61) <= \^ila_data\(17);
  ila_data(60) <= \^ila_data\(17);
  ila_data(59) <= \^ila_data\(17);
  ila_data(58) <= \^ila_data\(17);
  ila_data(57) <= \^ila_data\(17);
  ila_data(56) <= \^ila_data\(17);
  ila_data(55) <= \^ila_data\(17);
  ila_data(54) <= \^ila_data\(17);
  ila_data(53) <= \^ila_data\(17);
  ila_data(52) <= \^ila_data\(17);
  ila_data(51) <= \^ila_data\(17);
  ila_data(50) <= \^ila_data\(17);
  ila_data(49) <= \^ila_data\(17);
  ila_data(48) <= \^ila_data\(17);
  ila_data(47) <= \^ila_data\(17);
  ila_data(46) <= \^ila_data\(17);
  ila_data(45) <= \^ila_data\(17);
  ila_data(44) <= \^ila_data\(17);
  ila_data(43) <= \^ila_data\(17);
  ila_data(42) <= \^ila_data\(17);
  ila_data(41) <= \^ila_data\(17);
  ila_data(40) <= \^ila_data\(17);
  ila_data(39) <= \^ila_data\(17);
  ila_data(38) <= \^ila_data\(17);
  ila_data(37) <= \^ila_data\(17);
  ila_data(36) <= \^ila_data\(17);
  ila_data(35) <= \^ila_data\(17);
  ila_data(34) <= \^ila_data\(17);
  ila_data(33) <= \^ila_data\(17);
  ila_data(32) <= \^ila_data\(17);
  ila_data(31) <= \^ila_data\(17);
  ila_data(30) <= \^ila_data\(17);
  ila_data(29) <= \^ila_data\(17);
  ila_data(28) <= \^ila_data\(17);
  ila_data(27) <= \^ila_data\(17);
  ila_data(26) <= \^ila_data\(17);
  ila_data(25) <= \^ila_data\(17);
  ila_data(24) <= \^ila_data\(17);
  ila_data(23) <= \^ila_data\(17);
  ila_data(22) <= \^ila_data\(17);
  ila_data(21) <= \^ila_data\(17);
  ila_data(20) <= \^ila_data\(17);
  ila_data(19) <= \^ila_data\(17);
  ila_data(18) <= \^ila_data\(17);
  ila_data(17 downto 13) <= \^ila_data\(17 downto 13);
  ila_data(12) <= \^idlepatternmatch\;
  ila_data(11) <= \^syncackpatternmatch\;
  ila_data(10) <= \^syncpatternmatch\;
  ila_data(9) <= \^link_init_state_fsm_ffd10\;
  ila_data(8) <= \^ila_data\(8);
  ila_data(7) <= \^link_init_state_fsm_ffd3\;
  ila_data(6) <= \^link_init_state_fsm_ffd4\;
  ila_data(5) <= \^link_init_state_fsm_ffd5\;
  ila_data(4) <= \^link_init_state_fsm_ffd6\;
  ila_data(3) <= \^link_init_state_fsm_ffd7\;
  ila_data(2) <= \^link_init_state_fsm_ffd8\;
  ila_data(1 downto 0) <= \^ila_data\(1 downto 0);
  PhyError <= 'Z';
  RXRESET <= 'Z';
  TXRESET <= 'Z';
  TxDisable <= 'Z';
CommaAlignmentEnable: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => GND_48_o_GND_48_o_OR_101_o,
      Q => \^commaalignmentenable\
    );
DelayCount_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount,
      Q => DelayCount(0)
    );
DelayCount_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount1,
      Q => DelayCount(1)
    );
DelayCount_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount2,
      Q => DelayCount(2)
    );
DelayCount_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount3,
      Q => DelayCount(3)
    );
DelayCount_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount4,
      Q => DelayCount(4)
    );
DelayCount_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount5,
      Q => DelayCount(5)
    );
DelayCount_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount6,
      Q => DelayCount(6)
    );
DelayCount_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount7,
      Q => DelayCount(7)
    );
DelayCount_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount8,
      Q => DelayCount(8)
    );
DelayCount_9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => \_n0248_inv\,
      CLR => Reset,
      D => Mcount_DelayCount9,
      Q => DelayCount(9)
    );
enablepcommaalign_phy_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^commaalignmentenable\,
      Q => \^enablepcommaalign_phy\
    );
IdlePatternMatch: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_PWR_16_o_AND_9_o,
      Q => \^idlepatternmatch\
    );
InitTimeout_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(0),
      Q => InitTimeout(0)
    );
InitTimeout_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(1),
      Q => InitTimeout(1)
    );
InitTimeout_10: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(10),
      Q => InitTimeout(10)
    );
InitTimeout_11: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(11),
      Q => InitTimeout(11)
    );
InitTimeout_12: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(12),
      Q => InitTimeout(12)
    );
InitTimeout_13: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(13),
      Q => InitTimeout(13)
    );
InitTimeout_14: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(14),
      Q => InitTimeout(14)
    );
InitTimeout_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(2),
      Q => InitTimeout(2)
    );
InitTimeout_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(3),
      Q => InitTimeout(3)
    );
InitTimeout_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(4),
      Q => InitTimeout(4)
    );
InitTimeout_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(5),
      Q => InitTimeout(5)
    );
InitTimeout_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(6),
      Q => InitTimeout(6)
    );
InitTimeout_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(7),
      Q => InitTimeout(7)
    );
InitTimeout_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(8),
      Q => InitTimeout(8)
    );
InitTimeout_9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_GND_48_o_mux_79_OUT(9),
      Q => InitTimeout(9)
    );
InitTxData_0: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => PWR_16_o_PWR_16_o_select_66_OUT(0),
      PRE => Reset,
      Q => InitTxData(0)
    );
InitTxData_1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => PWR_16_o_PWR_16_o_select_66_OUT(10),
      PRE => Reset,
      Q => InitTxData(1)
    );
InitTxData_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_PWR_16_o_select_66_OUT(2),
      Q => InitTxData(2)
    );
InitTxData_3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => PWR_16_o_PWR_16_o_select_66_OUT(11),
      PRE => Reset,
      Q => InitTxData(3)
    );
InitTxData_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^ila_data\(8),
      Q => InitTxData(8)
    );
LOS_Clock100MHz: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => LOS,
      Q => \^los_clock100mhz\
    );
LossSyncReInit: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => GND_48_o_GND_48_o_MUX_75_o,
      Q => \^losssyncreinit\
    );
\Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(3 downto 0),
      CYINIT => \^ila_data\(17),
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => '1',
      O(3 downto 0) => \InitTimeout[14]_GND_48_o_add_28_OUT\(3 downto 0),
      S(3 downto 1) => InitTimeout(3 downto 1),
      S(0) => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut\(0)
    );
\Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(11),
      CO(3 downto 2) => \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1 downto 0) => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(13 downto 12),
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3) => \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => \InitTimeout[14]_GND_48_o_add_28_OUT\(14 downto 12),
      S(3) => \NLW_Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<12>_CARRY4_S_UNCONNECTED\(3),
      S(2 downto 0) => InitTimeout(14 downto 12)
    );
\Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(3),
      CO(3 downto 0) => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3 downto 0) => \InitTimeout[14]_GND_48_o_add_28_OUT\(7 downto 4),
      S(3 downto 0) => InitTimeout(7 downto 4)
    );
\Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(7),
      CO(3 downto 0) => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_cy\(11 downto 8),
      CYINIT => '0',
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3 downto 0) => \InitTimeout[14]_GND_48_o_add_28_OUT\(11 downto 8),
      S(3 downto 0) => InitTimeout(11 downto 8)
    );
\Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => InitTimeout(0),
      O => \Madd_InitTimeout[14]_GND_48_o_add_28_OUT_lut\(0)
    );
\Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(3 downto 0),
      CYINIT => \^ila_data\(17),
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => '1',
      O(3 downto 0) => \SyncCount[13]_GND_48_o_add_31_OUT\(3 downto 0),
      S(3 downto 1) => SyncCount(3 downto 1),
      S(0) => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut\(0)
    );
\Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(11),
      CO(3 downto 1) => \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(12),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \^ila_data\(17),
      O(3 downto 2) => \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \SyncCount[13]_GND_48_o_add_31_OUT\(13 downto 12),
      S(3 downto 2) => \NLW_Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<12>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => SyncCount(13 downto 12)
    );
\Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(3),
      CO(3 downto 0) => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3 downto 0) => \SyncCount[13]_GND_48_o_add_31_OUT\(7 downto 4),
      S(3 downto 0) => SyncCount(7 downto 4)
    );
\Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(7),
      CO(3 downto 0) => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_cy\(11 downto 8),
      CYINIT => '0',
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3 downto 0) => \SyncCount[13]_GND_48_o_add_31_OUT\(11 downto 8),
      S(3 downto 0) => SyncCount(11 downto 8)
    );
\Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SyncCount(0),
      O => \Madd_SyncCount[13]_GND_48_o_add_31_OUT_lut\(0)
    );
\Mcount_DelayCount_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_DelayCount_cy(3 downto 0),
      CYINIT => \^ilinkup\,
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3) => Mcount_DelayCount3,
      O(2) => Mcount_DelayCount2,
      O(1) => Mcount_DelayCount1,
      O(0) => Mcount_DelayCount,
      S(3 downto 0) => Mcount_DelayCount_lut(3 downto 0)
    );
\Mcount_DelayCount_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_DelayCount_cy(3),
      CO(3 downto 0) => Mcount_DelayCount_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data\(17),
      DI(2) => \^ila_data\(17),
      DI(1) => \^ila_data\(17),
      DI(0) => \^ila_data\(17),
      O(3) => Mcount_DelayCount7,
      O(2) => Mcount_DelayCount6,
      O(1) => Mcount_DelayCount5,
      O(0) => Mcount_DelayCount4,
      S(3 downto 0) => Mcount_DelayCount_lut(7 downto 4)
    );
\Mcount_DelayCount_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_DelayCount_cy(7),
      CO(3 downto 1) => \NLW_Mcount_DelayCount_cy<8>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_DelayCount_cy(8),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_DelayCount_cy<8>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \^ila_data\(17),
      O(3 downto 2) => \NLW_Mcount_DelayCount_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => Mcount_DelayCount9,
      O(0) => Mcount_DelayCount8,
      S(3 downto 2) => \NLW_Mcount_DelayCount_cy<8>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => Mcount_DelayCount_lut(9 downto 8)
    );
\Mcount_DelayCount_lut<0>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(0),
      O => Mcount_DelayCount_lut(0)
    );
\Mcount_DelayCount_lut<1>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(1),
      O => Mcount_DelayCount_lut(1)
    );
\Mcount_DelayCount_lut<2>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(2),
      O => Mcount_DelayCount_lut(2)
    );
\Mcount_DelayCount_lut<3>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(3),
      O => Mcount_DelayCount_lut(3)
    );
\Mcount_DelayCount_lut<4>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(4),
      O => Mcount_DelayCount_lut(4)
    );
\Mcount_DelayCount_lut<5>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => DelayCount(5),
      O => Mcount_DelayCount_lut(5)
    );
\Mcount_DelayCount_lut<6>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DelayCount(6),
      I1 => \^ilinkup\,
      O => Mcount_DelayCount_lut(6)
    );
\Mcount_DelayCount_lut<7>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DelayCount(7),
      I1 => \^ilinkup\,
      O => Mcount_DelayCount_lut(7)
    );
\Mcount_DelayCount_lut<8>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DelayCount(8),
      I1 => \^ilinkup\,
      O => Mcount_DelayCount_lut(8)
    );
\Mcount_DelayCount_lut<9>\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DelayCount(9),
      I1 => \^ilinkup\,
      O => Mcount_DelayCount_lut(9)
    );
Mmux_GND_48_o_GND_48_o_MUX_73_o11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => \PWR_16_o_DelayCount[9]_equal_15_o\,
      I2 => \^syncpatternmatch\,
      O => GND_48_o_GND_48_o_MUX_73_o
    );
Mmux_GND_48_o_GND_48_o_MUX_75_o11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => \PWR_16_o_DelayCount[9]_equal_15_o\,
      I2 => RxLossOfSyncRegistered(0),
      I3 => RxLossOfSyncRegistered(1),
      O => GND_48_o_GND_48_o_MUX_75_o
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(4),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(4),
      O => PWR_16_o_GND_48_o_mux_79_OUT(4)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(0),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(0),
      O => PWR_16_o_GND_48_o_mux_79_OUT(0)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(5),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(5),
      O => PWR_16_o_GND_48_o_mux_79_OUT(5)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(6),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(6),
      O => PWR_16_o_GND_48_o_mux_79_OUT(6)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(7),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(7),
      O => PWR_16_o_GND_48_o_mux_79_OUT(7)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(8),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(8),
      O => PWR_16_o_GND_48_o_mux_79_OUT(8)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(9),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(9),
      O => PWR_16_o_GND_48_o_mux_79_OUT(9)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(10),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(10),
      O => PWR_16_o_GND_48_o_mux_79_OUT(10)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(11),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(11),
      O => PWR_16_o_GND_48_o_mux_79_OUT(11)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(12),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(12),
      O => PWR_16_o_GND_48_o_mux_79_OUT(12)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(13),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(13),
      O => PWR_16_o_GND_48_o_mux_79_OUT(13)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \InitTimeout[14]_GND_48_o_add_28_OUT\(14),
      I2 => \_n0269\,
      O => PWR_16_o_GND_48_o_mux_79_OUT(14)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(1),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(1),
      O => PWR_16_o_GND_48_o_mux_79_OUT(1)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(2),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(2),
      O => PWR_16_o_GND_48_o_mux_79_OUT(2)
    );
Mmux_PWR_16_o_GND_48_o_mux_79_OUT91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \_n0266\,
      I2 => InitTimeout(3),
      I3 => \_n0269\,
      I4 => \InitTimeout[14]_GND_48_o_add_28_OUT\(3),
      O => PWR_16_o_GND_48_o_mux_79_OUT(3)
    );
Mmux_RxData_out101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => RxData_phy(11),
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(3)
    );
Mmux_RxData_out11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(8),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(0)
    );
Mmux_RxData_out111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(12),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(4)
    );
Mmux_RxData_out121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(13),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(5)
    );
Mmux_RxData_out131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(14),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(6)
    );
Mmux_RxData_out141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(15),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(7)
    );
Mmux_RxData_out151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(0),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(8)
    );
Mmux_RxData_out161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(1),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(9)
    );
Mmux_RxData_out21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(2),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(10)
    );
Mmux_RxData_out31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => RxData_phy(3),
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(11)
    );
Mmux_RxData_out41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(4),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(12)
    );
Mmux_RxData_out51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(5),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(13)
    );
Mmux_RxData_out61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => RxSpecialCharacter_phy(1),
      I1 => RxSpecialCharacter_phy(0),
      I2 => RxData_phy(6),
      I3 => \^ilinkup\,
      O => RxData_out(14)
    );
Mmux_RxData_out71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(7),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(15)
    );
Mmux_RxData_out81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(9),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(1)
    );
Mmux_RxData_out91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RxData_phy(10),
      I1 => \^ilinkup\,
      I2 => RxSpecialCharacter_phy(0),
      I3 => RxSpecialCharacter_phy(1),
      O => RxData_out(2)
    );
Mmux_RxSpecialCharacter_out11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RxSpecialCharacter_phy(1),
      I1 => \^ilinkup\,
      O => RxSpecialCharacter_out(0)
    );
Mmux_RxSpecialCharacter_out21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RxSpecialCharacter_phy(0),
      I1 => \^ilinkup\,
      O => RxSpecialCharacter_out(1)
    );
Mmux_TxSpecialCharacter_phy_i11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TxSpecialCharacter_in(0),
      I1 => \^ilinkup\,
      O => TxSpecialCharacter_phy(1)
    );
Mmux_TxSpecialCharacter_phy_i21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TxSpecialCharacter_in(1),
      I1 => \^ilinkup\,
      O => TxSpecialCharacter_phy(0)
    );
\PWR_16_o_DelayCount[9]_equal_15_o<9>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => DelayCount(0),
      I1 => DelayCount(1),
      I2 => DelayCount(2),
      I3 => DelayCount(3),
      I4 => DelayCount(4),
      I5 => N01,
      O => \PWR_16_o_DelayCount[9]_equal_15_o\
    );
\PWR_16_o_DelayCount[9]_equal_15_o<9>_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => DelayCount(5),
      I1 => DelayCount(6),
      I2 => DelayCount(7),
      I3 => DelayCount(8),
      I4 => DelayCount(9),
      O => N01
    );
PWR_16_o_PWR_16_o_AND_5_o1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RxData_phy(10),
      I1 => RxData_phy(8),
      I2 => PWR_16_o_PWR_16_o_AND_5_o2,
      O => PWR_16_o_PWR_16_o_AND_5_o
    );
PWR_16_o_PWR_16_o_AND_5_o21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RxData_phy(14),
      I1 => RxData_phy(12),
      I2 => RxData_phy(13),
      I3 => RxData_phy(9),
      I4 => RxSpecialCharacter_phy(0),
      I5 => RxSpecialCharacter_phy(1),
      O => \^pwr_16_o_pwr_16_o_and_5_o21\
    );
PWR_16_o_PWR_16_o_AND_5_o22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RxData_phy(7),
      I1 => RxData_phy(5),
      I2 => RxData_phy(4),
      I3 => RxData_phy(2),
      I4 => RxData_phy(15),
      I5 => \^pwr_16_o_pwr_16_o_and_5_o21\,
      O => \^pwr_16_o_pwr_16_o_and_5_o22\
    );
PWR_16_o_PWR_16_o_AND_5_o23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => RxData_phy(6),
      I1 => RxData_phy(1),
      I2 => RxData_phy(3),
      I3 => RxData_phy(11),
      I4 => RxData_phy(0),
      I5 => \^pwr_16_o_pwr_16_o_and_5_o22\,
      O => PWR_16_o_PWR_16_o_AND_5_o2
    );
PWR_16_o_PWR_16_o_AND_7_o1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RxData_phy(8),
      I1 => RxData_phy(10),
      I2 => PWR_16_o_PWR_16_o_AND_5_o2,
      O => PWR_16_o_PWR_16_o_AND_7_o
    );
PWR_16_o_PWR_16_o_AND_9_o1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\,
      I1 => RxSpecialCharacter_phy(0),
      I2 => RxSpecialCharacter_phy(1),
      O => PWR_16_o_PWR_16_o_AND_9_o
    );
\PWR_16_o_PWR_16_o_select_66_OUT<10>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd5\,
      I1 => \^link_init_state_fsm_ffd6\,
      I2 => \^link_init_state_fsm_ffd10\,
      I3 => \^link_init_state_fsm_ffd8\,
      I4 => \^link_init_state_fsm_ffd9\,
      I5 => N2,
      O => PWR_16_o_PWR_16_o_select_66_OUT(10)
    );
\PWR_16_o_PWR_16_o_select_66_OUT<10>_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd11\,
      I1 => \^link_init_state_fsm_ffd4\,
      I2 => \^link_init_state_fsm_ffd1\,
      I3 => \^link_init_state_fsm_ffd2\,
      I4 => \^link_init_state_fsm_ffd3\,
      I5 => \^link_init_state_fsm_ffd7\,
      O => N2
    );
\PWR_16_o_PWR_16_o_select_66_OUT<11>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd5\,
      I1 => \^link_init_state_fsm_ffd6\,
      I2 => \^link_init_state_fsm_ffd10\,
      I3 => \^link_init_state_fsm_ffd8\,
      I4 => \^link_init_state_fsm_ffd9\,
      I5 => N4,
      O => PWR_16_o_PWR_16_o_select_66_OUT(11)
    );
\PWR_16_o_PWR_16_o_select_66_OUT<11>_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd11\,
      I1 => \^link_init_state_fsm_ffd4\,
      I2 => \^link_init_state_fsm_ffd3\,
      I3 => \^link_init_state_fsm_ffd7\,
      O => N4
    );
\PWR_16_o_RxAckCount[2]_select_75_OUT<0>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCBCBC88"
    )
        port map (
      I0 => \_n0289\,
      I1 => RxAckCount(0),
      I2 => \^syncackpatternmatch\,
      I3 => \^link_init_state_fsm_ffd5\,
      I4 => \^link_init_state_fsm_ffd4\,
      O => \PWR_16_o_RxAckCount[2]_select_75_OUT\(0)
    );
\PWR_16_o_RxAckCount[2]_select_75_OUT<1>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCCBCCCBCCC8888"
    )
        port map (
      I0 => \_n0289\,
      I1 => RxAckCount(1),
      I2 => RxAckCount(0),
      I3 => \^syncackpatternmatch\,
      I4 => \^link_init_state_fsm_ffd5\,
      I5 => \^link_init_state_fsm_ffd4\,
      O => \PWR_16_o_RxAckCount[2]_select_75_OUT\(1)
    );
\PWR_16_o_RxAckCount[2]_select_75_OUT<2>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCCBCCCBCCC8888"
    )
        port map (
      I0 => \_n0289\,
      I1 => RxAckCount(2),
      I2 => \^syncackpatternmatch\,
      I3 => N20,
      I4 => \^link_init_state_fsm_ffd5\,
      I5 => \^link_init_state_fsm_ffd4\,
      O => \PWR_16_o_RxAckCount[2]_select_75_OUT\(2)
    );
\PWR_16_o_RxAckCount[2]_select_75_OUT<2>_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RxAckCount(1),
      I1 => RxAckCount(0),
      O => N20
    );
\PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RxData_phy(2),
      I1 => RxData_phy(15),
      I2 => RxData_phy(14),
      I3 => RxData_phy(12),
      I4 => RxData_phy(13),
      I5 => RxData_phy(9),
      O => \PWR_16_o_RxData_phy_swapped[15]_equal_10_o\(15)
    );
\PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => RxData_phy(6),
      I1 => RxData_phy(8),
      I2 => RxData_phy(7),
      I3 => RxData_phy(5),
      I4 => RxData_phy(4),
      I5 => \PWR_16_o_RxData_phy_swapped[15]_equal_10_o\(15),
      O => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o<15>1\
    );
\PWR_16_o_RxData_phy_swapped[15]_equal_10_o<15>3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => RxData_phy(1),
      I1 => RxData_phy(3),
      I2 => RxData_phy(11),
      I3 => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o<15>1\,
      I4 => RxData_phy(0),
      I5 => RxData_phy(10),
      O => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<10>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd6\,
      I1 => \^link_init_state_fsm_ffd10\,
      I2 => \^link_init_state_fsm_ffd5\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => SyncPatternMatch_SyncAckPatternMatch_OR_47_o,
      I5 => N12,
      O => \^pwr_16_o_synccount[13]_select_74_out<10>1\
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<10>1_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd9\,
      I1 => \^link_init_state_fsm_ffd11\,
      I2 => \^link_init_state_fsm_ffd4\,
      I3 => \^link_init_state_fsm_ffd1\,
      I4 => \^link_init_state_fsm_ffd2\,
      I5 => \^link_init_state_fsm_ffd3\,
      O => N12
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<10>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(4),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(4),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(4)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<11>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(3),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(3),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(3)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<12>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(2),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(2),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(2)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<13>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(1),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(1),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(1)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<14>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(0),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(0),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(0)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<1>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(13),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(13),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(13)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<2>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(12),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(12),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(12)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<3>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(11),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(11),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(11)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<4>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(10),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(10),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(10)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<5>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(9),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(9),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(9)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<6>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(8),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(8),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(8)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<7>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(7),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(7),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(7)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<8>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(6),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(6),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(6)
    );
\PWR_16_o_SyncCount[13]_select_74_OUT<9>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFC000000"
    )
        port map (
      I0 => SyncCount(5),
      I1 => \^syncackpatternmatch\,
      I2 => \^syncpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => \SyncCount[13]_GND_48_o_add_31_OUT\(5),
      I5 => \^pwr_16_o_synccount[13]_select_74_out<10>1\,
      O => \PWR_16_o_SyncCount[13]_select_74_OUT\(5)
    );
rx_valid_data_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => GND_48_o_INV_38_o,
      Q => RX_VALID_DATA
    );
Reset_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Reset,
      O => Reset_inv
    );
RxAckCount_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => Reset_inv,
      D => \PWR_16_o_RxAckCount[2]_select_75_OUT\(0),
      Q => RxAckCount(0),
      R => '0'
    );
RxAckCount_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => Reset_inv,
      D => \PWR_16_o_RxAckCount[2]_select_75_OUT\(1),
      Q => RxAckCount(1),
      R => '0'
    );
RxAckCount_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => Reset_inv,
      D => \PWR_16_o_RxAckCount[2]_select_75_OUT\(2),
      Q => RxAckCount(2),
      R => '0'
    );
\RxLossOfSync<0>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ila_data\(15),
      I1 => \^ila_data\(13),
      O => RxLossOfSync(0)
    );
\RxLossOfSync<1>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ila_data\(16),
      I1 => \^ila_data\(14),
      O => RxLossOfSync(1)
    );
\RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => RxLossOfSyncRegistered1(0),
      I1 => \^ila_data\(15),
      I2 => \^ila_data\(13),
      O => \RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o\
    );
\RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => RxLossOfSyncRegistered1(1),
      I1 => \^ila_data\(16),
      I2 => \^ila_data\(14),
      O => \RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o\
    );
RxLossOfSyncRegistered1_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => RxLossOfSync(0),
      Q => RxLossOfSyncRegistered1(0)
    );
RxLossOfSyncRegistered1_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => RxLossOfSync(1),
      Q => RxLossOfSyncRegistered1(1)
    );
RxLossOfSyncRegistered_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \RxLossOfSyncRegistered1[0]_RxLossOfSync[0]_AND_13_o\,
      Q => RxLossOfSyncRegistered(0)
    );
RxLossOfSyncRegistered_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \RxLossOfSyncRegistered1[1]_RxLossOfSync[1]_AND_14_o\,
      Q => RxLossOfSyncRegistered(1)
    );
SyncAckPatternMatch: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_PWR_16_o_AND_7_o,
      Q => \^syncackpatternmatch\
    );
SyncCount_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(0),
      Q => SyncCount(0)
    );
SyncCount_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(1),
      Q => SyncCount(1)
    );
SyncCount_10: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(10),
      Q => SyncCount(10)
    );
SyncCount_11: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(11),
      Q => SyncCount(11)
    );
SyncCount_12: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(12),
      Q => SyncCount(12)
    );
SyncCount_13: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(13),
      Q => SyncCount(13)
    );
SyncCount_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(2),
      Q => SyncCount(2)
    );
SyncCount_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(3),
      Q => SyncCount(3)
    );
SyncCount_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(4),
      Q => SyncCount(4)
    );
SyncCount_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(5),
      Q => SyncCount(5)
    );
SyncCount_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(6),
      Q => SyncCount(6)
    );
SyncCount_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(7),
      Q => SyncCount(7)
    );
SyncCount_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(8),
      Q => SyncCount(8)
    );
SyncCount_9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \PWR_16_o_SyncCount[13]_select_74_OUT\(9),
      Q => SyncCount(9)
    );
SyncPatternMatch: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => PWR_16_o_PWR_16_o_AND_5_o,
      Q => \^syncpatternmatch\
    );
SyncPatternMatch_SyncAckPatternMatch_OR_47_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^syncpatternmatch\,
      I1 => \^syncackpatternmatch\,
      O => SyncPatternMatch_SyncAckPatternMatch_OR_47_o
    );
SyncPatternReInit: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => GND_48_o_GND_48_o_MUX_73_o,
      Q => \^syncpatternreinit\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^ila_data\(17)
    );
\_n0248_inv1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => \PWR_16_o_DelayCount[9]_equal_15_o\,
      O => \_n0248_inv\
    );
iLinkUp: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => GND_48_o_LinkInitStart_MUX_110_o,
      Q => \^ilinkup\
    );
link_init_state_FSM_FFd1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \link_init_state_FSM_FFd1-In\,
      Q => \^link_init_state_fsm_ffd1\
    );
\link_init_state_FSM_FFd1-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd2\,
      I1 => InitTimeout(14),
      I2 => \^los_clock100mhz\,
      I3 => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\,
      I4 => RxSpecialCharacter_phy(0),
      I5 => RxSpecialCharacter_phy(1),
      O => \link_init_state_FSM_FFd1-In\
    );
link_init_state_FSM_FFd10: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^link_init_state_fsm_ffd10-in\,
      Q => \^link_init_state_fsm_ffd10\
    );
\link_init_state_FSM_FFd10-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011111111"
    )
        port map (
      I0 => \^los_clock100mhz\,
      I1 => InitTimeout(14),
      I2 => \^losssyncreinit\,
      I3 => \^link_init_state_fsm_ffd10\,
      I4 => \^syncpatternreinit\,
      I5 => N22,
      O => \^link_init_state_fsm_ffd10-in\
    );
\link_init_state_FSM_FFd10-In_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd1\,
      I1 => RxSpecialCharacter_phy(1),
      I2 => RxSpecialCharacter_phy(0),
      I3 => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\,
      O => N22
    );
link_init_state_FSM_FFd11: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      D => \link_init_state_FSM_FFd11-In\,
      PRE => Reset,
      Q => \^link_init_state_fsm_ffd11\
    );
\link_init_state_FSM_FFd11-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd10\,
      I1 => \^losssyncreinit\,
      I2 => \^syncpatternreinit\,
      I3 => \^los_clock100mhz\,
      I4 => InitTimeout(14),
      O => \link_init_state_FSM_FFd11-In\
    );
link_init_state_FSM_FFd2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^link_init_state_fsm_ffd2-in\,
      Q => \^link_init_state_fsm_ffd2\
    );
\link_init_state_FSM_FFd2-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110101000"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \^los_clock100mhz\,
      I2 => N26,
      I3 => \^link_init_state_fsm_ffd1\,
      I4 => \^link_init_state_fsm_ffd2\,
      I5 => \^link_init_state_fsm_ffd3\,
      O => \^link_init_state_fsm_ffd2-in\
    );
\link_init_state_FSM_FFd2-In121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd2\,
      I1 => \^link_init_state_fsm_ffd1\,
      O => \^ila_data\(8)
    );
\link_init_state_FSM_FFd2-In_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^pwr_16_o_rxdata_phy_swapped[15]_equal_10_o\,
      I1 => RxSpecialCharacter_phy(0),
      I2 => RxSpecialCharacter_phy(1),
      O => N26
    );
link_init_state_FSM_FFd3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \link_init_state_FSM_FFd3-In\,
      Q => \^link_init_state_fsm_ffd3\
    );
\link_init_state_FSM_FFd3-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \^los_clock100mhz\,
      I2 => RxAckCount(2),
      I3 => \^link_init_state_fsm_ffd5\,
      I4 => \^link_init_state_fsm_ffd4\,
      O => \link_init_state_FSM_FFd3-In\
    );
link_init_state_FSM_FFd4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \link_init_state_FSM_FFd4-In\,
      Q => \^link_init_state_fsm_ffd4\
    );
\link_init_state_FSM_FFd4-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd5\,
      I1 => RxAckCount(2),
      I2 => InitTimeout(14),
      I3 => \^los_clock100mhz\,
      O => \link_init_state_FSM_FFd4-In\
    );
link_init_state_FSM_FFd5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \link_init_state_FSM_FFd5-In\,
      Q => \^link_init_state_fsm_ffd5\
    );
\link_init_state_FSM_FFd5-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => InitTimeout(14),
      I1 => \^los_clock100mhz\,
      I2 => \^link_init_state_fsm_ffd4\,
      I3 => RxAckCount(2),
      I4 => \^link_init_state_fsm_ffd6\,
      O => \link_init_state_FSM_FFd5-In\
    );
link_init_state_FSM_FFd6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^link_init_state_fsm_ffd6-in\,
      Q => \^link_init_state_fsm_ffd6\
    );
\link_init_state_FSM_FFd6-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003332"
    )
        port map (
      I0 => \^idlepatternmatch\,
      I1 => \^los_clock100mhz\,
      I2 => \^syncpatternmatch\,
      I3 => \^syncackpatternmatch\,
      I4 => InitTimeout(14),
      I5 => N28,
      O => \^link_init_state_fsm_ffd6-in\
    );
\link_init_state_FSM_FFd6-In_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => SyncCount(13),
      I1 => \^link_init_state_fsm_ffd7\,
      I2 => \^n00631\,
      O => N28
    );
link_init_state_FSM_FFd7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^link_init_state_fsm_ffd7-in\,
      Q => \^link_init_state_fsm_ffd7\
    );
\link_init_state_FSM_FFd7-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100011111000"
    )
        port map (
      I0 => \^los_clock100mhz\,
      I1 => InitTimeout(14),
      I2 => \^link_init_state_fsm_ffd8\,
      I3 => \^syncpatternmatch\,
      I4 => \^n00631\,
      I5 => N16,
      O => \^link_init_state_fsm_ffd7-in\
    );
\link_init_state_FSM_FFd7-In_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
        port map (
      I0 => \^idlepatternmatch\,
      I1 => \^syncpatternmatch\,
      I2 => \^syncackpatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => SyncCount(13),
      O => N16
    );
link_init_state_FSM_FFd8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \^link_init_state_fsm_ffd8-in\,
      Q => \^link_init_state_fsm_ffd8\
    );
\link_init_state_FSM_FFd8-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011111111"
    )
        port map (
      I0 => \^los_clock100mhz\,
      I1 => InitTimeout(14),
      I2 => \^idlepatternmatch\,
      I3 => \^link_init_state_fsm_ffd7\,
      I4 => SyncPatternMatch_SyncAckPatternMatch_OR_47_o,
      I5 => N14,
      O => \^link_init_state_fsm_ffd8-in\
    );
\link_init_state_FSM_FFd8-In_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd9\,
      I1 => \^syncpatternmatch\,
      I2 => \^link_init_state_fsm_ffd8\,
      O => N14
    );
link_init_state_FSM_FFd9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clock100MHz,
      CE => '1',
      CLR => Reset,
      D => \link_init_state_FSM_FFd9-In\,
      Q => \^link_init_state_fsm_ffd9\
    );
\link_init_state_FSM_FFd9-In1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^los_clock100mhz\,
      I1 => InitTimeout(14),
      I2 => \^link_init_state_fsm_ffd11\,
      O => \link_init_state_FSM_FFd9-In\
    );
link_init_state_GND_48_o_GND_48_o_OR_101_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd7\,
      I1 => \^link_init_state_fsm_ffd8\,
      O => GND_48_o_GND_48_o_OR_101_o
    );
link_init_state_GND_48_o_INV_38_o: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd5\,
      I1 => \^link_init_state_fsm_ffd6\,
      I2 => \^link_init_state_fsm_ffd10\,
      I3 => \^link_init_state_fsm_ffd4\,
      I4 => \^link_init_state_fsm_ffd1\,
      I5 => N10,
      O => GND_48_o_INV_38_o
    );
link_init_state_GND_48_o_INV_38_o_SW0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd2\,
      I1 => \^link_init_state_fsm_ffd3\,
      O => N10
    );
link_init_state_GND_48_o_LinkInitStart_MUX_110_o1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^syncpatternreinit\,
      I1 => \^losssyncreinit\,
      I2 => \^link_init_state_fsm_ffd10\,
      O => GND_48_o_LinkInitStart_MUX_110_o
    );
\link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<0>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd5\,
      I1 => \^link_init_state_fsm_ffd6\,
      I2 => \^link_init_state_fsm_ffd10\,
      I3 => \^link_init_state_fsm_ffd8\,
      I4 => \^link_init_state_fsm_ffd9\,
      I5 => N6,
      O => PWR_16_o_PWR_16_o_select_66_OUT(0)
    );
\link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<0>_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd11\,
      I1 => \^link_init_state_fsm_ffd1\,
      I2 => \^link_init_state_fsm_ffd2\,
      I3 => \^link_init_state_fsm_ffd7\,
      O => N6
    );
\link_init_state_PWR_16_o_PWR_16_o_select_66_OUT<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd1\,
      I1 => \^link_init_state_fsm_ffd2\,
      I2 => \^link_init_state_fsm_ffd3\,
      I3 => \^link_init_state_fsm_ffd4\,
      O => PWR_16_o_PWR_16_o_select_66_OUT(2)
    );
\link_init_state__n02661\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd4\,
      I1 => \^link_init_state_fsm_ffd9\,
      I2 => \^link_init_state_fsm_ffd3\,
      O => \_n0266\
    );
\link_init_state__n02691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd7\,
      I1 => \^link_init_state_fsm_ffd8\,
      I2 => \^link_init_state_fsm_ffd1\,
      I3 => \^link_init_state_fsm_ffd2\,
      I4 => \^link_init_state_fsm_ffd5\,
      I5 => \^link_init_state_fsm_ffd6\,
      O => \_n0269\
    );
\link_init_state__n0289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd10\,
      I1 => \^link_init_state_fsm_ffd8\,
      I2 => \^link_init_state_fsm_ffd9\,
      I3 => \^link_init_state_fsm_ffd11\,
      I4 => \^link_init_state_fsm_ffd1\,
      I5 => N8,
      O => \_n0289\
    );
\link_init_state__n0289_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd2\,
      I1 => \^link_init_state_fsm_ffd3\,
      I2 => \^link_init_state_fsm_ffd7\,
      O => N8
    );
\link_init_state_link_init_state[0]1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd2\,
      I1 => \^link_init_state_fsm_ffd11\,
      O => \^ila_data\(0)
    );
\link_init_state_link_init_state[1]1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^link_init_state_fsm_ffd1\,
      I1 => \^link_init_state_fsm_ffd9\,
      O => \^ila_data\(1)
    );
mux1011: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(4),
      O => TxData_phy(12)
    );
mux11111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(5),
      O => TxData_phy(13)
    );
mux1112: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(10),
      O => TxData_phy(2)
    );
mux1211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(6),
      O => TxData_phy(14)
    );
mux1311: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(7),
      O => TxData_phy(15)
    );
mux1411: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(8),
      I2 => TxData_in(8),
      O => TxData_phy(0)
    );
mux1511: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(8),
      I2 => TxData_in(9),
      O => TxData_phy(1)
    );
mux161: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(0),
      I2 => TxData_in(0),
      O => TxData_phy(8)
    );
mux211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(3),
      I2 => TxData_in(11),
      O => TxData_phy(3)
    );
mux311: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(12),
      O => TxData_phy(4)
    );
mux411: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(13),
      O => TxData_phy(5)
    );
mux511: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(8),
      I2 => TxData_in(14),
      O => TxData_phy(6)
    );
mux611: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(15),
      O => TxData_phy(7)
    );
mux711: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(1),
      I2 => TxData_in(1),
      O => TxData_phy(9)
    );
mux811: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(2),
      I2 => TxData_in(2),
      O => TxData_phy(10)
    );
mux911: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ilinkup\,
      I1 => InitTxData(3),
      I2 => TxData_in(3),
      O => TxData_phy(11)
    );
n00631: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => SyncCount(12),
      I1 => SyncCount(11),
      I2 => SyncCount(10),
      I3 => SyncCount(9),
      I4 => SyncCount(8),
      I5 => SyncCount(7),
      O => \^n00631\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_lock_detect_lpm\ is
  port (
    dclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    lock0 : out STD_LOGIC;
    lock1 : out STD_LOGIC;
    lock2 : out STD_LOGIC;
    lock3 : out STD_LOGIC;
    start : out STD_LOGIC;
    count_lock_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    usr_clk : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end \top_rtds_axis_0_0_lock_detect_lpm\;

architecture STRUCTURE of \top_rtds_axis_0_0_lock_detect_lpm\ is
  signal GND_178_o_GND_178_o_equal_3_o : STD_LOGIC;
  signal GND_178_o_GND_178_o_equal_3_o_l1 : STD_LOGIC;
  signal GND_178_o_GND_178_o_equal_5_o : STD_LOGIC;
  signal GND_178_o_GND_178_o_equal_7_o : STD_LOGIC;
  signal Mcompar_GND_178_o_GND_178_o_equal_3_o_cy : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Mcompar_GND_178_o_GND_178_o_equal_3_o_lut : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcompar_GND_178_o_GND_178_o_equal_5_o_cy : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcompar_GND_178_o_GND_178_o_equal_5_o_lut : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Mcompar_GND_178_o_GND_178_o_equal_7_o_cy : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcompar_GND_178_o_GND_178_o_equal_7_o_lut : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o\ : STD_LOGIC;
  signal \count_lock_out[31]_GND_178_o_equal_1_o\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o<31>1\ : STD_LOGIC;
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o<31>2\ : STD_LOGIC;
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o<31>3\ : STD_LOGIC;
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o<31>4\ : STD_LOGIC;
  signal \^count_lock_out[31]_gnd_178_o_equal_1_o<31>5\ : STD_LOGIC;
  signal \^lock0_reg\ : STD_LOGIC;
  signal \^lock0_reg_glue_set\ : STD_LOGIC;
  signal \^lock1_reg\ : STD_LOGIC;
  signal lock1_reg_glue_set : STD_LOGIC;
  signal \^lock1_reg_glue_set_lut\ : STD_LOGIC;
  signal lock1_reg_glue_set_lut1 : STD_LOGIC;
  signal \^lock2_reg\ : STD_LOGIC;
  signal \^lock2_reg_glue_set\ : STD_LOGIC;
  signal \^lock3_reg\ : STD_LOGIC;
  signal \^lock3_reg_glue_set\ : STD_LOGIC;
  signal \^start_reg\ : STD_LOGIC;
  signal \^start_reg_glue_set\ : STD_LOGIC;
  signal \^usr_clk\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<0>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<4>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<0>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<4>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<0>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<4>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYCASCIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_MULTSIGNIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_ACIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_BCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYCASCIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_MULTSIGNIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_ACIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_BCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYCASCIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_MULTSIGNIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_ACIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_BCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PCIN_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<0>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<1>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<2>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<3>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<4>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<5>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<6>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<7>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<8>\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<0>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<1>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<2>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<3>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<4>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<5>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<6>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<7>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<8>\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<9>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<9>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<9>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<0>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<1>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<2>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<3>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<4>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<5>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<6>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<7>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<8>\ : label is std.standard.true;
  attribute XSTLIB of \Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<9>\ : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of \Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\ : label is "30:INPUT:A<29:0>";
  attribute XSTLIB of \Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\ : label is std.standard.true;
  attribute BUS_INFO of \Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\ : label is "30:INPUT:A<29:0>";
  attribute XSTLIB of \Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\ : label is std.standard.true;
  attribute BUS_INFO of \Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\ : label is "30:INPUT:A<29:0>";
  attribute XSTLIB of \Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\ : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of XST_VCC : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>1\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>2\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>3\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>4\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>5\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>6\ : label is std.standard.true;
  attribute XSTLIB of \count_lock_out[31]_GND_178_o_equal_1_o<31>7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of lock0_reg : label is "FDR";
  attribute XSTLIB of lock0_reg : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of lock0_reg_glue_set : label is "___XLNM___99___lock2_reg_glue_set";
  attribute XSTLIB of lock0_reg_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of lock1_reg : label is "FDR";
  attribute XSTLIB of lock1_reg : label is std.standard.true;
  attribute XSTLIB of lock1_reg_glue_set_lut : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of lock1_reg_glue_set_lut1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of lock1_reg_glue_set_lut1_INV_0 : label is "I:I0";
  attribute XSTLIB of lock1_reg_glue_set_lut1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of lock2_reg : label is "FDR";
  attribute XSTLIB of lock2_reg : label is std.standard.true;
  attribute PK_HLUTNM of lock2_reg_glue_set : label is "___XLNM___99___lock2_reg_glue_set";
  attribute XSTLIB of lock2_reg_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of lock3_reg : label is "FDR";
  attribute XSTLIB of lock3_reg : label is std.standard.true;
  attribute PK_HLUTNM of lock3_reg_glue_set : label is "___XLNM___98___lock3_reg_glue_set";
  attribute XSTLIB of lock3_reg_glue_set : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of start_reg : label is "FDR";
  attribute XSTLIB of start_reg : label is std.standard.true;
  attribute PK_HLUTNM of start_reg_glue_set : label is "___XLNM___98___lock3_reg_glue_set";
  attribute XSTLIB of start_reg_glue_set : label is std.standard.true;
begin
  lock0 <= \^lock0_reg\;
  lock1 <= \^lock1_reg\;
  lock2 <= \^lock2_reg\;
  lock3 <= \^lock3_reg\;
  start <= \^start_reg\;
\Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_3_o_cy(3 downto 0),
      CYINIT => \^usr_clk\(3),
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<0>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(3 downto 0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_3_o_cy(3),
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_3_o_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<4>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(7 downto 4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_3_o_cy(7),
      CO(3) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => lock1_reg_glue_set,
      CO(1) => GND_178_o_GND_178_o_equal_3_o_l1,
      CO(0) => GND_178_o_GND_178_o_equal_3_o,
      CYINIT => '0',
      DI(3) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^usr_clk\(3),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_3_o_cy<8>_CARRY4_S_UNCONNECTED\(3),
      S(2) => lock1_reg_glue_set_lut1,
      S(1) => \^lock1_reg_glue_set_lut\,
      S(0) => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<0>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(0),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(0),
      I2 => count_lock_out(1),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(1),
      I4 => count_lock_out(2),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(2),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<1>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(3),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(3),
      I2 => count_lock_out(4),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(4),
      I4 => count_lock_out(5),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(5),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(1)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<2>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(6),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(6),
      I2 => count_lock_out(7),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(7),
      I4 => count_lock_out(8),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(8),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(2)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<3>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(9),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(9),
      I2 => count_lock_out(10),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(10),
      I4 => count_lock_out(11),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(11),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(3)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<4>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(12),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(12),
      I2 => count_lock_out(13),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(13),
      I4 => count_lock_out(14),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(14),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<5>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(15),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(15),
      I2 => count_lock_out(16),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(16),
      I4 => count_lock_out(17),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(17),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(5)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<6>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(18),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(18),
      I2 => count_lock_out(19),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(19),
      I4 => count_lock_out(20),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(20),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(6)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000001"
    )
        port map (
      I0 => count_lock_out(23),
      I1 => count_lock_out(24),
      I2 => count_lock_out(25),
      I3 => count_lock_out(21),
      I4 => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(21),
      I5 => count_lock_out(22),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(7)
    );
\Mcompar_GND_178_o_GND_178_o_equal_3_o_lut<8>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(26),
      I1 => count_lock_out(27),
      I2 => count_lock_out(28),
      I3 => count_lock_out(29),
      I4 => count_lock_out(30),
      I5 => count_lock_out(31),
      O => Mcompar_GND_178_o_GND_178_o_equal_3_o_lut(8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_cy(3 downto 0),
      CYINIT => \^usr_clk\(3),
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<0>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(3 downto 0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_5_o_cy(3),
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<4>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(7 downto 4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_5_o_cy(7),
      CO(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => GND_178_o_GND_178_o_equal_5_o,
      CO(0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_cy(8),
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_5_o_cy<8>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(9 downto 8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<0>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(0),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(0),
      I2 => count_lock_out(1),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(1),
      I4 => count_lock_out(2),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(2),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<1>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(3),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(3),
      I2 => count_lock_out(4),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(4),
      I4 => count_lock_out(5),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(5),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(1)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<2>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(6),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(6),
      I2 => count_lock_out(7),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(7),
      I4 => count_lock_out(8),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(8),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(2)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<3>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(9),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(9),
      I2 => count_lock_out(10),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(10),
      I4 => count_lock_out(11),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(11),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(3)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<4>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(12),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(12),
      I2 => count_lock_out(13),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(13),
      I4 => count_lock_out(14),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(14),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<5>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(15),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(15),
      I2 => count_lock_out(16),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(16),
      I4 => count_lock_out(17),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(17),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(5)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<6>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(18),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(18),
      I2 => count_lock_out(19),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(19),
      I4 => count_lock_out(20),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(20),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(6)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000009"
    )
        port map (
      I0 => count_lock_out(21),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(21),
      I2 => count_lock_out(22),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(22),
      I4 => count_lock_out(23),
      I5 => count_lock_out(24),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(7)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<8>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(25),
      I1 => count_lock_out(26),
      I2 => count_lock_out(27),
      I3 => count_lock_out(28),
      I4 => count_lock_out(29),
      I5 => count_lock_out(30),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_5_o_lut<9>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_lock_out(31),
      O => Mcompar_GND_178_o_GND_178_o_equal_5_o_lut(9)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_cy(3 downto 0),
      CYINIT => \^usr_clk\(3),
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<0>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(3 downto 0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_7_o_cy(3),
      CO(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^usr_clk\(1),
      DI(2) => \^usr_clk\(1),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<4>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(7 downto 4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcompar_GND_178_o_GND_178_o_equal_7_o_cy(7),
      CO(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => GND_178_o_GND_178_o_equal_7_o,
      CO(0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_cy(8),
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^usr_clk\(1),
      DI(0) => \^usr_clk\(1),
      O(3 downto 0) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Mcompar_GND_178_o_GND_178_o_equal_7_o_cy<8>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(9 downto 8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<0>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040201008040201"
    )
        port map (
      I0 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(2),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(1),
      I2 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(0),
      I3 => count_lock_out(2),
      I4 => count_lock_out(1),
      I5 => count_lock_out(0),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(0)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<1>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040201008040201"
    )
        port map (
      I0 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(5),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(4),
      I2 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(3),
      I3 => count_lock_out(5),
      I4 => count_lock_out(4),
      I5 => count_lock_out(3),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(1)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<2>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040201008040201"
    )
        port map (
      I0 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(8),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(7),
      I2 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(6),
      I3 => count_lock_out(8),
      I4 => count_lock_out(7),
      I5 => count_lock_out(6),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(2)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<3>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(9),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(9),
      I2 => count_lock_out(10),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(10),
      I4 => count_lock_out(11),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(11),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(3)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<4>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(12),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(12),
      I2 => count_lock_out(13),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(13),
      I4 => count_lock_out(14),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(14),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(4)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<5>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(15),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(15),
      I2 => count_lock_out(16),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(16),
      I4 => count_lock_out(17),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(17),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(5)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<6>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(18),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(18),
      I2 => count_lock_out(19),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(19),
      I4 => count_lock_out(20),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(20),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(6)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_lock_out(21),
      I1 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(21),
      I2 => count_lock_out(22),
      I3 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(22),
      I4 => count_lock_out(23),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(23),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(7)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<8>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => count_lock_out(25),
      I1 => count_lock_out(26),
      I2 => count_lock_out(27),
      I3 => count_lock_out(28),
      I4 => count_lock_out(24),
      I5 => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(23),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(8)
    );
\Mcompar_GND_178_o_GND_178_o_equal_7_o_lut<9>\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => count_lock_out(29),
      I1 => count_lock_out(30),
      I2 => count_lock_out(31),
      O => Mcompar_GND_178_o_GND_178_o_equal_7_o_lut(9)
    );
\Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^usr_clk\(3),
      A(28) => \^usr_clk\(3),
      A(27) => \^usr_clk\(3),
      A(26) => \^usr_clk\(3),
      A(25) => \^usr_clk\(3),
      A(24) => \^usr_clk\(1),
      A(23) => \^usr_clk\(1),
      A(22) => \^usr_clk\(1),
      A(21) => \^usr_clk\(1),
      A(20) => \^usr_clk\(1),
      A(19) => \^usr_clk\(1),
      A(18) => \^usr_clk\(1),
      A(17) => \^usr_clk\(1),
      A(16) => \^usr_clk\(1),
      A(15) => \^usr_clk\(1),
      A(14) => \^usr_clk\(1),
      A(13) => \^usr_clk\(1),
      A(12) => \^usr_clk\(1),
      A(11) => \^usr_clk\(1),
      A(10) => \^usr_clk\(1),
      A(9) => \^usr_clk\(3),
      A(8) => \^usr_clk\(1),
      A(7) => \^usr_clk\(3),
      A(6) => \^usr_clk\(1),
      A(5) => \^usr_clk\(1),
      A(4) => \^usr_clk\(1),
      A(3) => \^usr_clk\(3),
      A(2) => \^usr_clk\(1),
      A(1) => \^usr_clk\(3),
      A(0) => \^usr_clk\(1),
      ACIN(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_ACIN_UNCONNECTED\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \^usr_clk\(1),
      ALUMODE(2) => \^usr_clk\(1),
      ALUMODE(1) => \^usr_clk\(1),
      ALUMODE(0) => \^usr_clk\(1),
      B(17) => \^usr_clk\(1),
      B(16) => \^usr_clk\(1),
      B(15) => \^usr_clk\(1),
      B(14) => \^usr_clk\(1),
      B(13) => \^usr_clk\(1),
      B(12) => \^usr_clk\(1),
      B(11) => \^usr_clk\(1),
      B(10) => \^usr_clk\(3),
      B(9) => \^usr_clk\(1),
      B(8) => \^usr_clk\(3),
      B(7) => \^usr_clk\(3),
      B(6) => \^usr_clk\(3),
      B(5) => \^usr_clk\(1),
      B(4) => \^usr_clk\(3),
      B(3) => \^usr_clk\(3),
      B(2) => \^usr_clk\(3),
      B(1) => \^usr_clk\(1),
      B(0) => \^usr_clk\(1),
      BCIN(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_BCIN_UNCONNECTED\(17 downto 0),
      BCOUT(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \^usr_clk\(3),
      C(46) => \^usr_clk\(3),
      C(45) => \^usr_clk\(3),
      C(44) => \^usr_clk\(3),
      C(43) => \^usr_clk\(3),
      C(42) => \^usr_clk\(3),
      C(41) => \^usr_clk\(3),
      C(40) => \^usr_clk\(3),
      C(39) => \^usr_clk\(3),
      C(38) => \^usr_clk\(3),
      C(37) => \^usr_clk\(3),
      C(36) => \^usr_clk\(3),
      C(35) => \^usr_clk\(3),
      C(34) => \^usr_clk\(3),
      C(33) => \^usr_clk\(3),
      C(32) => \^usr_clk\(3),
      C(31) => \^usr_clk\(3),
      C(30) => \^usr_clk\(3),
      C(29) => \^usr_clk\(3),
      C(28) => \^usr_clk\(3),
      C(27) => \^usr_clk\(3),
      C(26) => \^usr_clk\(3),
      C(25) => \^usr_clk\(3),
      C(24) => \^usr_clk\(3),
      C(23) => \^usr_clk\(3),
      C(22) => \^usr_clk\(3),
      C(21) => \^usr_clk\(3),
      C(20) => \^usr_clk\(3),
      C(19) => \^usr_clk\(3),
      C(18) => \^usr_clk\(3),
      C(17) => \^usr_clk\(3),
      C(16) => \^usr_clk\(3),
      C(15) => \^usr_clk\(3),
      C(14) => \^usr_clk\(3),
      C(13) => \^usr_clk\(3),
      C(12) => \^usr_clk\(3),
      C(11) => \^usr_clk\(3),
      C(10) => \^usr_clk\(3),
      C(9) => \^usr_clk\(3),
      C(8) => \^usr_clk\(3),
      C(7) => \^usr_clk\(3),
      C(6) => \^usr_clk\(3),
      C(5) => \^usr_clk\(3),
      C(4) => \^usr_clk\(3),
      C(3) => \^usr_clk\(3),
      C(2) => \^usr_clk\(3),
      C(1) => \^usr_clk\(3),
      C(0) => \^usr_clk\(3),
      CARRYCASCIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYCASCIN_UNCONNECTED\,
      CARRYCASCOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \^usr_clk\(1),
      CARRYINSEL(2) => \^usr_clk\(1),
      CARRYINSEL(1) => \^usr_clk\(1),
      CARRYINSEL(0) => \^usr_clk\(1),
      CARRYOUT(3 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^usr_clk\(1),
      CEA2 => \^usr_clk\(1),
      CEAD => \^usr_clk\(1),
      CEALUMODE => \^usr_clk\(1),
      CEB1 => \^usr_clk\(1),
      CEB2 => \^usr_clk\(1),
      CEC => \^usr_clk\(1),
      CECARRYIN => \^usr_clk\(1),
      CECTRL => \^usr_clk\(1),
      CED => \^usr_clk\(1),
      CEINMODE => \^usr_clk\(1),
      CEM => \^usr_clk\(1),
      CEP => \^usr_clk\(1),
      CLK => \^usr_clk\(1),
      D(24) => \^usr_clk\(1),
      D(23) => \^usr_clk\(1),
      D(22) => \^usr_clk\(1),
      D(21) => \^usr_clk\(1),
      D(20) => \^usr_clk\(1),
      D(19) => \^usr_clk\(1),
      D(18) => \^usr_clk\(1),
      D(17) => \^usr_clk\(1),
      D(16) => \^usr_clk\(1),
      D(15) => \^usr_clk\(1),
      D(14) => \^usr_clk\(1),
      D(13) => \^usr_clk\(1),
      D(12) => \^usr_clk\(1),
      D(11) => \^usr_clk\(1),
      D(10) => \^usr_clk\(1),
      D(9) => \^usr_clk\(1),
      D(8) => \^usr_clk\(1),
      D(7) => \^usr_clk\(1),
      D(6) => \^usr_clk\(1),
      D(5) => \^usr_clk\(1),
      D(4) => \^usr_clk\(1),
      D(3) => \^usr_clk\(1),
      D(2) => \^usr_clk\(1),
      D(1) => \^usr_clk\(1),
      D(0) => \^usr_clk\(1),
      INMODE(4) => \^usr_clk\(1),
      INMODE(3) => \^usr_clk\(1),
      INMODE(2) => \^usr_clk\(3),
      INMODE(1) => \^usr_clk\(1),
      INMODE(0) => \^usr_clk\(1),
      MULTSIGNIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_MULTSIGNIN_UNCONNECTED\,
      MULTSIGNOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \^usr_clk\(1),
      OPMODE(5) => \^usr_clk\(1),
      OPMODE(4) => \^usr_clk\(1),
      OPMODE(3) => \^usr_clk\(1),
      OPMODE(2) => \^usr_clk\(3),
      OPMODE(1) => \^usr_clk\(1),
      OPMODE(0) => \^usr_clk\(3),
      OVERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 22) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_P_UNCONNECTED\(47 downto 22),
      P(21 downto 0) => \PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]\(21 downto 0),
      PATTERNBDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PCIN_UNCONNECTED\(47 downto 0),
      PCOUT(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \^usr_clk\(1),
      RSTALLCARRYIN => \^usr_clk\(1),
      RSTALUMODE => \^usr_clk\(1),
      RSTB => \^usr_clk\(1),
      RSTC => \^usr_clk\(1),
      RSTCTRL => \^usr_clk\(1),
      RSTD => \^usr_clk\(1),
      RSTINMODE => \^usr_clk\(1),
      RSTM => \^usr_clk\(1),
      RSTP => \^usr_clk\(1),
      UNDERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_1_OUT[22:0]_UNDERFLOW_UNCONNECTED\
    );
\Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^usr_clk\(3),
      A(28) => \^usr_clk\(3),
      A(27) => \^usr_clk\(3),
      A(26) => \^usr_clk\(3),
      A(25) => \^usr_clk\(3),
      A(24) => \^usr_clk\(1),
      A(23) => \^usr_clk\(1),
      A(22) => \^usr_clk\(1),
      A(21) => \^usr_clk\(1),
      A(20) => \^usr_clk\(1),
      A(19) => \^usr_clk\(1),
      A(18) => \^usr_clk\(1),
      A(17) => \^usr_clk\(1),
      A(16) => \^usr_clk\(1),
      A(15) => \^usr_clk\(1),
      A(14) => \^usr_clk\(1),
      A(13) => \^usr_clk\(1),
      A(12) => \^usr_clk\(1),
      A(11) => \^usr_clk\(3),
      A(10) => \^usr_clk\(1),
      A(9) => \^usr_clk\(3),
      A(8) => \^usr_clk\(3),
      A(7) => \^usr_clk\(3),
      A(6) => \^usr_clk\(1),
      A(5) => \^usr_clk\(3),
      A(4) => \^usr_clk\(3),
      A(3) => \^usr_clk\(3),
      A(2) => \^usr_clk\(1),
      A(1) => \^usr_clk\(1),
      A(0) => \^usr_clk\(1),
      ACIN(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_ACIN_UNCONNECTED\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \^usr_clk\(1),
      ALUMODE(2) => \^usr_clk\(1),
      ALUMODE(1) => \^usr_clk\(1),
      ALUMODE(0) => \^usr_clk\(1),
      B(17) => \^usr_clk\(1),
      B(16) => \^usr_clk\(1),
      B(15) => \^usr_clk\(1),
      B(14) => \^usr_clk\(1),
      B(13) => \^usr_clk\(1),
      B(12) => \^usr_clk\(1),
      B(11) => \^usr_clk\(1),
      B(10) => \^usr_clk\(1),
      B(9) => \^usr_clk\(3),
      B(8) => \^usr_clk\(1),
      B(7) => \^usr_clk\(3),
      B(6) => \^usr_clk\(1),
      B(5) => \^usr_clk\(1),
      B(4) => \^usr_clk\(1),
      B(3) => \^usr_clk\(3),
      B(2) => \^usr_clk\(1),
      B(1) => \^usr_clk\(3),
      B(0) => \^usr_clk\(1),
      BCIN(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_BCIN_UNCONNECTED\(17 downto 0),
      BCOUT(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \^usr_clk\(3),
      C(46) => \^usr_clk\(3),
      C(45) => \^usr_clk\(3),
      C(44) => \^usr_clk\(3),
      C(43) => \^usr_clk\(3),
      C(42) => \^usr_clk\(3),
      C(41) => \^usr_clk\(3),
      C(40) => \^usr_clk\(3),
      C(39) => \^usr_clk\(3),
      C(38) => \^usr_clk\(3),
      C(37) => \^usr_clk\(3),
      C(36) => \^usr_clk\(3),
      C(35) => \^usr_clk\(3),
      C(34) => \^usr_clk\(3),
      C(33) => \^usr_clk\(3),
      C(32) => \^usr_clk\(3),
      C(31) => \^usr_clk\(3),
      C(30) => \^usr_clk\(3),
      C(29) => \^usr_clk\(3),
      C(28) => \^usr_clk\(3),
      C(27) => \^usr_clk\(3),
      C(26) => \^usr_clk\(3),
      C(25) => \^usr_clk\(3),
      C(24) => \^usr_clk\(3),
      C(23) => \^usr_clk\(3),
      C(22) => \^usr_clk\(3),
      C(21) => \^usr_clk\(3),
      C(20) => \^usr_clk\(3),
      C(19) => \^usr_clk\(3),
      C(18) => \^usr_clk\(3),
      C(17) => \^usr_clk\(3),
      C(16) => \^usr_clk\(3),
      C(15) => \^usr_clk\(3),
      C(14) => \^usr_clk\(3),
      C(13) => \^usr_clk\(3),
      C(12) => \^usr_clk\(3),
      C(11) => \^usr_clk\(3),
      C(10) => \^usr_clk\(3),
      C(9) => \^usr_clk\(3),
      C(8) => \^usr_clk\(3),
      C(7) => \^usr_clk\(3),
      C(6) => \^usr_clk\(3),
      C(5) => \^usr_clk\(3),
      C(4) => \^usr_clk\(3),
      C(3) => \^usr_clk\(3),
      C(2) => \^usr_clk\(3),
      C(1) => \^usr_clk\(3),
      C(0) => \^usr_clk\(3),
      CARRYCASCIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYCASCIN_UNCONNECTED\,
      CARRYCASCOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \^usr_clk\(1),
      CARRYINSEL(2) => \^usr_clk\(1),
      CARRYINSEL(1) => \^usr_clk\(1),
      CARRYINSEL(0) => \^usr_clk\(1),
      CARRYOUT(3 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^usr_clk\(1),
      CEA2 => \^usr_clk\(1),
      CEAD => \^usr_clk\(1),
      CEALUMODE => \^usr_clk\(1),
      CEB1 => \^usr_clk\(1),
      CEB2 => \^usr_clk\(1),
      CEC => \^usr_clk\(1),
      CECARRYIN => \^usr_clk\(1),
      CECTRL => \^usr_clk\(1),
      CED => \^usr_clk\(1),
      CEINMODE => \^usr_clk\(1),
      CEM => \^usr_clk\(1),
      CEP => \^usr_clk\(1),
      CLK => \^usr_clk\(1),
      D(24) => \^usr_clk\(1),
      D(23) => \^usr_clk\(1),
      D(22) => \^usr_clk\(1),
      D(21) => \^usr_clk\(1),
      D(20) => \^usr_clk\(1),
      D(19) => \^usr_clk\(1),
      D(18) => \^usr_clk\(1),
      D(17) => \^usr_clk\(1),
      D(16) => \^usr_clk\(1),
      D(15) => \^usr_clk\(1),
      D(14) => \^usr_clk\(1),
      D(13) => \^usr_clk\(1),
      D(12) => \^usr_clk\(1),
      D(11) => \^usr_clk\(1),
      D(10) => \^usr_clk\(1),
      D(9) => \^usr_clk\(1),
      D(8) => \^usr_clk\(1),
      D(7) => \^usr_clk\(1),
      D(6) => \^usr_clk\(1),
      D(5) => \^usr_clk\(1),
      D(4) => \^usr_clk\(1),
      D(3) => \^usr_clk\(1),
      D(2) => \^usr_clk\(1),
      D(1) => \^usr_clk\(1),
      D(0) => \^usr_clk\(1),
      INMODE(4) => \^usr_clk\(1),
      INMODE(3) => \^usr_clk\(1),
      INMODE(2) => \^usr_clk\(3),
      INMODE(1) => \^usr_clk\(1),
      INMODE(0) => \^usr_clk\(1),
      MULTSIGNIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_MULTSIGNIN_UNCONNECTED\,
      MULTSIGNOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \^usr_clk\(1),
      OPMODE(5) => \^usr_clk\(1),
      OPMODE(4) => \^usr_clk\(1),
      OPMODE(3) => \^usr_clk\(1),
      OPMODE(2) => \^usr_clk\(3),
      OPMODE(1) => \^usr_clk\(1),
      OPMODE(0) => \^usr_clk\(3),
      OVERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 23) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_P_UNCONNECTED\(47 downto 23),
      P(22 downto 0) => \PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]\(22 downto 0),
      PATTERNBDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PCIN_UNCONNECTED\(47 downto 0),
      PCOUT(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \^usr_clk\(1),
      RSTALLCARRYIN => \^usr_clk\(1),
      RSTALUMODE => \^usr_clk\(1),
      RSTB => \^usr_clk\(1),
      RSTC => \^usr_clk\(1),
      RSTCTRL => \^usr_clk\(1),
      RSTD => \^usr_clk\(1),
      RSTINMODE => \^usr_clk\(1),
      RSTM => \^usr_clk\(1),
      RSTP => \^usr_clk\(1),
      UNDERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_3_OUT[23:0]_UNDERFLOW_UNCONNECTED\
    );
\Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^usr_clk\(3),
      A(28) => \^usr_clk\(3),
      A(27) => \^usr_clk\(3),
      A(26) => \^usr_clk\(3),
      A(25) => \^usr_clk\(3),
      A(24) => \^usr_clk\(1),
      A(23) => \^usr_clk\(1),
      A(22) => \^usr_clk\(1),
      A(21) => \^usr_clk\(1),
      A(20) => \^usr_clk\(1),
      A(19) => \^usr_clk\(1),
      A(18) => \^usr_clk\(1),
      A(17) => \^usr_clk\(1),
      A(16) => \^usr_clk\(1),
      A(15) => \^usr_clk\(1),
      A(14) => \^usr_clk\(1),
      A(13) => \^usr_clk\(1),
      A(12) => \^usr_clk\(3),
      A(11) => \^usr_clk\(1),
      A(10) => \^usr_clk\(1),
      A(9) => \^usr_clk\(1),
      A(8) => \^usr_clk\(3),
      A(7) => \^usr_clk\(3),
      A(6) => \^usr_clk\(1),
      A(5) => \^usr_clk\(1),
      A(4) => \^usr_clk\(3),
      A(3) => \^usr_clk\(1),
      A(2) => \^usr_clk\(3),
      A(1) => \^usr_clk\(1),
      A(0) => \^usr_clk\(1),
      ACIN(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_ACIN_UNCONNECTED\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \^usr_clk\(1),
      ALUMODE(2) => \^usr_clk\(1),
      ALUMODE(1) => \^usr_clk\(1),
      ALUMODE(0) => \^usr_clk\(1),
      B(17) => \^usr_clk\(1),
      B(16) => \^usr_clk\(1),
      B(15) => \^usr_clk\(1),
      B(14) => \^usr_clk\(1),
      B(13) => \^usr_clk\(1),
      B(12) => \^usr_clk\(1),
      B(11) => \^usr_clk\(1),
      B(10) => \^usr_clk\(1),
      B(9) => \^usr_clk\(3),
      B(8) => \^usr_clk\(1),
      B(7) => \^usr_clk\(3),
      B(6) => \^usr_clk\(1),
      B(5) => \^usr_clk\(1),
      B(4) => \^usr_clk\(1),
      B(3) => \^usr_clk\(3),
      B(2) => \^usr_clk\(1),
      B(1) => \^usr_clk\(3),
      B(0) => \^usr_clk\(1),
      BCIN(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_BCIN_UNCONNECTED\(17 downto 0),
      BCOUT(17 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \^usr_clk\(3),
      C(46) => \^usr_clk\(3),
      C(45) => \^usr_clk\(3),
      C(44) => \^usr_clk\(3),
      C(43) => \^usr_clk\(3),
      C(42) => \^usr_clk\(3),
      C(41) => \^usr_clk\(3),
      C(40) => \^usr_clk\(3),
      C(39) => \^usr_clk\(3),
      C(38) => \^usr_clk\(3),
      C(37) => \^usr_clk\(3),
      C(36) => \^usr_clk\(3),
      C(35) => \^usr_clk\(3),
      C(34) => \^usr_clk\(3),
      C(33) => \^usr_clk\(3),
      C(32) => \^usr_clk\(3),
      C(31) => \^usr_clk\(3),
      C(30) => \^usr_clk\(3),
      C(29) => \^usr_clk\(3),
      C(28) => \^usr_clk\(3),
      C(27) => \^usr_clk\(3),
      C(26) => \^usr_clk\(3),
      C(25) => \^usr_clk\(3),
      C(24) => \^usr_clk\(3),
      C(23) => \^usr_clk\(3),
      C(22) => \^usr_clk\(3),
      C(21) => \^usr_clk\(3),
      C(20) => \^usr_clk\(3),
      C(19) => \^usr_clk\(3),
      C(18) => \^usr_clk\(3),
      C(17) => \^usr_clk\(3),
      C(16) => \^usr_clk\(3),
      C(15) => \^usr_clk\(3),
      C(14) => \^usr_clk\(3),
      C(13) => \^usr_clk\(3),
      C(12) => \^usr_clk\(3),
      C(11) => \^usr_clk\(3),
      C(10) => \^usr_clk\(3),
      C(9) => \^usr_clk\(3),
      C(8) => \^usr_clk\(3),
      C(7) => \^usr_clk\(3),
      C(6) => \^usr_clk\(3),
      C(5) => \^usr_clk\(3),
      C(4) => \^usr_clk\(3),
      C(3) => \^usr_clk\(3),
      C(2) => \^usr_clk\(3),
      C(1) => \^usr_clk\(3),
      C(0) => \^usr_clk\(3),
      CARRYCASCIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYCASCIN_UNCONNECTED\,
      CARRYCASCOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \^usr_clk\(1),
      CARRYINSEL(2) => \^usr_clk\(1),
      CARRYINSEL(1) => \^usr_clk\(1),
      CARRYINSEL(0) => \^usr_clk\(1),
      CARRYOUT(3 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^usr_clk\(1),
      CEA2 => \^usr_clk\(1),
      CEAD => \^usr_clk\(1),
      CEALUMODE => \^usr_clk\(1),
      CEB1 => \^usr_clk\(1),
      CEB2 => \^usr_clk\(1),
      CEC => \^usr_clk\(1),
      CECARRYIN => \^usr_clk\(1),
      CECTRL => \^usr_clk\(1),
      CED => \^usr_clk\(1),
      CEINMODE => \^usr_clk\(1),
      CEM => \^usr_clk\(1),
      CEP => \^usr_clk\(1),
      CLK => \^usr_clk\(1),
      D(24) => \^usr_clk\(1),
      D(23) => \^usr_clk\(1),
      D(22) => \^usr_clk\(1),
      D(21) => \^usr_clk\(1),
      D(20) => \^usr_clk\(1),
      D(19) => \^usr_clk\(1),
      D(18) => \^usr_clk\(1),
      D(17) => \^usr_clk\(1),
      D(16) => \^usr_clk\(1),
      D(15) => \^usr_clk\(1),
      D(14) => \^usr_clk\(1),
      D(13) => \^usr_clk\(1),
      D(12) => \^usr_clk\(1),
      D(11) => \^usr_clk\(1),
      D(10) => \^usr_clk\(1),
      D(9) => \^usr_clk\(1),
      D(8) => \^usr_clk\(1),
      D(7) => \^usr_clk\(1),
      D(6) => \^usr_clk\(1),
      D(5) => \^usr_clk\(1),
      D(4) => \^usr_clk\(1),
      D(3) => \^usr_clk\(1),
      D(2) => \^usr_clk\(1),
      D(1) => \^usr_clk\(1),
      D(0) => \^usr_clk\(1),
      INMODE(4) => \^usr_clk\(1),
      INMODE(3) => \^usr_clk\(1),
      INMODE(2) => \^usr_clk\(3),
      INMODE(1) => \^usr_clk\(1),
      INMODE(0) => \^usr_clk\(1),
      MULTSIGNIN => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_MULTSIGNIN_UNCONNECTED\,
      MULTSIGNOUT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \^usr_clk\(1),
      OPMODE(5) => \^usr_clk\(1),
      OPMODE(4) => \^usr_clk\(1),
      OPMODE(3) => \^usr_clk\(1),
      OPMODE(2) => \^usr_clk\(3),
      OPMODE(1) => \^usr_clk\(1),
      OPMODE(0) => \^usr_clk\(3),
      OVERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 24) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_P_UNCONNECTED\(47 downto 24),
      P(23 downto 0) => \PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]\(23 downto 0),
      PATTERNBDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PCIN_UNCONNECTED\(47 downto 0),
      PCOUT(47 downto 0) => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \^usr_clk\(1),
      RSTALLCARRYIN => \^usr_clk\(1),
      RSTALUMODE => \^usr_clk\(1),
      RSTB => \^usr_clk\(1),
      RSTC => \^usr_clk\(1),
      RSTCTRL => \^usr_clk\(1),
      RSTD => \^usr_clk\(1),
      RSTINMODE => \^usr_clk\(1),
      RSTM => \^usr_clk\(1),
      RSTP => \^usr_clk\(1),
      UNDERFLOW => \NLW_Mmult_PWR_62_o_usr_clk[11]_MuLt_5_OUT[24:0]_UNDERFLOW_UNCONNECTED\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^usr_clk\(1)
    );
XST_VCC: unisim.vcomponents.VCC
     port map (
      P => \^usr_clk\(3)
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => count_lock_out(1),
      I1 => count_lock_out(0),
      I2 => count_lock_out(2),
      I3 => count_lock_out(3),
      I4 => count_lock_out(4),
      I5 => count_lock_out(5),
      O => \count_lock_out[31]_GND_178_o_equal_1_o\(31)
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(7),
      I1 => count_lock_out(6),
      I2 => count_lock_out(8),
      I3 => count_lock_out(9),
      I4 => count_lock_out(10),
      I5 => count_lock_out(11),
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>1\
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(13),
      I1 => count_lock_out(12),
      I2 => count_lock_out(14),
      I3 => count_lock_out(15),
      I4 => count_lock_out(16),
      I5 => count_lock_out(17),
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>2\
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(19),
      I1 => count_lock_out(18),
      I2 => count_lock_out(20),
      I3 => count_lock_out(21),
      I4 => count_lock_out(22),
      I5 => count_lock_out(23),
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>3\
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_lock_out(25),
      I1 => count_lock_out(24),
      I2 => count_lock_out(26),
      I3 => count_lock_out(27),
      I4 => count_lock_out(28),
      I5 => count_lock_out(29),
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>4\
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_lock_out(31),
      I1 => count_lock_out(30),
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>5\
    );
\count_lock_out[31]_GND_178_o_equal_1_o<31>7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_lock_out[31]_GND_178_o_equal_1_o\(31),
      I1 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>1\,
      I2 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>2\,
      I3 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>3\,
      I4 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>4\,
      I5 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>5\,
      O => \^count_lock_out[31]_gnd_178_o_equal_1_o\
    );
lock0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \^lock0_reg_glue_set\,
      Q => \^lock0_reg\,
      R => reset
    );
lock0_reg_glue_set: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lock0_reg\,
      I1 => \^count_lock_out[31]_gnd_178_o_equal_1_o\,
      O => \^lock0_reg_glue_set\
    );
lock1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => lock1_reg_glue_set,
      Q => \^lock1_reg\,
      R => reset
    );
lock1_reg_glue_set_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_lock_out[31]_GND_178_o_equal_1_o\(31),
      I1 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>1\,
      I2 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>2\,
      I3 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>3\,
      I4 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>4\,
      I5 => \^count_lock_out[31]_gnd_178_o_equal_1_o<31>5\,
      O => \^lock1_reg_glue_set_lut\
    );
lock1_reg_glue_set_lut1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lock1_reg\,
      O => lock1_reg_glue_set_lut1
    );
lock2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \^lock2_reg_glue_set\,
      Q => \^lock2_reg\,
      R => reset
    );
lock2_reg_glue_set: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^lock2_reg\,
      I1 => GND_178_o_GND_178_o_equal_3_o,
      I2 => GND_178_o_GND_178_o_equal_5_o,
      I3 => \^count_lock_out[31]_gnd_178_o_equal_1_o\,
      O => \^lock2_reg_glue_set\
    );
lock3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \^lock3_reg_glue_set\,
      Q => \^lock3_reg\,
      R => reset
    );
lock3_reg_glue_set: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \^lock3_reg\,
      I1 => GND_178_o_GND_178_o_equal_3_o,
      I2 => GND_178_o_GND_178_o_equal_7_o,
      I3 => GND_178_o_GND_178_o_equal_5_o,
      I4 => \^count_lock_out[31]_gnd_178_o_equal_1_o\,
      O => \^lock3_reg_glue_set\
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \^start_reg_glue_set\,
      Q => \^start_reg\,
      R => reset
    );
start_reg_glue_set: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => GND_178_o_GND_178_o_equal_5_o,
      I1 => GND_178_o_GND_178_o_equal_7_o,
      I2 => GND_178_o_GND_178_o_equal_3_o,
      I3 => \^count_lock_out[31]_gnd_178_o_equal_1_o\,
      O => \^start_reg_glue_set\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_rtds_axis_axi_slv\ is
  port (
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_rvalid : out STD_LOGIC;
    SFP_TX_DISABLE : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk100M : in STD_LOGIC;
    ts_coalesc_cnt_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    data3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ts_cnt_reg[0]\ : in STD_LOGIC;
    CardDetected : in STD_LOGIC;
    \ts_prev_period_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ts_cnt_reg[1]\ : in STD_LOGIC;
    LinkUp : in STD_LOGIC;
    \ts_cnt_reg[2]\ : in STD_LOGIC;
    UserTxFull : in STD_LOGIC;
    \ts_cnt_reg[3]\ : in STD_LOGIC;
    UserTxInProgress : in STD_LOGIC;
    \ts_cnt_reg[4]\ : in STD_LOGIC;
    case_running_reg : in STD_LOGIC;
    \ts_cnt_reg[5]\ : in STD_LOGIC;
    case_inreset_reg : in STD_LOGIC;
    \ts_cnt_reg[6]\ : in STD_LOGIC;
    \ts_cnt_reg[7]\ : in STD_LOGIC;
    \ts_cnt_reg[8]\ : in STD_LOGIC;
    \ts_cnt_reg[9]\ : in STD_LOGIC;
    \ts_cnt_reg[10]\ : in STD_LOGIC;
    \ts_cnt_reg[11]\ : in STD_LOGIC;
    \ts_cnt_reg[12]\ : in STD_LOGIC;
    \ts_cnt_reg[13]\ : in STD_LOGIC;
    \ts_cnt_reg[14]\ : in STD_LOGIC;
    \ts_cnt_reg[15]\ : in STD_LOGIC;
    \ts_cnt_reg[16]\ : in STD_LOGIC;
    \ts_cnt_reg[17]\ : in STD_LOGIC;
    \ts_cnt_reg[18]\ : in STD_LOGIC;
    \ts_cnt_reg[19]\ : in STD_LOGIC;
    \ts_cnt_reg[20]\ : in STD_LOGIC;
    \ts_cnt_reg[21]\ : in STD_LOGIC;
    \ts_cnt_reg[22]\ : in STD_LOGIC;
    \ts_cnt_reg[23]\ : in STD_LOGIC;
    \ts_cnt_reg[24]\ : in STD_LOGIC;
    \ts_cnt_reg[25]\ : in STD_LOGIC;
    \ts_cnt_reg[26]\ : in STD_LOGIC;
    \ts_cnt_reg[27]\ : in STD_LOGIC;
    \ts_cnt_reg[28]\ : in STD_LOGIC;
    \ts_cnt_reg[29]\ : in STD_LOGIC;
    \ts_cnt_reg[30]\ : in STD_LOGIC;
    \ts_cnt_reg[31]\ : in STD_LOGIC;
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \top_rtds_axis_0_0_rtds_axis_axi_slv\;

architecture STRUCTURE of \top_rtds_axis_0_0_rtds_axis_axi_slv\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal coalesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal irq_ts_INST_0_i_10_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_14_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_15_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_16_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_17_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_1_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_1_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_2_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_2_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_2_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_2_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_3_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_4_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_5_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_6_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_6_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_6_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_6_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_7_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_8_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_9_n_0 : STD_LOGIC;
  signal mrate_axis2rtds : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mrate_rtds2axis : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_ctl_arready\ : STD_LOGIC;
  signal \^s_axi_ctl_awready\ : STD_LOGIC;
  signal \^s_axi_ctl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctl_rvalid\ : STD_LOGIC;
  signal \^s_axi_ctl_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg_coalesc[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_coalesc[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_coalesc[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_coalesc[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_axis2rtds[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_axis2rtds[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_axis2rtds[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_axis2rtds[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_rtds2axis[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_rtds2axis[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_rtds2axis[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_mrate_rtds2axis[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_version[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_version[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_version[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_version[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg_version_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal NLW_irq_ts_INST_0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_irq_ts_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_ts_INST_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_ts_INST_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg_version[31]_i_2\ : label is "soft_lutpair0";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  s_axi_ctl_arready <= \^s_axi_ctl_arready\;
  s_axi_ctl_awready <= \^s_axi_ctl_awready\;
  s_axi_ctl_bvalid <= \^s_axi_ctl_bvalid\;
  s_axi_ctl_rvalid <= \^s_axi_ctl_rvalid\;
  s_axi_ctl_wready <= \^s_axi_ctl_wready\;
SFP_TX_DISABLE_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => control(0),
      O => SFP_TX_DISABLE
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => axi_arready_i_1_n_0,
      D => s_axi_ctl_araddr(0),
      Q => sel0(0),
      S => SR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => axi_arready_i_1_n_0,
      D => s_axi_ctl_araddr(1),
      Q => sel0(1),
      S => SR(0)
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => axi_arready_i_1_n_0,
      D => s_axi_ctl_araddr(2),
      Q => sel0(2),
      S => SR(0)
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => axi_arready_i_1_n_0,
      D => s_axi_ctl_araddr(3),
      Q => sel0(3),
      S => SR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_ctl_arvalid,
      I1 => \^s_axi_ctl_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_ctl_arready\,
      R => SR(0)
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => axi_awready_i_1_n_0,
      D => s_axi_ctl_awaddr(0),
      Q => axi_awaddr(2),
      R => SR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => axi_awready_i_1_n_0,
      D => s_axi_ctl_awaddr(1),
      Q => axi_awaddr(3),
      R => SR(0)
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => axi_awready_i_1_n_0,
      D => s_axi_ctl_awaddr(2),
      Q => axi_awaddr(4),
      R => SR(0)
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => axi_awready_i_1_n_0,
      D => s_axi_ctl_awaddr(3),
      Q => axi_awaddr(5),
      R => SR(0)
    );
axi_awready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_ctl_wvalid,
      I1 => s_axi_ctl_awvalid,
      I2 => \^s_axi_ctl_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s_axi_ctl_awready\,
      R => SR(0)
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_ctl_awready\,
      I1 => \^s_axi_ctl_wready\,
      I2 => s_axi_ctl_wvalid,
      I3 => s_axi_ctl_awvalid,
      I4 => s_axi_ctl_bready,
      I5 => \^s_axi_ctl_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_ctl_bvalid\,
      R => SR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(0),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[0]_i_2_n_0\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => \ts_cnt_reg[0]\,
      I2 => sel0(1),
      I3 => control(0),
      I4 => sel0(0),
      I5 => CardDetected,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(0),
      I1 => \^q\(0),
      I2 => sel0(1),
      I3 => coalesc(0),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(10),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[10]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[10]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(10),
      I1 => \^q\(10),
      I2 => sel0(1),
      I3 => coalesc(10),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(11),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[11]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[11]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(11),
      I1 => \^q\(11),
      I2 => sel0(1),
      I3 => coalesc(11),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(12),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[12]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[12]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(12),
      I1 => \^q\(12),
      I2 => sel0(1),
      I3 => coalesc(12),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(13),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[13]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[13]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(13),
      I1 => \^q\(13),
      I2 => sel0(1),
      I3 => coalesc(13),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(14),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[14]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[14]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(14),
      I1 => \^q\(14),
      I2 => sel0(1),
      I3 => coalesc(14),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(15),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[15]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[15]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(15),
      I1 => \^q\(15),
      I2 => sel0(1),
      I3 => coalesc(15),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(16),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[16]_i_2_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[16]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[16]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(16),
      I1 => \slv_reg_version_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(17),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[17]_i_2_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[17]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[17]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(17),
      I1 => \slv_reg_version_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(18),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[18]_i_2_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[18]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[18]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(18),
      I1 => \slv_reg_version_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(19),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[19]_i_2_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[19]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[19]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(19),
      I1 => \slv_reg_version_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(1),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[1]_i_2_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => \ts_cnt_reg[1]\,
      I2 => sel0(1),
      I3 => control(1),
      I4 => sel0(0),
      I5 => LinkUp,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(1),
      I1 => \^q\(1),
      I2 => sel0(1),
      I3 => coalesc(1),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(20),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[20]_i_2_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[20]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[20]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(20),
      I1 => \slv_reg_version_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(21),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[21]_i_2_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[21]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[21]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(21),
      I1 => \slv_reg_version_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(22),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[22]_i_2_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[22]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[22]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(22),
      I1 => \slv_reg_version_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(23),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[23]_i_2_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[23]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[23]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(23),
      I1 => \slv_reg_version_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(24),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[24]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[24]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(24),
      I1 => \slv_reg_version_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(25),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[25]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[25]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(25),
      I1 => \slv_reg_version_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(26),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[26]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[26]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(26),
      I1 => \slv_reg_version_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(27),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[27]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[27]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(27),
      I1 => \slv_reg_version_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(28),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[28]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[28]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(28),
      I1 => \slv_reg_version_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(29),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[29]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[29]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(29),
      I1 => \slv_reg_version_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(2),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[2]_i_2_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => \ts_cnt_reg[2]\,
      I2 => sel0(1),
      I3 => control(2),
      I4 => sel0(0),
      I5 => UserTxFull,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(2),
      I1 => \^q\(2),
      I2 => sel0(1),
      I3 => coalesc(2),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(30),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[30]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[30]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(30),
      I1 => \slv_reg_version_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_ctl_arready\,
      I1 => s_axi_ctl_arvalid,
      I2 => \^s_axi_ctl_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(31),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[31]_i_3_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[31]_i_4_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[31]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mrate_rtds2axis(31),
      I1 => \slv_reg_version_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => coalesc(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[3]_i_2_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => \ts_cnt_reg[3]\,
      I2 => sel0(1),
      I3 => control(3),
      I4 => sel0(0),
      I5 => UserTxInProgress,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(3),
      I1 => \^q\(3),
      I2 => sel0(1),
      I3 => coalesc(3),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(4),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[4]_i_2_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(4),
      I1 => \ts_cnt_reg[4]\,
      I2 => sel0(1),
      I3 => control(4),
      I4 => sel0(0),
      I5 => case_running_reg,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(4),
      I1 => \^q\(4),
      I2 => sel0(1),
      I3 => coalesc(4),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(5),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[5]_i_2_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(5),
      I1 => \ts_cnt_reg[5]\,
      I2 => sel0(1),
      I3 => control(5),
      I4 => sel0(0),
      I5 => case_inreset_reg,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(5),
      I1 => \^q\(5),
      I2 => sel0(1),
      I3 => coalesc(5),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(6),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data3(6),
      I1 => \ts_cnt_reg[6]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => control(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(6),
      I1 => \^q\(6),
      I2 => sel0(1),
      I3 => coalesc(6),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(7),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data3(7),
      I1 => \ts_cnt_reg[7]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => control(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(7),
      I1 => \^q\(7),
      I2 => sel0(1),
      I3 => coalesc(7),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(8),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[8]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[8]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(8),
      I1 => \^q\(8),
      I2 => sel0(1),
      I3 => coalesc(8),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel0(0),
      I1 => mrate_axis2rtds(9),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \axi_rdata[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \axi_rdata[9]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \ts_cnt_reg[9]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => control(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mrate_rtds2axis(9),
      I1 => \^q\(9),
      I2 => sel0(1),
      I3 => coalesc(9),
      I4 => sel0(0),
      I5 => \ts_prev_period_cnt_reg[15]\(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(0),
      Q => s_axi_ctl_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_3_n_0\,
      I1 => \axi_rdata[0]_i_4_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(10),
      Q => s_axi_ctl_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(11),
      Q => s_axi_ctl_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(12),
      Q => s_axi_ctl_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(13),
      Q => s_axi_ctl_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(14),
      Q => s_axi_ctl_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(15),
      Q => s_axi_ctl_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(16),
      Q => s_axi_ctl_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(17),
      Q => s_axi_ctl_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(18),
      Q => s_axi_ctl_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(19),
      Q => s_axi_ctl_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(1),
      Q => s_axi_ctl_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_3_n_0\,
      I1 => \axi_rdata[1]_i_4_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(20),
      Q => s_axi_ctl_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(21),
      Q => s_axi_ctl_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(22),
      Q => s_axi_ctl_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(23),
      Q => s_axi_ctl_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(24),
      Q => s_axi_ctl_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(25),
      Q => s_axi_ctl_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(26),
      Q => s_axi_ctl_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(27),
      Q => s_axi_ctl_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(28),
      Q => s_axi_ctl_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(29),
      Q => s_axi_ctl_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(2),
      Q => s_axi_ctl_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_3_n_0\,
      I1 => \axi_rdata[2]_i_4_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(30),
      Q => s_axi_ctl_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(31),
      Q => s_axi_ctl_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(3),
      Q => s_axi_ctl_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_3_n_0\,
      I1 => \axi_rdata[3]_i_4_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(4),
      Q => s_axi_ctl_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_3_n_0\,
      I1 => \axi_rdata[4]_i_4_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(5),
      Q => s_axi_ctl_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_3_n_0\,
      I1 => \axi_rdata[5]_i_4_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(6),
      Q => s_axi_ctl_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_3_n_0\,
      I1 => \axi_rdata[6]_i_4_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(7),
      Q => s_axi_ctl_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_3_n_0\,
      I1 => \axi_rdata[7]_i_4_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(8),
      Q => s_axi_ctl_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(9),
      Q => s_axi_ctl_rdata(9),
      R => SR(0)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_ctl_arvalid,
      I1 => \^s_axi_ctl_arready\,
      I2 => \^s_axi_ctl_rvalid\,
      I3 => s_axi_ctl_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_ctl_rvalid\,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_ctl_wvalid,
      I1 => s_axi_ctl_awvalid,
      I2 => \^s_axi_ctl_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s_axi_ctl_wready\,
      R => SR(0)
    );
irq_ts_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_2_n_0,
      CO(3) => NLW_irq_ts_INST_0_i_1_CO_UNCONNECTED(3),
      CO(2) => CO(0),
      CO(1) => irq_ts_INST_0_i_1_n_2,
      CO(0) => irq_ts_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_ts_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => irq_ts_INST_0_i_3_n_0,
      S(1) => irq_ts_INST_0_i_4_n_0,
      S(0) => irq_ts_INST_0_i_5_n_0
    );
irq_ts_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(11),
      I1 => coalesc(12),
      I2 => coalesc(14),
      I3 => plusOp(13),
      I4 => coalesc(13),
      I5 => plusOp(12),
      O => irq_ts_INST_0_i_10_n_0
    );
irq_ts_INST_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(8),
      I1 => coalesc(9),
      I2 => coalesc(11),
      I3 => plusOp(10),
      I4 => coalesc(10),
      I5 => plusOp(9),
      O => irq_ts_INST_0_i_14_n_0
    );
irq_ts_INST_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(5),
      I1 => coalesc(6),
      I2 => coalesc(8),
      I3 => plusOp(7),
      I4 => coalesc(7),
      I5 => plusOp(6),
      O => irq_ts_INST_0_i_15_n_0
    );
irq_ts_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(2),
      I1 => coalesc(3),
      I2 => coalesc(5),
      I3 => plusOp(4),
      I4 => coalesc(4),
      I5 => plusOp(3),
      O => irq_ts_INST_0_i_16_n_0
    );
irq_ts_INST_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(0),
      I1 => coalesc(0),
      I2 => coalesc(2),
      I3 => plusOp(1),
      I4 => coalesc(1),
      I5 => plusOp(0),
      O => irq_ts_INST_0_i_17_n_0
    );
irq_ts_INST_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_6_n_0,
      CO(3) => irq_ts_INST_0_i_2_n_0,
      CO(2) => irq_ts_INST_0_i_2_n_1,
      CO(1) => irq_ts_INST_0_i_2_n_2,
      CO(0) => irq_ts_INST_0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_ts_INST_0_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => irq_ts_INST_0_i_7_n_0,
      S(2) => irq_ts_INST_0_i_8_n_0,
      S(1) => irq_ts_INST_0_i_9_n_0,
      S(0) => irq_ts_INST_0_i_10_n_0
    );
irq_ts_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => plusOp(29),
      I1 => coalesc(30),
      I2 => plusOp(30),
      I3 => coalesc(31),
      O => irq_ts_INST_0_i_3_n_0
    );
irq_ts_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(26),
      I1 => coalesc(27),
      I2 => coalesc(29),
      I3 => plusOp(28),
      I4 => coalesc(28),
      I5 => plusOp(27),
      O => irq_ts_INST_0_i_4_n_0
    );
irq_ts_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(23),
      I1 => coalesc(24),
      I2 => coalesc(26),
      I3 => plusOp(25),
      I4 => coalesc(25),
      I5 => plusOp(24),
      O => irq_ts_INST_0_i_5_n_0
    );
irq_ts_INST_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => irq_ts_INST_0_i_6_n_0,
      CO(2) => irq_ts_INST_0_i_6_n_1,
      CO(1) => irq_ts_INST_0_i_6_n_2,
      CO(0) => irq_ts_INST_0_i_6_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_ts_INST_0_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => irq_ts_INST_0_i_14_n_0,
      S(2) => irq_ts_INST_0_i_15_n_0,
      S(1) => irq_ts_INST_0_i_16_n_0,
      S(0) => irq_ts_INST_0_i_17_n_0
    );
irq_ts_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(20),
      I1 => coalesc(21),
      I2 => coalesc(23),
      I3 => plusOp(22),
      I4 => coalesc(22),
      I5 => plusOp(21),
      O => irq_ts_INST_0_i_7_n_0
    );
irq_ts_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(17),
      I1 => coalesc(18),
      I2 => coalesc(20),
      I3 => plusOp(19),
      I4 => coalesc(19),
      I5 => plusOp(18),
      O => irq_ts_INST_0_i_8_n_0
    );
irq_ts_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => plusOp(14),
      I1 => coalesc(15),
      I2 => coalesc(17),
      I3 => plusOp(16),
      I4 => coalesc(16),
      I5 => plusOp(15),
      O => irq_ts_INST_0_i_9_n_0
    );
\slv_reg_coalesc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(1),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_coalesc[15]_i_1_n_0\
    );
\slv_reg_coalesc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(2),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_coalesc[23]_i_1_n_0\
    );
\slv_reg_coalesc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(3),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_coalesc[31]_i_1_n_0\
    );
\slv_reg_coalesc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(0),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_coalesc[7]_i_1_n_0\
    );
\slv_reg_coalesc_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(0),
      Q => coalesc(0),
      S => SR(0)
    );
\slv_reg_coalesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(10),
      Q => coalesc(10),
      R => SR(0)
    );
\slv_reg_coalesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(11),
      Q => coalesc(11),
      R => SR(0)
    );
\slv_reg_coalesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(12),
      Q => coalesc(12),
      R => SR(0)
    );
\slv_reg_coalesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(13),
      Q => coalesc(13),
      R => SR(0)
    );
\slv_reg_coalesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(14),
      Q => coalesc(14),
      R => SR(0)
    );
\slv_reg_coalesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(15),
      Q => coalesc(15),
      R => SR(0)
    );
\slv_reg_coalesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(16),
      Q => coalesc(16),
      R => SR(0)
    );
\slv_reg_coalesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(17),
      Q => coalesc(17),
      R => SR(0)
    );
\slv_reg_coalesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(18),
      Q => coalesc(18),
      R => SR(0)
    );
\slv_reg_coalesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(19),
      Q => coalesc(19),
      R => SR(0)
    );
\slv_reg_coalesc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(1),
      Q => coalesc(1),
      R => SR(0)
    );
\slv_reg_coalesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(20),
      Q => coalesc(20),
      R => SR(0)
    );
\slv_reg_coalesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(21),
      Q => coalesc(21),
      R => SR(0)
    );
\slv_reg_coalesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(22),
      Q => coalesc(22),
      R => SR(0)
    );
\slv_reg_coalesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(23),
      Q => coalesc(23),
      R => SR(0)
    );
\slv_reg_coalesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(24),
      Q => coalesc(24),
      R => SR(0)
    );
\slv_reg_coalesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(25),
      Q => coalesc(25),
      R => SR(0)
    );
\slv_reg_coalesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(26),
      Q => coalesc(26),
      R => SR(0)
    );
\slv_reg_coalesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(27),
      Q => coalesc(27),
      R => SR(0)
    );
\slv_reg_coalesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(28),
      Q => coalesc(28),
      R => SR(0)
    );
\slv_reg_coalesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(29),
      Q => coalesc(29),
      R => SR(0)
    );
\slv_reg_coalesc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(2),
      Q => coalesc(2),
      R => SR(0)
    );
\slv_reg_coalesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(30),
      Q => coalesc(30),
      R => SR(0)
    );
\slv_reg_coalesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(31),
      Q => coalesc(31),
      R => SR(0)
    );
\slv_reg_coalesc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(3),
      Q => coalesc(3),
      R => SR(0)
    );
\slv_reg_coalesc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(4),
      Q => coalesc(4),
      R => SR(0)
    );
\slv_reg_coalesc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(5),
      Q => coalesc(5),
      R => SR(0)
    );
\slv_reg_coalesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(6),
      Q => coalesc(6),
      R => SR(0)
    );
\slv_reg_coalesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(7),
      Q => coalesc(7),
      R => SR(0)
    );
\slv_reg_coalesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(8),
      Q => coalesc(8),
      R => SR(0)
    );
\slv_reg_coalesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_coalesc[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(9),
      Q => coalesc(9),
      R => SR(0)
    );
\slv_reg_control[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(4),
      I3 => s_axi_ctl_wstrb(1),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => p_1_in(15)
    );
\slv_reg_control[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(4),
      I3 => s_axi_ctl_wstrb(2),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => p_1_in(23)
    );
\slv_reg_control[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(4),
      I3 => s_axi_ctl_wstrb(3),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => p_1_in(31)
    );
\slv_reg_control[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(4),
      I3 => s_axi_ctl_wstrb(0),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => p_1_in(0)
    );
\slv_reg_control_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(0),
      Q => control(0),
      R => SR(0)
    );
\slv_reg_control_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(10),
      Q => control(10),
      R => SR(0)
    );
\slv_reg_control_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(11),
      Q => control(11),
      R => SR(0)
    );
\slv_reg_control_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(12),
      Q => control(12),
      R => SR(0)
    );
\slv_reg_control_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(13),
      Q => control(13),
      R => SR(0)
    );
\slv_reg_control_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(14),
      Q => control(14),
      R => SR(0)
    );
\slv_reg_control_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(15),
      Q => control(15),
      R => SR(0)
    );
\slv_reg_control_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(16),
      Q => control(16),
      R => SR(0)
    );
\slv_reg_control_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(17),
      Q => control(17),
      R => SR(0)
    );
\slv_reg_control_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(18),
      Q => control(18),
      R => SR(0)
    );
\slv_reg_control_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(19),
      Q => control(19),
      R => SR(0)
    );
\slv_reg_control_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(1),
      Q => control(1),
      R => SR(0)
    );
\slv_reg_control_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(20),
      Q => control(20),
      R => SR(0)
    );
\slv_reg_control_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(21),
      Q => control(21),
      R => SR(0)
    );
\slv_reg_control_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(22),
      Q => control(22),
      R => SR(0)
    );
\slv_reg_control_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(23),
      D => s_axi_ctl_wdata(23),
      Q => control(23),
      R => SR(0)
    );
\slv_reg_control_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(24),
      Q => control(24),
      R => SR(0)
    );
\slv_reg_control_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(25),
      Q => control(25),
      R => SR(0)
    );
\slv_reg_control_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(26),
      Q => control(26),
      R => SR(0)
    );
\slv_reg_control_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(27),
      Q => control(27),
      R => SR(0)
    );
\slv_reg_control_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(28),
      Q => control(28),
      R => SR(0)
    );
\slv_reg_control_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(29),
      Q => control(29),
      R => SR(0)
    );
\slv_reg_control_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(2),
      Q => control(2),
      R => SR(0)
    );
\slv_reg_control_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(30),
      Q => control(30),
      R => SR(0)
    );
\slv_reg_control_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(31),
      D => s_axi_ctl_wdata(31),
      Q => control(31),
      R => SR(0)
    );
\slv_reg_control_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(3),
      Q => control(3),
      R => SR(0)
    );
\slv_reg_control_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(4),
      Q => control(4),
      R => SR(0)
    );
\slv_reg_control_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(5),
      Q => control(5),
      R => SR(0)
    );
\slv_reg_control_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(6),
      Q => control(6),
      R => SR(0)
    );
\slv_reg_control_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(0),
      D => s_axi_ctl_wdata(7),
      Q => control(7),
      R => SR(0)
    );
\slv_reg_control_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(8),
      Q => control(8),
      R => SR(0)
    );
\slv_reg_control_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => p_1_in(15),
      D => s_axi_ctl_wdata(9),
      Q => control(9),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(4),
      I1 => axi_awaddr(2),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(5),
      I4 => \slv_reg_wren__0\,
      I5 => s_axi_ctl_wstrb(1),
      O => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\
    );
\slv_reg_mrate_axis2rtds[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(4),
      I1 => axi_awaddr(2),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(5),
      I4 => \slv_reg_wren__0\,
      I5 => s_axi_ctl_wstrb(2),
      O => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\
    );
\slv_reg_mrate_axis2rtds[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(4),
      I1 => axi_awaddr(2),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(5),
      I4 => \slv_reg_wren__0\,
      I5 => s_axi_ctl_wstrb(3),
      O => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\
    );
\slv_reg_mrate_axis2rtds[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_awaddr(4),
      I1 => axi_awaddr(2),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(5),
      I4 => \slv_reg_wren__0\,
      I5 => s_axi_ctl_wstrb(0),
      O => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\
    );
\slv_reg_mrate_axis2rtds_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(0),
      Q => mrate_axis2rtds(0),
      S => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(10),
      Q => mrate_axis2rtds(10),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(11),
      Q => mrate_axis2rtds(11),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(12),
      Q => mrate_axis2rtds(12),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(13),
      Q => mrate_axis2rtds(13),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(14),
      Q => mrate_axis2rtds(14),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(15),
      Q => mrate_axis2rtds(15),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(16),
      Q => mrate_axis2rtds(16),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(17),
      Q => mrate_axis2rtds(17),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(18),
      Q => mrate_axis2rtds(18),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(19),
      Q => mrate_axis2rtds(19),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(1),
      Q => mrate_axis2rtds(1),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(20),
      Q => mrate_axis2rtds(20),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(21),
      Q => mrate_axis2rtds(21),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(22),
      Q => mrate_axis2rtds(22),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(23),
      Q => mrate_axis2rtds(23),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(24),
      Q => mrate_axis2rtds(24),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(25),
      Q => mrate_axis2rtds(25),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(26),
      Q => mrate_axis2rtds(26),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(27),
      Q => mrate_axis2rtds(27),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(28),
      Q => mrate_axis2rtds(28),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(29),
      Q => mrate_axis2rtds(29),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(2),
      Q => mrate_axis2rtds(2),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(30),
      Q => mrate_axis2rtds(30),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(31),
      Q => mrate_axis2rtds(31),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(3),
      Q => mrate_axis2rtds(3),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(4),
      Q => mrate_axis2rtds(4),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(5),
      Q => mrate_axis2rtds(5),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(6),
      Q => mrate_axis2rtds(6),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(7),
      Q => mrate_axis2rtds(7),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(8),
      Q => mrate_axis2rtds(8),
      R => SR(0)
    );
\slv_reg_mrate_axis2rtds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_axis2rtds[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(9),
      Q => mrate_axis2rtds(9),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(4),
      I2 => s_axi_ctl_wstrb(1),
      I3 => axi_awaddr(3),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\
    );
\slv_reg_mrate_rtds2axis[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(4),
      I2 => s_axi_ctl_wstrb(2),
      I3 => axi_awaddr(3),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\
    );
\slv_reg_mrate_rtds2axis[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(4),
      I2 => s_axi_ctl_wstrb(3),
      I3 => axi_awaddr(3),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\
    );
\slv_reg_mrate_rtds2axis[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(4),
      I2 => s_axi_ctl_wstrb(0),
      I3 => axi_awaddr(3),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(2),
      O => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\
    );
\slv_reg_mrate_rtds2axis_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(0),
      Q => mrate_rtds2axis(0),
      S => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(10),
      Q => mrate_rtds2axis(10),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(11),
      Q => mrate_rtds2axis(11),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(12),
      Q => mrate_rtds2axis(12),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(13),
      Q => mrate_rtds2axis(13),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(14),
      Q => mrate_rtds2axis(14),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(15),
      Q => mrate_rtds2axis(15),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(16),
      Q => mrate_rtds2axis(16),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(17),
      Q => mrate_rtds2axis(17),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(18),
      Q => mrate_rtds2axis(18),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(19),
      Q => mrate_rtds2axis(19),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(1),
      Q => mrate_rtds2axis(1),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(20),
      Q => mrate_rtds2axis(20),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(21),
      Q => mrate_rtds2axis(21),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(22),
      Q => mrate_rtds2axis(22),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(23),
      Q => mrate_rtds2axis(23),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(24),
      Q => mrate_rtds2axis(24),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(25),
      Q => mrate_rtds2axis(25),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(26),
      Q => mrate_rtds2axis(26),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(27),
      Q => mrate_rtds2axis(27),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(28),
      Q => mrate_rtds2axis(28),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(29),
      Q => mrate_rtds2axis(29),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(2),
      Q => mrate_rtds2axis(2),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(30),
      Q => mrate_rtds2axis(30),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(31),
      Q => mrate_rtds2axis(31),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(3),
      Q => mrate_rtds2axis(3),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(4),
      Q => mrate_rtds2axis(4),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(5),
      Q => mrate_rtds2axis(5),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(6),
      Q => mrate_rtds2axis(6),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(7),
      Q => mrate_rtds2axis(7),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(8),
      Q => mrate_rtds2axis(8),
      R => SR(0)
    );
\slv_reg_mrate_rtds2axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_mrate_rtds2axis[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(9),
      Q => mrate_rtds2axis(9),
      R => SR(0)
    );
\slv_reg_version[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(1),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(3),
      O => \slv_reg_version[15]_i_1_n_0\
    );
\slv_reg_version[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(2),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(3),
      O => \slv_reg_version[23]_i_1_n_0\
    );
\slv_reg_version[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(3),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(3),
      O => \slv_reg_version[31]_i_1_n_0\
    );
\slv_reg_version[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_ctl_awready\,
      I1 => \^s_axi_ctl_wready\,
      I2 => s_axi_ctl_wvalid,
      I3 => s_axi_ctl_awvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg_version[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => s_axi_ctl_wstrb(0),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(4),
      I4 => \slv_reg_wren__0\,
      I5 => axi_awaddr(3),
      O => \slv_reg_version[7]_i_1_n_0\
    );
\slv_reg_version_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(0),
      Q => \^q\(0),
      S => SR(0)
    );
\slv_reg_version_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\slv_reg_version_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\slv_reg_version_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(12),
      Q => \^q\(12),
      R => SR(0)
    );
\slv_reg_version_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(13),
      Q => \^q\(13),
      R => SR(0)
    );
\slv_reg_version_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(14),
      Q => \^q\(14),
      R => SR(0)
    );
\slv_reg_version_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(15),
      Q => \^q\(15),
      R => SR(0)
    );
\slv_reg_version_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(16),
      Q => \slv_reg_version_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg_version_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(17),
      Q => \slv_reg_version_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg_version_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(18),
      Q => \slv_reg_version_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg_version_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(19),
      Q => \slv_reg_version_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg_version_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\slv_reg_version_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(20),
      Q => \slv_reg_version_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg_version_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(21),
      Q => \slv_reg_version_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg_version_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(22),
      Q => \slv_reg_version_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg_version_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[23]_i_1_n_0\,
      D => s_axi_ctl_wdata(23),
      Q => \slv_reg_version_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg_version_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(24),
      Q => \slv_reg_version_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg_version_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(25),
      Q => \slv_reg_version_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg_version_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(26),
      Q => \slv_reg_version_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg_version_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(27),
      Q => \slv_reg_version_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg_version_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(28),
      Q => \slv_reg_version_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg_version_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(29),
      Q => \slv_reg_version_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg_version_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\slv_reg_version_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(30),
      Q => \slv_reg_version_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg_version_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[31]_i_1_n_0\,
      D => s_axi_ctl_wdata(31),
      Q => \slv_reg_version_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg_version_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\slv_reg_version_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\slv_reg_version_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\slv_reg_version_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\slv_reg_version_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[7]_i_1_n_0\,
      D => s_axi_ctl_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\slv_reg_version_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
\slv_reg_version_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => \slv_reg_version[15]_i_1_n_0\,
      D => s_axi_ctl_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_rtds_axis_fsm_axis2rtds\ is
  port (
    UserLockBank : out STD_LOGIC;
    UserFreeBank : out STD_LOGIC;
    UserTxWr : out STD_LOGIC;
    tx_inprogress_1d : out STD_LOGIC;
    irq_overflow : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_data_prev_reg[31]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Clk100M : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    meta_signal_1d_reg : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    UserTxFull : in STD_LOGIC;
    UserTstepPulse : in STD_LOGIC;
    case_running_reg : in STD_LOGIC;
    UserTxInProgress : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \top_rtds_axis_0_0_rtds_axis_fsm_axis2rtds\;

architecture STRUCTURE of \top_rtds_axis_0_0_rtds_axis_fsm_axis2rtds\ is
  signal \^usertxwr\ : STD_LOGIC;
  signal completed_i_1_n_0 : STD_LOGIC;
  signal completed_reg_n_0 : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[1]_i_1_n_0\ : STD_LOGIC;
  signal \index[2]_i_1_n_0\ : STD_LOGIC;
  signal \index[3]_i_1_n_0\ : STD_LOGIC;
  signal \index[4]_i_1_n_0\ : STD_LOGIC;
  signal \index[5]_i_1_n_0\ : STD_LOGIC;
  signal \index[5]_i_2_n_0\ : STD_LOGIC;
  signal \index[5]_i_3_n_0\ : STD_LOGIC;
  signal \index_reg_n_0_[0]\ : STD_LOGIC;
  signal \index_reg_n_0_[1]\ : STD_LOGIC;
  signal \index_reg_n_0_[2]\ : STD_LOGIC;
  signal \index_reg_n_0_[3]\ : STD_LOGIC;
  signal \index_reg_n_0_[4]\ : STD_LOGIC;
  signal \index_reg_n_0_[5]\ : STD_LOGIC;
  signal lock_bank_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_inprogress_1d\ : STD_LOGIC;
  signal tx_wr_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of completed_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \index[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \index[5]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[5]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of irq_overflow_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of lock_bank_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair5";
begin
  UserTxWr <= \^usertxwr\;
  tx_inprogress_1d <= \^tx_inprogress_1d\;
completed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => UserTstepPulse,
      I1 => UserTxInProgress,
      I2 => \^tx_inprogress_1d\,
      I3 => completed_reg_n_0,
      O => completed_i_1_n_0
    );
completed_reg: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => completed_i_1_n_0,
      Q => completed_reg_n_0
    );
free_bank_reg: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \state_reg_n_0_[1]\,
      Q => UserFreeBank
    );
\index[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[0]\,
      O => \index[0]_i_1_n_0\
    );
\index[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[1]\,
      I2 => \index_reg_n_0_[0]\,
      O => \index[1]_i_1_n_0\
    );
\index[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[2]\,
      I2 => \index_reg_n_0_[1]\,
      I3 => \index_reg_n_0_[0]\,
      O => \index[2]_i_1_n_0\
    );
\index[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[3]\,
      I2 => \index_reg_n_0_[2]\,
      I3 => \index_reg_n_0_[0]\,
      I4 => \index_reg_n_0_[1]\,
      O => \index[3]_i_1_n_0\
    );
\index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index_reg_n_0_[3]\,
      I3 => \index_reg_n_0_[1]\,
      I4 => \index_reg_n_0_[0]\,
      I5 => \index_reg_n_0_[2]\,
      O => \index[4]_i_1_n_0\
    );
\index[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020F"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => UserTxFull,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => \index[5]_i_1_n_0\
    );
\index[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \index_reg_n_0_[5]\,
      I2 => \index_reg_n_0_[4]\,
      I3 => \index[5]_i_3_n_0\,
      O => \index[5]_i_2_n_0\
    );
\index[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \index_reg_n_0_[3]\,
      I1 => \index_reg_n_0_[1]\,
      I2 => \index_reg_n_0_[0]\,
      I3 => \index_reg_n_0_[2]\,
      O => \index[5]_i_3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[0]_i_1_n_0\,
      Q => \index_reg_n_0_[0]\
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[1]_i_1_n_0\,
      Q => \index_reg_n_0_[1]\
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[2]_i_1_n_0\,
      Q => \index_reg_n_0_[2]\
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[3]_i_1_n_0\,
      Q => \index_reg_n_0_[3]\
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[4]_i_1_n_0\,
      Q => \index_reg_n_0_[4]\
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \index[5]_i_1_n_0\,
      CLR => SR(0),
      D => \index[5]_i_2_n_0\,
      Q => \index_reg_n_0_[5]\
    );
irq_overflow_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => completed_reg_n_0,
      I1 => UserTstepPulse,
      I2 => case_running_reg,
      O => irq_overflow
    );
lock_bank_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      O => lock_bank_i_1_n_0
    );
lock_bank_reg: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => lock_bank_i_1_n_0,
      Q => UserLockBank
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => UserTxFull,
      O => s_axis_tready
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7577222277770000"
    )
        port map (
      I0 => \out\,
      I1 => \state_reg_n_0_[1]\,
      I2 => UserTxFull,
      I3 => s_axis_tlast,
      I4 => \state_reg_n_0_[0]\,
      I5 => s_axis_tvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECC4444CCCC4444"
    )
        port map (
      I0 => \out\,
      I1 => \state_reg_n_0_[1]\,
      I2 => UserTxFull,
      I3 => s_axis_tlast,
      I4 => \state_reg_n_0_[0]\,
      I5 => s_axis_tvalid,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
\tx_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[0]\,
      Q => \rx_data_prev_reg[31]\(0)
    );
\tx_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[1]\,
      Q => \rx_data_prev_reg[31]\(1)
    );
\tx_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[2]\,
      Q => \rx_data_prev_reg[31]\(2)
    );
\tx_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[3]\,
      Q => \rx_data_prev_reg[31]\(3)
    );
\tx_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[4]\,
      Q => \rx_data_prev_reg[31]\(4)
    );
\tx_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => \index_reg_n_0_[5]\,
      Q => \rx_data_prev_reg[31]\(5)
    );
\tx_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => UserTxFull,
      I3 => s_axis_tvalid,
      O => \tx_data[31]_i_1_n_0\
    );
\tx_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(0),
      Q => Q(0)
    );
\tx_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(10),
      Q => Q(10)
    );
\tx_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(11),
      Q => Q(11)
    );
\tx_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(12),
      Q => Q(12)
    );
\tx_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(13),
      Q => Q(13)
    );
\tx_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(14),
      Q => Q(14)
    );
\tx_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(15),
      Q => Q(15)
    );
\tx_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(16),
      Q => Q(16)
    );
\tx_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(17),
      Q => Q(17)
    );
\tx_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(18),
      Q => Q(18)
    );
\tx_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(19),
      Q => Q(19)
    );
\tx_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(1),
      Q => Q(1)
    );
\tx_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(20),
      Q => Q(20)
    );
\tx_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(21),
      Q => Q(21)
    );
\tx_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(22),
      Q => Q(22)
    );
\tx_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(23),
      Q => Q(23)
    );
\tx_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(24),
      Q => Q(24)
    );
\tx_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(25),
      Q => Q(25)
    );
\tx_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(26),
      Q => Q(26)
    );
\tx_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(27),
      Q => Q(27)
    );
\tx_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(28),
      Q => Q(28)
    );
\tx_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(29),
      Q => Q(29)
    );
\tx_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(2),
      Q => Q(2)
    );
\tx_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(30),
      Q => Q(30)
    );
\tx_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(31),
      Q => Q(31)
    );
\tx_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(3),
      Q => Q(3)
    );
\tx_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(4),
      Q => Q(4)
    );
\tx_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(5),
      Q => Q(5)
    );
\tx_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(6),
      Q => Q(6)
    );
\tx_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(7),
      Q => Q(7)
    );
\tx_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(8),
      Q => Q(8)
    );
\tx_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => \tx_data[31]_i_1_n_0\,
      CLR => SR(0),
      D => s_axis_tdata(9),
      Q => Q(9)
    );
tx_inprogress_1d_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => meta_signal_1d_reg,
      Q => \^tx_inprogress_1d\,
      R => '0'
    );
tx_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FAFFFFF2FA0000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => UserTxFull,
      I4 => \out\,
      I5 => \^usertxwr\,
      O => tx_wr_i_1_n_0
    );
tx_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk100M,
      CE => '1',
      D => tx_wr_i_1_n_0,
      Q => \^usertxwr\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_rtds_axis_fsm_rtds2axis\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk100M : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    UserRxValid : in STD_LOGIC;
    UserRxAdr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \top_rtds_axis_0_0_rtds_axis_fsm_rtds2axis\;

architecture STRUCTURE of \top_rtds_axis_0_0_rtds_axis_fsm_rtds2axis\ is
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_2_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_3_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_4_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_5_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_6_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_7_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal rx_data_prev : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \wdt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wdt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdt[2]_i_1_n_0\ : STD_LOGIC;
  signal \wdt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wdt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_axis_tdata[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_axis_tdata[18]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_axis_tdata[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata[20]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_axis_tdata[21]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axis_tdata[22]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_axis_tdata[23]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_axis_tdata[24]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axis_tdata[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_axis_tdata[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_axis_tdata[27]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_axis_tdata[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axis_tdata[29]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[30]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[31]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of m_axis_tlast_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of m_axis_tlast_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wdt[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wdt[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wdt[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wdt[3]_i_1\ : label is "soft_lutpair6";
begin
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(0),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(10),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[10]_i_1_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(11),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[11]_i_1_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(12),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[12]_i_1_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(13),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[13]_i_1_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(14),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[14]_i_1_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(15),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[15]_i_1_n_0\
    );
\m_axis_tdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(16),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[16]_i_1_n_0\
    );
\m_axis_tdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(17),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[17]_i_1_n_0\
    );
\m_axis_tdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(18),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[18]_i_1_n_0\
    );
\m_axis_tdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(19),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[19]_i_1_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(1),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(20),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[20]_i_1_n_0\
    );
\m_axis_tdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(21),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[21]_i_1_n_0\
    );
\m_axis_tdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(22),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[22]_i_1_n_0\
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(23),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[23]_i_1_n_0\
    );
\m_axis_tdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(24),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[24]_i_1_n_0\
    );
\m_axis_tdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(25),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[25]_i_1_n_0\
    );
\m_axis_tdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(26),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[26]_i_1_n_0\
    );
\m_axis_tdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(27),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[27]_i_1_n_0\
    );
\m_axis_tdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(28),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[28]_i_1_n_0\
    );
\m_axis_tdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(29),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[29]_i_1_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(2),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[2]_i_1_n_0\
    );
\m_axis_tdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(30),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[30]_i_1_n_0\
    );
\m_axis_tdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(31),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => UserRxValid,
      I1 => \wdt_reg__0\(3),
      I2 => \wdt_reg__0\(2),
      I3 => \wdt_reg__0\(0),
      I4 => \wdt_reg__0\(1),
      O => \m_axis_tdata[31]_i_3_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(3),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[3]_i_1_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(4),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[4]_i_1_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(5),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[5]_i_1_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(6),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[6]_i_1_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(7),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(8),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[8]_i_1_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \m_axis_tdata[31]_i_3_n_0\,
      I1 => rx_data_prev(9),
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[9]_i_1_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => m_axis_tdata(0)
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[10]_i_1_n_0\,
      Q => m_axis_tdata(10)
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[11]_i_1_n_0\,
      Q => m_axis_tdata(11)
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[12]_i_1_n_0\,
      Q => m_axis_tdata(12)
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[13]_i_1_n_0\,
      Q => m_axis_tdata(13)
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[14]_i_1_n_0\,
      Q => m_axis_tdata(14)
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[15]_i_1_n_0\,
      Q => m_axis_tdata(15)
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[16]_i_1_n_0\,
      Q => m_axis_tdata(16)
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[17]_i_1_n_0\,
      Q => m_axis_tdata(17)
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[18]_i_1_n_0\,
      Q => m_axis_tdata(18)
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[19]_i_1_n_0\,
      Q => m_axis_tdata(19)
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => m_axis_tdata(1)
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[20]_i_1_n_0\,
      Q => m_axis_tdata(20)
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[21]_i_1_n_0\,
      Q => m_axis_tdata(21)
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[22]_i_1_n_0\,
      Q => m_axis_tdata(22)
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[23]_i_1_n_0\,
      Q => m_axis_tdata(23)
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[24]_i_1_n_0\,
      Q => m_axis_tdata(24)
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[25]_i_1_n_0\,
      Q => m_axis_tdata(25)
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[26]_i_1_n_0\,
      Q => m_axis_tdata(26)
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[27]_i_1_n_0\,
      Q => m_axis_tdata(27)
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[28]_i_1_n_0\,
      Q => m_axis_tdata(28)
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[29]_i_1_n_0\,
      Q => m_axis_tdata(29)
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[2]_i_1_n_0\,
      Q => m_axis_tdata(2)
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[30]_i_1_n_0\,
      Q => m_axis_tdata(30)
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[31]_i_1_n_0\,
      Q => m_axis_tdata(31)
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[3]_i_1_n_0\,
      Q => m_axis_tdata(3)
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[4]_i_1_n_0\,
      Q => m_axis_tdata(4)
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[5]_i_1_n_0\,
      Q => m_axis_tdata(5)
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[6]_i_1_n_0\,
      Q => m_axis_tdata(6)
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[7]_i_1_n_0\,
      Q => m_axis_tdata(7)
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[8]_i_1_n_0\,
      Q => m_axis_tdata(8)
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \m_axis_tdata[9]_i_1_n_0\,
      Q => m_axis_tdata(9)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => UserRxValid,
      I2 => m_axis_tlast_i_2_n_0,
      I3 => m_axis_tlast_i_3_n_0,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => m_axis_tlast_i_4_n_0,
      I1 => m_axis_tlast_i_5_n_0,
      I2 => m_axis_tlast_i_6_n_0,
      I3 => m_axis_tlast_i_7_n_0,
      O => m_axis_tlast_i_2_n_0
    );
m_axis_tlast_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \wdt_reg__0\(1),
      I1 => \wdt_reg__0\(0),
      I2 => \wdt_reg__0\(2),
      I3 => \wdt_reg__0\(3),
      O => m_axis_tlast_i_3_n_0
    );
m_axis_tlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => UserRxAdr(14),
      I1 => UserRxAdr(12),
      I2 => UserRxAdr(13),
      I3 => UserRxAdr(17),
      I4 => UserRxAdr(15),
      I5 => UserRxAdr(16),
      O => m_axis_tlast_i_4_n_0
    );
m_axis_tlast_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => UserRxAdr(22),
      I1 => UserRxAdr(21),
      I2 => UserRxAdr(23),
      I3 => UserRxAdr(18),
      I4 => UserRxAdr(19),
      I5 => UserRxAdr(20),
      O => m_axis_tlast_i_5_n_0
    );
m_axis_tlast_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => UserRxAdr(11),
      I1 => UserRxAdr(9),
      I2 => UserRxAdr(10),
      I3 => UserRxAdr(6),
      I4 => UserRxAdr(7),
      I5 => UserRxAdr(8),
      O => m_axis_tlast_i_6_n_0
    );
m_axis_tlast_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => UserRxAdr(5),
      I1 => UserRxAdr(3),
      I2 => UserRxAdr(4),
      I3 => UserRxAdr(0),
      I4 => UserRxAdr(1),
      I5 => UserRxAdr(2),
      O => m_axis_tlast_i_7_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => m_axis_tlast_i_1_n_0,
      Q => m_axis_tlast
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => UserRxValid,
      I2 => \wdt_reg__0\(1),
      I3 => \wdt_reg__0\(0),
      I4 => \wdt_reg__0\(2),
      I5 => \wdt_reg__0\(3),
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => m_axis_tvalid_i_1_n_0,
      Q => m_axis_tvalid
    );
\rx_data_prev_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(0),
      Q => rx_data_prev(0)
    );
\rx_data_prev_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(10),
      Q => rx_data_prev(10)
    );
\rx_data_prev_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(11),
      Q => rx_data_prev(11)
    );
\rx_data_prev_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(12),
      Q => rx_data_prev(12)
    );
\rx_data_prev_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(13),
      Q => rx_data_prev(13)
    );
\rx_data_prev_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(14),
      Q => rx_data_prev(14)
    );
\rx_data_prev_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(15),
      Q => rx_data_prev(15)
    );
\rx_data_prev_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(16),
      Q => rx_data_prev(16)
    );
\rx_data_prev_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(17),
      Q => rx_data_prev(17)
    );
\rx_data_prev_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(18),
      Q => rx_data_prev(18)
    );
\rx_data_prev_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(19),
      Q => rx_data_prev(19)
    );
\rx_data_prev_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(1),
      Q => rx_data_prev(1)
    );
\rx_data_prev_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(20),
      Q => rx_data_prev(20)
    );
\rx_data_prev_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(21),
      Q => rx_data_prev(21)
    );
\rx_data_prev_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(22),
      Q => rx_data_prev(22)
    );
\rx_data_prev_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(23),
      Q => rx_data_prev(23)
    );
\rx_data_prev_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(24),
      Q => rx_data_prev(24)
    );
\rx_data_prev_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(25),
      Q => rx_data_prev(25)
    );
\rx_data_prev_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(26),
      Q => rx_data_prev(26)
    );
\rx_data_prev_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(27),
      Q => rx_data_prev(27)
    );
\rx_data_prev_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(28),
      Q => rx_data_prev(28)
    );
\rx_data_prev_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(29),
      Q => rx_data_prev(29)
    );
\rx_data_prev_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(2),
      Q => rx_data_prev(2)
    );
\rx_data_prev_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(30),
      Q => rx_data_prev(30)
    );
\rx_data_prev_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(31),
      Q => rx_data_prev(31)
    );
\rx_data_prev_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(3),
      Q => rx_data_prev(3)
    );
\rx_data_prev_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(4),
      Q => rx_data_prev(4)
    );
\rx_data_prev_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(5),
      Q => rx_data_prev(5)
    );
\rx_data_prev_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(6),
      Q => rx_data_prev(6)
    );
\rx_data_prev_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(7),
      Q => rx_data_prev(7)
    );
\rx_data_prev_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(8),
      Q => rx_data_prev(8)
    );
\rx_data_prev_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => UserRxValid,
      CLR => SR(0),
      D => D(9),
      Q => rx_data_prev(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333330080C0C0"
    )
        port map (
      I0 => m_axis_tlast_i_2_n_0,
      I1 => \out\,
      I2 => UserRxValid,
      I3 => m_axis_tlast_i_3_n_0,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCC337F0000"
    )
        port map (
      I0 => m_axis_tlast_i_2_n_0,
      I1 => \out\,
      I2 => UserRxValid,
      I3 => m_axis_tlast_i_3_n_0,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => '0'
    );
\wdt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wdt_reg__0\(0),
      I1 => UserRxValid,
      O => \wdt[0]_i_1_n_0\
    );
\wdt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \wdt_reg__0\(1),
      I1 => \wdt_reg__0\(0),
      I2 => UserRxValid,
      O => \wdt[1]_i_1_n_0\
    );
\wdt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \wdt_reg__0\(2),
      I1 => \wdt_reg__0\(0),
      I2 => \wdt_reg__0\(1),
      I3 => UserRxValid,
      O => \wdt[2]_i_1_n_0\
    );
\wdt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \wdt_reg__0\(3),
      I1 => \wdt_reg__0\(2),
      I2 => \wdt_reg__0\(1),
      I3 => \wdt_reg__0\(0),
      I4 => UserRxValid,
      O => \wdt[3]_i_1_n_0\
    );
\wdt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \wdt[0]_i_1_n_0\,
      Q => \wdt_reg__0\(0)
    );
\wdt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \wdt[1]_i_1_n_0\,
      Q => \wdt_reg__0\(1)
    );
\wdt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \wdt[2]_i_1_n_0\,
      Q => \wdt_reg__0\(2)
    );
\wdt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clk100M,
      CE => '1',
      CLR => SR(0),
      D => \wdt[3]_i_1_n_0\,
      Q => \wdt_reg__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_two_flop_synchronizer\ is
  port (
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_inprogress_1d_reg : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    Clk100M : in STD_LOGIC;
    UserTxInProgress : in STD_LOGIC;
    tx_inprogress_1d : in STD_LOGIC
  );
end \top_rtds_axis_0_0_two_flop_synchronizer\;

architecture STRUCTURE of \top_rtds_axis_0_0_two_flop_synchronizer\ is
  signal meta_signal : STD_LOGIC;
  attribute MAXDELAY : real;
  attribute MAXDELAY of meta_signal : signal is 4.800000;
  attribute async_reg : string;
  attribute async_reg of meta_signal : signal is "true";
  signal meta_signal_1d : STD_LOGIC;
  attribute async_reg of meta_signal_1d : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of meta_signal_1d_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of meta_signal_1d_reg : label is "yes";
  attribute ASYNC_REG_boolean of meta_signal_reg : label is std.standard.true;
  attribute KEEP of meta_signal_reg : label is "yes";
  attribute maxdelay_string : string;
  attribute maxdelay_string of meta_signal_reg : label is "4.8 ns";
begin
  \out\ <= meta_signal_1d;
\m_axis_tdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => meta_signal_1d,
      O => SR(0)
    );
meta_signal_1d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => meta_signal,
      Q => meta_signal_1d,
      R => '0'
    );
meta_signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk100M,
      CE => '1',
      D => aresetn,
      Q => meta_signal,
      R => '0'
    );
tx_inprogress_1d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => UserTxInProgress,
      I1 => meta_signal_1d,
      I2 => tx_inprogress_1d,
      O => tx_inprogress_1d_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_Fifo18X1024_v7\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_rtds_axis_0_0_Fifo18X1024_v7\ : entity is "Fifo18X1024_v7,fifo_generator_v9_3,{}";
end \top_rtds_axis_0_0_Fifo18X1024_v7\;

architecture STRUCTURE of \top_rtds_axis_0_0_Fifo18X1024_v7\ is
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<4>1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<4>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<1>11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<2>11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<3>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<4>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<5>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<6>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<6>111\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<7>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<8>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<9>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<4>1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<4>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<1>11\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<2>11\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<3>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<4>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<5>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<6>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<6>111\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<7>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<8>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<9>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9\ : label is std.standard.true;
  attribute BMM_INFO_ADDRESS_RANGE : string;
  attribute BMM_INFO_ADDRESS_RANGE of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "/*_*_RANGE *";
  attribute BUS_INFO : string;
  attribute BUS_INFO of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "10:OUTPUT:RDADDRECC<9:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "blk_mem_gen_generic_cstr_NO3_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 10;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 3;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is "___XLNM___6___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is "___XLNM___5___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is std.standard.true;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute MSGON : string;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is "___XLNM___6___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is "___XLNM___5___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is std.standard.true;
begin
  empty <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\;
  full <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\;
  valid <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\;
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<4>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(9),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<4>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(9),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C4FFC4F500FF00"
    )
        port map (
      I0 => wr_en,
      I1 => rd_en,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<6>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<6>111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<7>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<8>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_208_o_add_0_OUT_xor<9>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[9]_gnd_208_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_GND_208_o_add_0_OUT\(9),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(9),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<4>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(9),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<4>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(9),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC54FCF4F050F0F0"
    )
        port map (
      I0 => rd_en,
      I1 => wr_en,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<6>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<6>111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<7>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<8>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[9]_GND_220_o_add_0_OUT_xor<9>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(9),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[9]_gnd_220_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_GND_220_o_add_0_OUT\(9),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(9),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(9)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\: entity work.\top_rtds_axis_0_0_blk_mem_gen_generic_cstr\
     port map (
      ADDRA(9 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(9 downto 0),
      ADDRB(9 downto 1) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(9 downto 1),
      ADDRB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\,
      CLKA => clk,
      CLKB => clk,
      DBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\,
      DINA(17 downto 0) => din(17 downto 0),
      DINB(17 downto 0) => B"000000000000000000",
      DOUTA(17 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\(17 downto 0),
      DOUTB(17 downto 0) => dout(17 downto 0),
      ENA => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      ENB => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(9 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\(9 downto 0),
      REGCEA(0) => '1',
      REGCEB(0) => '1',
      RSTA(0) => '0',
      RSTB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      SBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\,
      WEA(1) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEB(1 downto 0) => B"00"
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => rd_en,
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_fifo16_18_v7\ is
  port (
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_rtds_axis_0_0_fifo16_18_v7\ : entity is "Fifo16_18_v7,fifo_generator_v9_3,{}";
end \top_rtds_axis_0_0_fifo16_18_v7\;

architecture STRUCTURE of \top_rtds_axis_0_0_fifo16_18_v7\ is
  signal N2 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3_SW0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<2>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<3>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3_SW0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<2>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<3>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\ : label is std.standard.true;
  attribute BMM_INFO_ADDRESS_RANGE : string;
  attribute BMM_INFO_ADDRESS_RANGE of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "/*_*_RANGE *";
  attribute BUS_INFO : string;
  attribute BUS_INFO of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "4:OUTPUT:RDADDRECC<3:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "blk_mem_gen_generic_cstr_NO2_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 7;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 2;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is std.standard.true;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute MSGON : string;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is std.standard.true;
begin
  empty <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\;
  full <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\;
  valid <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\;
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I5 => N2,
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2FF22FF2FFFF"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => N2
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\,
      I5 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_188_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_188_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      I5 => N4,
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3BCE3BCEFFFF"
    )
        port map (
      I0 => rd_en,
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => N4
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\,
      I5 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_195_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_195_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\: entity work.\top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO2_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\
     port map (
      ADDRA(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3 downto 0),
      ADDRB(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3 downto 0),
      CLKA => clk,
      CLKB => clk,
      DBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\,
      DINA(17 downto 0) => din(17 downto 0),
      DINB(17 downto 0) => B"000000000000000000",
      DOUTA(17 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\(17 downto 0),
      DOUTB(17 downto 0) => dout(17 downto 0),
      ENA => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      ENB => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\(3 downto 0),
      REGCEA(0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEA_UNCONNECTED\(0),
      REGCEB(0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEB_UNCONNECTED\(0),
      RSTA(0) => '0',
      RSTB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      SBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\,
      WEA(1) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEB(1 downto 0) => B"00"
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => rd_en,
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_fifo16_8_v7\ is
  port (
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_rtds_axis_0_0_fifo16_8_v7\ : entity is "Fifo16_8_v7,fifo_generator_v9_3,{}";
end \top_rtds_axis_0_0_fifo16_8_v7\;

architecture STRUCTURE of \top_rtds_axis_0_0_fifo16_8_v7\ is
  signal N2 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3_SW0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<2>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<3>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3_SW0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<2>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<3>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\ : label is std.standard.true;
  attribute BMM_INFO_ADDRESS_RANGE : string;
  attribute BMM_INFO_ADDRESS_RANGE of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "/*_*_RANGE *";
  attribute BUS_INFO : string;
  attribute BUS_INFO of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "4:OUTPUT:RDADDRECC<3:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "blk_mem_gen_generic_cstr_NO1_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 5;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 1;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is std.standard.true;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute MSGON : string;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is std.standard.true;
begin
  empty <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\;
  full <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\;
  valid <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\;
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I5 => N2,
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2FF22FF2FFFF"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => N2
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\,
      I5 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o3\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_168_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_168_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      I5 => N4,
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3BCE3BCEFFFF"
    )
        port map (
      I0 => rd_en,
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => N4
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o5\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o6\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I4 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_or_6_o4\,
      I5 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[3]_GND_175_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_GND_175_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\: entity work.\top_rtds_axis_0_0_blk_mem_gen_generic_cstr_NO1_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\
     port map (
      ADDRA(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3 downto 0),
      ADDRB(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3 downto 0),
      CLKA => clk,
      CLKB => clk,
      DBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\,
      DINA(7 downto 0) => din(7 downto 0),
      DINB(7 downto 0) => B"00000000",
      DOUTA(7 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\(7 downto 0),
      DOUTB(7 downto 0) => dout(7 downto 0),
      ENA => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      ENB => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\(3 downto 0),
      REGCEA(0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEA_UNCONNECTED\(0),
      REGCEB(0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_REGCEB_UNCONNECTED\(0),
      RSTA(0) => '0',
      RSTB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      SBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\,
      WEA(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEB(0) => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => rd_en,
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_fifo512_64_ft\ is
  port (
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_rtds_axis_0_0_fifo512_64_ft\ : entity is "fifo512_64_ft,fifo_generator_v9_3,{}";
end \top_rtds_axis_0_0_fifo512_64_ft\;

architecture STRUCTURE of \top_rtds_axis_0_0_fifo512_64_ft\ is
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[8]_gnd_286_o_add_0_out_xor<6>11\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[8]_gnd_299_o_add_0_out_xor<6>11\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_full_gen\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : STD_LOGIC;
  signal \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : STD_LOGIC;
  signal \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1\ : label is "___XLNM___5___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In1\ : label is "___XLNM___2___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1\ : label is "___XLNM___6___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1\ : label is "___XLNM___5___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<4>1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<4>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<0>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<0>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<0>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<1>11\ : label is "___XLNM___8___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<2>11\ : label is "___XLNM___8___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<3>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<4>11\ : label is "___XLNM___1___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<5>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<6>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<6>111\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<7>11\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<7>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<7>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<8>11\ : label is "___XLNM___4___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<7>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<8>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<4>1\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\ : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "no";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<0>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<1>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<2>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<3>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<4>1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<1>11\ : label is "___XLNM___7___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<1>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<2>11\ : label is "___XLNM___7___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<2>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<2>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<3>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<4>11\ : label is "___XLNM___0___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<4>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<4>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<5>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<6>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<6>111\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<7>11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<7>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<7>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<8>11\ : label is "___XLNM___3___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<7>11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<8>11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8\ : label is std.standard.true;
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9\ : label is std.standard.true;
  attribute BMM_INFO_ADDRESS_RANGE : string;
  attribute BMM_INFO_ADDRESS_RANGE of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "/*_*_RANGE *";
  attribute BUS_INFO : string;
  attribute BUS_INFO of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "9:OUTPUT:RDADDRECC<8:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is "blk_mem_gen_generic_cstr_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 3;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\ : label is 0;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is "___XLNM___6___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is "___XLNM___10___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is "___XLNM___9___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN\ : label is "FDC";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN\ : label is std.standard.true;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\ : label is std.standard.true;
  attribute MSGON : string;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is "___XLNM___10___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is "FDP";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\ : label is std.standard.true;
  attribute ASYNC_REG of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute MSGON of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is "FD";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\ : label is std.standard.true;
  attribute PK_HLUTNM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is "___XLNM___9___U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\ : label is std.standard.true;
begin
  dout(63 downto 0) <= \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(63 downto 0);
  empty <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\;
  full <= \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\;
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2333"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rd_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      I3 => rd_en,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1-In\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state\(0),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      I2 => rd_en,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E8A"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      I3 => rd_en,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<4>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1<4>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0FDF0D0D0F0F0"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<0>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<6>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[8]_gnd_286_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<6>111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[8]_gnd_286_o_add_0_out_xor<6>11\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<7>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[8]_gnd_286_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_286_o_add_0_OUT_xor<8>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/madd_gc0.count[8]_gnd_286_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\,
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_GND_286_o_add_0_OUT\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1<4>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\(3 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(3 downto 0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet\(3),
      CO(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<0>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count\(0),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<1>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(2),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<2>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(4),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<3>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(6),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1<4>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003A303A00303030"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_full_gen\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en\,
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      PRE => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb\,
      PRE => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<1>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<2>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<4>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<6>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[8]_gnd_299_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<6>111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      I3 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      I5 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[8]_gnd_299_o_add_0_out_xor<6>11\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<7>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[8]_gnd_299_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[8]_GND_299_o_add_0_OUT_xor<8>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      I1 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      I2 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      I3 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/madd_gcc0.gc0.count[8]_gnd_299_o_add_0_out_xor<6>11\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_GND_299_o_add_0_OUT\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(3)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(4)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(5)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(6)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(7)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      CLR => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1),
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(0),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(0),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(1),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(1),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(10),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(10),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(11),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(11),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(12),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(12),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(13),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(13),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(14),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(14),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(15),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(15),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(16),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(16),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(17),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(17),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(18),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(18),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(19),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(19),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(2),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(2),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(20),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(20),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(21),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(21),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(22),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(22),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(23),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(23),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(24),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(24),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(25),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(25),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(26),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(26),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(27),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(27),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(28),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(28),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(29),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(29),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(3),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(3),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(30),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(30),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(31),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(31),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_32\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(32),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(32),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_33\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(33),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(33),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_34\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(34),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(34),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_35\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(35),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(35),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(36),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(36),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_37\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(37),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(37),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_38\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(38),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(38),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_39\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(39),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(39),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(4),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(4),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_40\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(40),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(40),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_41\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(41),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(41),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_42\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(42),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(42),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(43),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(43),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_44\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(44),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(44),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_45\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(45),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(45),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_46\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(46),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(46),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(47),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(47),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_48\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(48),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(48),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_49\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(49),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(49),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(5),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(5),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_50\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(50),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(50),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_51\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(51),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(51),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_52\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(52),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(52),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_53\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(53),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(53),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_54\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(54),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(54),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_55\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(55),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(55),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_56\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(56),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(56),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_57\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(57),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(57),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_58\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(58),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(58),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_59\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(59),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(59),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(6),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(6),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_60\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(60),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(60),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_61\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(61),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(61),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_62\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(62),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(62),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(63),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(63),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(7),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(7),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(8),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(8),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en\,
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(9),
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i\(9),
      R => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr\: entity work.\top_rtds_axis_0_0_blk_mem_gen_generic_cstr_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr\
     port map (
      ADDRA(8 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(8 downto 0),
      ADDRB(8 downto 1) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1\(8 downto 1),
      ADDRB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv\,
      CLKA => clk,
      CLKB => clk,
      DBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DBITERR_UNCONNECTED\,
      DINA(63 downto 0) => din(63 downto 0),
      DINB(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      DOUTA(63 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_DOUTA_UNCONNECTED\(63 downto 0),
      DOUTB(63 downto 0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i\(63 downto 0),
      ENA => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      ENB => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEA(0) => '1',
      REGCEB(0) => '1',
      RSTA(0) => '0',
      RSTB(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      SBITERR => \NLW_U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr_SBITERR_UNCONNECTED\,
      WEA(7) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(6) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(5) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(4) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(3) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(2) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(1) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEA(0) => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en\,
      WEB(7 downto 0) => B"00000000"
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5515"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd2\,
      I2 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_fsm_ffd1\,
      I3 => rd_en,
      I4 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_full_gen\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(0)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg\(2)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\,
      Q => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg\(1)
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_12_o_MUX_2_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_MUX_1_o\,
      PRE => rst,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1\,
      Q => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      R => '0'
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg\,
      I1 => \^u0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2\,
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb\
    );
\U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr<0>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1\(0),
      O => \U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G\ is
  port (
    GT0_DRPCLK_IN : in STD_LOGIC;
    GT0_DRPEN_IN : in STD_LOGIC;
    GT0_DRPWE_IN : in STD_LOGIC;
    GT0_GTREFCLK0_IN : in STD_LOGIC;
    GT0_CPLLLOCKDETCLK_IN : in STD_LOGIC;
    GT0_CPLLRESET_IN : in STD_LOGIC;
    GT0_RXUSERRDY_IN : in STD_LOGIC;
    GT0_RXMCOMMAALIGNEN_IN : in STD_LOGIC;
    GT0_RXPCOMMAALIGNEN_IN : in STD_LOGIC;
    GT0_RXPRBSCNTRESET_IN : in STD_LOGIC;
    GT0_GTRXRESET_IN : in STD_LOGIC;
    GT0_RXPMARESET_IN : in STD_LOGIC;
    GT0_RXUSRCLK_IN : in STD_LOGIC;
    GT0_RXUSRCLK2_IN : in STD_LOGIC;
    GT0_RXDFEAGCHOLD_IN : in STD_LOGIC;
    GT0_RXDFELFHOLD_IN : in STD_LOGIC;
    GT0_RXDFELPMRESET_IN : in STD_LOGIC;
    GT0_RXLPMHFHOLD_IN : in STD_LOGIC;
    GT0_RXLPMLFHOLD_IN : in STD_LOGIC;
    GT0_GTXRXN_IN : in STD_LOGIC;
    GT0_GTXRXP_IN : in STD_LOGIC;
    GT0_TXUSERRDY_IN : in STD_LOGIC;
    GT0_GTTXRESET_IN : in STD_LOGIC;
    GT0_TXPMARESET_IN : in STD_LOGIC;
    GT0_TXUSRCLK_IN : in STD_LOGIC;
    GT0_TXUSRCLK2_IN : in STD_LOGIC;
    GT0_TXPRBSFORCEERR_IN : in STD_LOGIC;
    GT0_GTREFCLK0_COMMON_IN : in STD_LOGIC;
    GT0_QPLLLOCKDETCLK_IN : in STD_LOGIC;
    GT0_QPLLRESET_IN : in STD_LOGIC;
    GT0_DRPRDY_OUT : out STD_LOGIC;
    GT0_CPLLFBCLKLOST_OUT : out STD_LOGIC;
    GT0_CPLLLOCK_OUT : out STD_LOGIC;
    GT0_CPLLREFCLKLOST_OUT : out STD_LOGIC;
    GT0_EYESCANDATAERROR_OUT : out STD_LOGIC;
    GT0_RXCOMMADET_OUT : out STD_LOGIC;
    GT0_RXPRBSERR_OUT : out STD_LOGIC;
    GT0_RXOUTCLK_OUT : out STD_LOGIC;
    GT0_RXCDRLOCK_OUT : out STD_LOGIC;
    GT0_RXELECIDLE_OUT : out STD_LOGIC;
    GT0_RXBYTEISALIGNED : out STD_LOGIC;
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    GT0_TXOUTCLK_OUT : out STD_LOGIC;
    GT0_TXOUTCLKFABRIC_OUT : out STD_LOGIC;
    GT0_TXOUTCLKPCS_OUT : out STD_LOGIC;
    GT0_GTXTXN_OUT : out STD_LOGIC;
    GT0_GTXTXP_OUT : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    GT0_QPLLLOCK_OUT : out STD_LOGIC;
    GT0_QPLLREFCLKLOST_OUT : out STD_LOGIC;
    GT0_DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    GT0_DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_LOOPBACK_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_RXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_RXMONITORSEL_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXPRECURSOR_IN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    GT0_TX8B10BBYPASS_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARDISPMODE_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARDISPVAL_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXNOTINTABLE_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXCLKCORCNT_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXMONITOROUT_OUT : out STD_LOGIC_VECTOR ( 6 downto 0 );
    GT0_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G\ is
  signal gt0_qplloutclk_i : STD_LOGIC;
  signal gt0_qplloutrefclk_i : STD_LOGIC;
  signal NLW_gtxe2_common_0_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_0_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_0_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_0_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_common_0_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BUS_INFO : string;
  attribute BUS_INFO of gt0_gtx_1lane_16bits_2G_i : label is "2:OUTPUT:TXBUFSTATUS_OUT<1:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of gt0_gtx_1lane_16bits_2G_i : label is "gtx_1lane_16bits_2G_GT_gt0_gtx_1lane_16bits_2G_i";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of gt0_gtx_1lane_16bits_2G_i : label is 16;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of gt0_gtx_1lane_16bits_2G_i : label is 0;
  attribute AEN_BGBS : string;
  attribute AEN_BGBS of gtxe2_common_0_i : label is "0";
  attribute AEN_MASTER : string;
  attribute AEN_MASTER of gtxe2_common_0_i : label is "0";
  attribute AEN_PD : string;
  attribute AEN_PD of gtxe2_common_0_i : label is "0";
  attribute AEN_QPLL : string;
  attribute AEN_QPLL of gtxe2_common_0_i : label is "0";
  attribute AEN_REFCLK : string;
  attribute AEN_REFCLK of gtxe2_common_0_i : label is "0";
  attribute AEN_RESET : string;
  attribute AEN_RESET of gtxe2_common_0_i : label is "0";
  attribute AQDMUXSEL : string;
  attribute AQDMUXSEL of gtxe2_common_0_i : label is "000";
  attribute A_BGMONITOREN : string;
  attribute A_BGMONITOREN of gtxe2_common_0_i : label is "0";
  attribute A_BGPD : string;
  attribute A_BGPD of gtxe2_common_0_i : label is "0";
  attribute A_GTREFCLKPD0 : string;
  attribute A_GTREFCLKPD0 of gtxe2_common_0_i : label is "0";
  attribute A_GTREFCLKPD1 : string;
  attribute A_GTREFCLKPD1 of gtxe2_common_0_i : label is "0";
  attribute A_QPLLLOCKEN : string;
  attribute A_QPLLLOCKEN of gtxe2_common_0_i : label is "0";
  attribute A_QPLLOUTRESET : string;
  attribute A_QPLLOUTRESET of gtxe2_common_0_i : label is "0";
  attribute A_QPLLPD : string;
  attribute A_QPLLPD of gtxe2_common_0_i : label is "0";
  attribute A_QPLLRESET : string;
  attribute A_QPLLRESET of gtxe2_common_0_i : label is "0";
  attribute BUS_INFO of gtxe2_common_0_i : label is "16:INPUT:DRPDI<15:0>";
  attribute COMMON_AMUX_SEL : string;
  attribute COMMON_AMUX_SEL of gtxe2_common_0_i : label is "00";
  attribute COMMON_INSTANTIATED : string;
  attribute COMMON_INSTANTIATED of gtxe2_common_0_i : label is "1";
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of gtxe2_common_0_i : label is "no";
  attribute QPLL_AMONITOR_SEL : string;
  attribute QPLL_AMONITOR_SEL of gtxe2_common_0_i : label is "00";
  attribute QPLL_VCTRL_MONITOR_EN : string;
  attribute QPLL_VCTRL_MONITOR_EN of gtxe2_common_0_i : label is "0";
  attribute QPLL_VREG_MONITOR_EN : string;
  attribute QPLL_VREG_MONITOR_EN of gtxe2_common_0_i : label is "0";
  attribute XSTLIB : boolean;
  attribute XSTLIB of gtxe2_common_0_i : label is std.standard.true;
begin
gt0_gtx_1lane_16bits_2G_i: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT\
     port map (
      CPLLFBCLKLOST_OUT => GT0_CPLLFBCLKLOST_OUT,
      CPLLLOCKDETCLK_IN => GT0_CPLLLOCKDETCLK_IN,
      CPLLLOCK_OUT => GT0_CPLLLOCK_OUT,
      CPLLREFCLKLOST_OUT => GT0_CPLLREFCLKLOST_OUT,
      CPLLRESET_IN => GT0_CPLLRESET_IN,
      DRPADDR_IN(8 downto 0) => GT0_DRPADDR_IN(8 downto 0),
      DRPCLK_IN => GT0_DRPCLK_IN,
      DRPDI_IN(15 downto 0) => GT0_DRPDI_IN(15 downto 0),
      DRPDO_OUT(15 downto 0) => GT0_DRPDO_OUT(15 downto 0),
      DRPEN_IN => GT0_DRPEN_IN,
      DRPRDY_OUT => GT0_DRPRDY_OUT,
      DRPWE_IN => GT0_DRPWE_IN,
      EYESCANDATAERROR_OUT => GT0_EYESCANDATAERROR_OUT,
      GTREFCLK0_IN => GT0_GTREFCLK0_IN,
      GTRXRESET_IN => GT0_GTRXRESET_IN,
      GTTXRESET_IN => GT0_GTTXRESET_IN,
      GTXRXN_IN => GT0_GTXRXN_IN,
      GTXRXP_IN => GT0_GTXRXP_IN,
      GTXTXN_OUT => GT0_GTXTXN_OUT,
      GTXTXP_OUT => GT0_GTXTXP_OUT,
      LOOPBACK_IN(2 downto 0) => B"000",
      QPLLCLK_IN => gt0_qplloutclk_i,
      QPLLREFCLK_IN => gt0_qplloutrefclk_i,
      RXBUFSTATUS_OUT(2 downto 0) => GT0_RXBUFSTATUS_OUT(2 downto 0),
      RXBYTEISALIGNED => GT0_RXBYTEISALIGNED,
      RXCDRLOCK_OUT => GT0_RXCDRLOCK_OUT,
      RXCHARISCOMMA_OUT(1 downto 0) => GT0_RXCHARISCOMMA_OUT(1 downto 0),
      RXCHARISK_OUT(1 downto 0) => GT0_RXCHARISK_OUT(1 downto 0),
      RXCLKCORCNT_OUT(1 downto 0) => GT0_RXCLKCORCNT_OUT(1 downto 0),
      RXCOMMADET_OUT => GT0_RXCOMMADET_OUT,
      RXDATA_OUT(15 downto 0) => GT0_RXDATA_OUT(15 downto 0),
      RXDFEAGCHOLD_IN => GT0_RXDFEAGCHOLD_IN,
      RXDFELFHOLD_IN => GT0_RXDFELFHOLD_IN,
      RXDFELPMRESET_IN => GT0_RXDFELPMRESET_IN,
      RXDISPERR_OUT(1 downto 0) => GT0_RXDISPERR_OUT(1 downto 0),
      RXELECIDLE_OUT => GT0_RXELECIDLE_OUT,
      RXLPMHFHOLD_IN => GT0_RXLPMHFHOLD_IN,
      RXLPMLFHOLD_IN => GT0_RXLPMLFHOLD_IN,
      RXMCOMMAALIGNEN_IN => GT0_RXMCOMMAALIGNEN_IN,
      RXMONITOROUT_OUT(6 downto 0) => GT0_RXMONITOROUT_OUT(6 downto 0),
      RXMONITORSEL_IN(1 downto 0) => B"00",
      RXNOTINTABLE_OUT(1 downto 0) => GT0_RXNOTINTABLE_OUT(1 downto 0),
      RXOUTCLK_OUT => GT0_RXOUTCLK_OUT,
      RXPCOMMAALIGNEN_IN => GT0_RXPCOMMAALIGNEN_IN,
      RXPMARESET_IN => GT0_RXPMARESET_IN,
      RXPRBSCNTRESET_IN => GT0_RXPRBSCNTRESET_IN,
      RXPRBSERR_OUT => GT0_RXPRBSERR_OUT,
      RXPRBSSEL_IN(2 downto 0) => B"000",
      RXRESETDONE_OUT => GT0_RXRESETDONE_OUT,
      RXUSERRDY_IN => GT0_RXUSERRDY_IN,
      RXUSRCLK2_IN => GT0_RXUSRCLK2_IN,
      RXUSRCLK_IN => GT0_RXUSRCLK_IN,
      TX8B10BBYPASS_IN(1 downto 0) => B"00",
      TXBUFSTATUS_OUT(1 downto 0) => GT0_TXBUFSTATUS_OUT(1 downto 0),
      TXCHARDISPMODE_IN(1 downto 0) => B"00",
      TXCHARDISPVAL_IN(1 downto 0) => B"00",
      TXCHARISK_IN(1 downto 0) => GT0_TXCHARISK_IN(1 downto 0),
      TXDATA_IN(15 downto 0) => GT0_TXDATA_IN(15 downto 0),
      TXOUTCLKFABRIC_OUT => GT0_TXOUTCLKFABRIC_OUT,
      TXOUTCLKPCS_OUT => GT0_TXOUTCLKPCS_OUT,
      TXOUTCLK_OUT => GT0_TXOUTCLK_OUT,
      TXPMARESET_IN => GT0_TXPMARESET_IN,
      TXPRBSFORCEERR_IN => GT0_TXPRBSFORCEERR_IN,
      TXPRBSSEL_IN(2 downto 0) => B"000",
      TXPRECURSOR_IN(4 downto 0) => B"00000",
      TXRESETDONE_OUT => GT0_TXRESETDONE_OUT,
      TXUSERRDY_IN => GT0_TXUSERRDY_IN,
      TXUSRCLK2_IN => GT0_TXUSRCLK2_IN,
      TXUSRCLK_IN => GT0_TXUSRCLK_IN
    );
gtxe2_common_0_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      QPLL_CFG => X"0680181",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0010000000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"00000",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtxe2_common_0_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtxe2_common_0_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_0_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_0_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => GT0_QPLLLOCK_OUT,
      QPLLLOCKDETCLK => GT0_QPLLLOCKDETCLK_IN,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt0_qplloutclk_i,
      QPLLOUTREFCLK => gt0_qplloutrefclk_i,
      QPLLOUTRESET => '0',
      QPLLPD => '0',
      QPLLREFCLKLOST => GT0_QPLLREFCLKLOST_OUT,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => GT0_QPLLRESET_IN,
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_0_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_lpm_loop_fsm\ is
  port (
    DCLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    DRDY : in STD_LOGIC;
    DWE : out STD_LOGIC;
    DEN : out STD_LOGIC;
    kill3 : out STD_LOGIC;
    start : out STD_LOGIC;
    enable : out STD_LOGIC;
    kill0 : out STD_LOGIC;
    kill1 : out STD_LOGIC;
    kill2 : out STD_LOGIC;
    lock0 : out STD_LOGIC;
    lock1 : out STD_LOGIC;
    lock2 : out STD_LOGIC;
    lock3 : out STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    holds : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    state : out STD_LOGIC_VECTOR ( 4 downto 0 );
    count_lock_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    store_di0 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_lpm_loop_fsm\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_lpm_loop_fsm\ is
  signal \^dwe\ : STD_LOGIC;
  signal \^count_lock_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^lock0\ : STD_LOGIC;
  signal \^lock1\ : STD_LOGIC;
  signal \^lock2\ : STD_LOGIC;
  signal \^lock3\ : STD_LOGIC;
  signal rd_drp : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  signal NLW_I2_usr_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_I3_stop_UNCONNECTED : STD_LOGIC;
  attribute XSTLIB : boolean;
  attribute XSTLIB of DEN1 : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of I1 : label is "5:OUTPUT:state<4:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of I1 : label is "drp_wr_fsm_lpm_I1";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of I1 : label is 20;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of I1 : label is 0;
  attribute BUS_INFO of I2 : label is "12:INPUT:usr_clk<11:0>";
  attribute NLW_MACRO_ALIAS of I2 : label is "lock_detect_lpm_I2";
  attribute NLW_MACRO_TAG of I2 : label is 21;
  attribute NLW_UNIQUE_ID of I2 : label is 0;
  attribute BUS_INFO of I3 : label is "32:OUTPUT:count_lock_out<31:0>";
  attribute NLW_MACRO_ALIAS of I3 : label is "counter_I3";
  attribute NLW_MACRO_TAG of I3 : label is 22;
  attribute NLW_UNIQUE_ID of I3 : label is 0;
begin
  DWE <= \^dwe\;
  count_lock_out(31 downto 0) <= \^count_lock_out\(31 downto 0);
  lock0 <= \^lock0\;
  lock1 <= \^lock1\;
  lock2 <= \^lock2\;
  lock3 <= \^lock3\;
  start <= \^start\;
  enable <= 'Z';
DEN1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_drp,
      I1 => \^dwe\,
      O => DEN
    );
I1: entity work.\top_rtds_axis_0_0_drp_wr_fsm_lpm\
     port map (
      Address(8 downto 0) => DADDR(8 downto 0),
      DI(15 downto 0) => DI(15 downto 0),
      clk => DCLK,
      di0(15 downto 0) => DO(15 downto 0),
      holds(1 downto 0) => holds(1 downto 0),
      kill0 => kill0,
      kill1 => kill1,
      kill2 => kill2,
      kill3 => kill3,
      lock0 => \^lock0\,
      lock1 => \^lock1\,
      lock2 => \^lock2\,
      lock3 => \^lock3\,
      rd_drp => rd_drp,
      ready => DRDY,
      reset => reset,
      state(4 downto 0) => state(4 downto 0),
      store_di0(15 downto 0) => store_di0(15 downto 0),
      wr_drp => \^dwe\
    );
I2: entity work.\top_rtds_axis_0_0_lock_detect_lpm\
     port map (
      count_lock_out(31 downto 0) => \^count_lock_out\(31 downto 0),
      dclk => DCLK,
      lock0 => \^lock0\,
      lock1 => \^lock1\,
      lock2 => \^lock2\,
      lock3 => \^lock3\,
      reset => reset,
      start => \^start\,
      usr_clk(11 downto 0) => NLW_I2_usr_clk_UNCONNECTED(11 downto 0)
    );
I3: entity work.\top_rtds_axis_0_0_counter\
     port map (
      count_lock_out(31 downto 0) => \^count_lock_out\(31 downto 0),
      dclk => DCLK,
      reset => reset,
      start => \^start\,
      stop => NLW_I3_stop_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_UserIF\ is
  port (
    TX_RDY_IN : in STD_LOGIC;
    UserTxWr : in STD_LOGIC;
    UserTxSOF : in STD_LOGIC;
    UserLockBank : in STD_LOGIC;
    UserFreeBank : in STD_LOGIC;
    LinkUp : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Rst : in STD_LOGIC;
    TXWR_OUT : out STD_LOGIC;
    UserTxFull : out STD_LOGIC;
    UserTxInProgress : out STD_LOGIC;
    UserRxValid : out STD_LOGIC;
    UserTstepPulse : out STD_LOGIC;
    CardDetected : out STD_LOGIC;
    CaseReset : out STD_LOGIC;
    CaseInit : out STD_LOGIC;
    CaseDiagnosticEn : out STD_LOGIC;
    Load_alternate_config : out STD_LOGIC;
    RXCHARISK_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    UserTxAdr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    UserTxData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    UserTxLen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Application_version : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SerialNum : in STD_LOGIC_VECTOR ( 63 downto 0 );
    TXCHARISK_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    UserRxAdr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    UserRxData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    UserBankSel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ila_data : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end \top_rtds_axis_0_0_UserIF\;

architecture STRUCTURE of \top_rtds_axis_0_0_UserIF\ is
  signal CardIdentity : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cardidentity_0_dpot1\ : STD_LOGIC;
  signal \^cardidentity_1_dpot1\ : STD_LOGIC;
  signal \^cardidentity_2_dpot1\ : STD_LOGIC;
  signal \^cardidentity_3_dpot1\ : STD_LOGIC;
  signal \^cardidentity_4_dpot1\ : STD_LOGIC;
  signal \^cardidentity_5_dpot1\ : STD_LOGIC;
  signal \^cardidentity_6_dpot1\ : STD_LOGIC;
  signal \^cardidentity_7_dpot1\ : STD_LOGIC;
  signal \^caseinit_d1\ : STD_LOGIC;
  signal \^caseinit_d2\ : STD_LOGIC;
  signal CaseInit_d2_CaseInit_d1_AND_609_o : STD_LOGIC;
  signal \^casereset_d1\ : STD_LOGIC;
  signal \^casereset_d2\ : STD_LOGIC;
  signal CaseReset_d2_CaseReset_d1_AND_607_o : STD_LOGIC;
  signal \^enumerated\ : STD_LOGIC;
  signal \^enumerated_rstpot\ : STD_LOGIC;
  signal GND_221_o_GND_221_o_MUX_677_o : STD_LOGIC;
  signal GND_221_o_PWR_69_o_Select_112_o : STD_LOGIC;
  signal \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<3>1\ : STD_LOGIC;
  signal \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<4>1\ : STD_LOGIC;
  signal \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<5>1\ : STD_LOGIC;
  signal \GND_221_o_RxCmd_state[1]_MUX_641_o\ : STD_LOGIC;
  signal LinkUp_inv : STD_LOGIC;
  signal \^load_alternate_config_d1\ : STD_LOGIC;
  signal \^load_alternate_config_d2\ : STD_LOGIC;
  signal Load_alternate_config_d2_Load_alternate_config_d1_AND_611_o : STD_LOGIC;
  signal \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\ : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal MiscCtrl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT14\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out141\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out142\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT18\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out181\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT20\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out201\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out202\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out203\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out21\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out22\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT23\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out231\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT25\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out251\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out252\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out253\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT27\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out271\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out272\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT29\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out291\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out292\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT31\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out311\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out312\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT33\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out331\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT35\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out351\ : STD_LOGIC;
  signal \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT8\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out81\ : STD_LOGIC;
  signal \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out82\ : STD_LOGIC;
  signal \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\ : STD_LOGIC;
  signal \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1141\ : STD_LOGIC;
  signal \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT13\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT15\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1711\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT9\ : STD_LOGIC;
  signal \^mmux_txpacket_state[2]_txdatauserport_data[17]_wide_mux_151_out91\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT4\ : STD_LOGIC;
  signal \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out41\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT7\ : STD_LOGIC;
  signal \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT8\ : STD_LOGIC;
  signal \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out81\ : STD_LOGIC;
  signal \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal N01 : STD_LOGIC;
  signal N10 : STD_LOGIC;
  signal N12 : STD_LOGIC;
  signal N14 : STD_LOGIC;
  signal N16 : STD_LOGIC;
  signal N18 : STD_LOGIC;
  signal N2 : STD_LOGIC;
  signal N20 : STD_LOGIC;
  signal N22 : STD_LOGIC;
  signal N24 : STD_LOGIC;
  signal N26 : STD_LOGIC;
  signal N30 : STD_LOGIC;
  signal N32 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal N44 : STD_LOGIC;
  signal N48 : STD_LOGIC;
  signal N50 : STD_LOGIC;
  signal N52 : STD_LOGIC;
  signal N57 : STD_LOGIC;
  signal N58 : STD_LOGIC;
  signal N6 : STD_LOGIC;
  signal N63 : STD_LOGIC;
  signal N65 : STD_LOGIC;
  signal N67 : STD_LOGIC;
  signal N69 : STD_LOGIC;
  signal N71 : STD_LOGIC;
  signal N73 : STD_LOGIC;
  signal N75 : STD_LOGIC;
  signal N77 : STD_LOGIC;
  signal N78 : STD_LOGIC;
  signal N79 : STD_LOGIC;
  signal N8 : STD_LOGIC;
  signal N80 : STD_LOGIC;
  signal N81 : STD_LOGIC;
  signal N82 : STD_LOGIC;
  signal N83 : STD_LOGIC;
  signal N84 : STD_LOGIC;
  signal N85 : STD_LOGIC;
  signal N86 : STD_LOGIC;
  signal N87 : STD_LOGIC;
  signal N88 : STD_LOGIC;
  signal N89 : STD_LOGIC;
  signal N90 : STD_LOGIC;
  signal N91 : STD_LOGIC;
  signal N92 : STD_LOGIC;
  signal RXDATA_ld1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\ : STD_LOGIC;
  signal \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\ : STD_LOGIC;
  signal \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\ : STD_LOGIC;
  signal \RXDATA_ld1[8]_GND_221_o_equal_86_o\ : STD_LOGIC;
  signal \^rxdata_ld1[8]_gnd_221_o_equal_86_o<8>1\ : STD_LOGIC;
  signal RXDATA_md1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \RXDATA_md1[8]_LinkUp_AND_605_o\ : STD_LOGIC;
  signal \^rxdata_md1[8]_linkup_and_605_o1\ : STD_LOGIC;
  signal \RXDATA_md1[8]_PWR_69_o_equal_14_o\ : STD_LOGIC;
  signal \RXDATA_md1[8]_PWR_69_o_equal_20_o\ : STD_LOGIC;
  signal Rst_inv : STD_LOGIC;
  signal \RxAckCmd_state[4]_X_26_o_Mux_75_o\ : STD_LOGIC;
  signal \RxAckCmd_state[4]_X_26_o_Mux_78_o\ : STD_LOGIC;
  signal \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^rxackcmd_state_fsm_ffd1\ : STD_LOGIC;
  signal \RxAckCmd_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd1-in1\ : STD_LOGIC;
  signal \RxAckCmd_state_FSM_FFd1-In21\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd2\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd2-in\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd3\ : STD_LOGIC;
  signal \RxAckCmd_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd3-in1\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd3-in2\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd4\ : STD_LOGIC;
  signal \RxAckCmd_state_FSM_FFd4-In\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd4-in1\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd5\ : STD_LOGIC;
  signal \RxAckCmd_state_FSM_FFd5-In\ : STD_LOGIC;
  signal \^rxackcmd_state_fsm_ffd5-in1\ : STD_LOGIC;
  signal RxAckFifo_Data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RxAckFifo_DataOut : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RxAckFifo_Empty : STD_LOGIC;
  signal RxAckFifo_Rd : STD_LOGIC;
  signal RxAckFifo_Valid : STD_LOGIC;
  signal \^rxackfifo_wr\ : STD_LOGIC;
  signal RxCmdFifo_DataIn : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rxcmdfifo_datain_0_dpot\ : STD_LOGIC;
  signal \^rxcmdfifo_datain_1_dpot\ : STD_LOGIC;
  signal \^rxcmdfifo_datain_2_dpot\ : STD_LOGIC;
  signal \^rxcmdfifo_datain_4_dpot\ : STD_LOGIC;
  signal RxCmdFifo_DataOut : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\ : STD_LOGIC;
  signal \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>1\ : STD_LOGIC;
  signal RxCmdFifo_Empty : STD_LOGIC;
  signal \^rxcmdfifo_rd\ : STD_LOGIC;
  signal RxCmdFifo_Valid : STD_LOGIC;
  signal \^rxcmdfifo_wr\ : STD_LOGIC;
  signal RxCmdWrite_Adr : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\ : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_680_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_681_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_682_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_683_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_684_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_685_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_686_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_687_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_688_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_689_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_690_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_691_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_692_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_693_o\ : STD_LOGIC;
  signal \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_694_o\ : STD_LOGIC;
  signal RxCmdWrite_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxcmdwrite_datavalid\ : STD_LOGIC;
  signal \^rxcmdwrite_pktdone\ : STD_LOGIC;
  signal RxCmdWrite_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RxCmdWrite_len[7]_GND_221_o_equal_95_o\ : STD_LOGIC;
  signal \^rxcmdwrite_state_fsm_ffd1\ : STD_LOGIC;
  signal \RxCmdWrite_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^rxcmdwrite_state_fsm_ffd2\ : STD_LOGIC;
  signal \^rxcmdwrite_state_fsm_ffd2-in\ : STD_LOGIC;
  signal \^rxcmdwrite_state_fsm_ffd3\ : STD_LOGIC;
  signal \RxCmdWrite_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd1\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd1-in\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd2\ : STD_LOGIC;
  signal \RxCmd_state_FSM_FFd2-In\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd2-in3\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd2-in4\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd2-in5\ : STD_LOGIC;
  signal \^rxcmd_state_fsm_ffd2-in6\ : STD_LOGIC;
  signal \^txdatauserportmaster\ : STD_LOGIC;
  signal \^txdatauserportmaster_rstpot\ : STD_LOGIC;
  signal TxDataUserPort_Data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^txdatauserport_wr\ : STD_LOGIC;
  signal TxFifoDout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal TxFifoEmpty : STD_LOGIC;
  signal \^txfiford\ : STD_LOGIC;
  signal TxLen_local : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \TxLen_local[7]_GND_221_o_equal_150_o\ : STD_LOGIC;
  signal \TxPacket_state[2]_GND_221_o_Mux_152_o\ : STD_LOGIC;
  signal \TxPacket_state[2]_GND_221_o_Mux_154_o\ : STD_LOGIC;
  signal \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^txpacket_state_fsm_ffd1\ : STD_LOGIC;
  signal \TxPacket_state_FSM_FFd1-In\ : STD_LOGIC;
  signal \^txpacket_state_fsm_ffd2\ : STD_LOGIC;
  signal \TxPacket_state_FSM_FFd2-In\ : STD_LOGIC;
  signal \^txpacket_state_fsm_ffd3\ : STD_LOGIC;
  signal \TxPacket_state_FSM_FFd3-In\ : STD_LOGIC;
  signal \^txpacket_state_fsm_ffd3-in1\ : STD_LOGIC;
  signal \^txpacket_state_fsm_ffd3-in2\ : STD_LOGIC;
  signal \^_n05491\ : STD_LOGIC;
  signal \_n0550_inv1_cepot_cepot\ : STD_LOGIC;
  signal \^_n0550_inv1_cepot_rstpot\ : STD_LOGIC;
  signal \_n0555\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^_n0572_inv_rstpot\ : STD_LOGIC;
  signal \_n0609_inv\ : STD_LOGIC;
  signal \_n0614_inv\ : STD_LOGIC;
  signal \_n0686_inv\ : STD_LOGIC;
  signal \^iusertsteppulse\ : STD_LOGIC;
  signal \^ila_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^rx_wr\ : STD_LOGIC;
  signal \^rx_wr_d0\ : STD_LOGIC;
  signal \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_i_Tx_fifo16_18_full_UNCONNECTED : STD_LOGIC;
  signal NLW_i_Tx_fifo512_64_ft_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 60 downto 32 );
  signal NLW_i_fifo16_8_full_UNCONNECTED : STD_LOGIC;
  attribute XSTLIB : boolean;
  attribute XSTLIB of CardIdentity_0 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_0_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_1_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_2 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_2_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_3 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_3_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_4 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_4_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_5 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_5_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_6 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_6_dpot1 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_7 : label is std.standard.true;
  attribute XSTLIB of CardIdentity_7_dpot1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of caseinit_RnM : label is "FDC";
  attribute XSTLIB of caseinit_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CaseInit_d1 : label is "FDC";
  attribute XSTLIB of CaseInit_d1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CaseInit_d2 : label is "FDC";
  attribute XSTLIB of CaseInit_d2 : label is std.standard.true;
  attribute XSTLIB of CaseInit_d2_CaseInit_d1_AND_609_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of casereset_RnM : label is "FDC";
  attribute XSTLIB of casereset_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CaseReset_d1 : label is "FDC";
  attribute XSTLIB of CaseReset_d1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CaseReset_d2 : label is "FDC";
  attribute XSTLIB of CaseReset_d2 : label is std.standard.true;
  attribute XSTLIB of CaseReset_d2_CaseReset_d1_AND_607_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Enumerated : label is "FDC";
  attribute XSTLIB of Enumerated : label is std.standard.true;
  attribute XSTLIB of Enumerated_rstpot : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of GND_221_o_PWR_69_o_Select_112_o1 : label is "___XLNM___16___GND_221_o_PWR_69_o_Select_112_o1";
  attribute XSTLIB of GND_221_o_PWR_69_o_Select_112_o1 : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<0>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<10>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<11>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<12>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<13>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<14>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<15>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<16>2\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<17>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<18>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<19>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<1>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<20>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<21>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<22>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<23>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<24>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<25>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<26>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<27>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<28>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<29>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<2>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<30>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<31>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<3>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<4>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<5>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<6>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<7>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<8>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<9>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<0>1\ : label is "___XLNM___18___GND_221_o_RxCmdWrite_len[7]_select_108_OUT<0>1";
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<0>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<1>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<2>\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<3>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<3>2\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<4>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<4>2\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<5>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<5>2\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<6>1\ : label is std.standard.true;
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<7>\ : label is std.standard.true;
  attribute PK_HLUTNM of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<7>_SW0\ : label is "___XLNM___18___GND_221_o_RxCmdWrite_len[7]_select_108_OUT<0>1";
  attribute XSTLIB of \GND_221_o_RxCmdWrite_len[7]_select_108_OUT<7>_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of LinkUp_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of LinkUp_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of LinkUp_inv1_INV_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of load_alternate_config_RnM : label is "FDC";
  attribute XSTLIB of load_alternate_config_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Load_alternate_config_d1 : label is "FDC";
  attribute XSTLIB of Load_alternate_config_d1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Load_alternate_config_d2 : label is "FDC";
  attribute XSTLIB of Load_alternate_config_d2 : label is std.standard.true;
  attribute XSTLIB of Load_alternate_config_d2_Load_alternate_config_d1_AND_611_o1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<10>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<10>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<2>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<2>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<6>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<6>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut<2>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut<2>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut<2>_INV_0\ : label is std.standard.true;
  attribute XSTLIB of MiscCtrl_0 : label is std.standard.true;
  attribute XSTLIB of MiscCtrl_1 : label is std.standard.true;
  attribute XSTLIB of MiscCtrl_2 : label is std.standard.true;
  attribute XSTLIB of MiscCtrl_7 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_GND_221_o_GND_221_o_MUX_677_o11 : label is "___XLNM___10___Mmux_GND_221_o_GND_221_o_MUX_677_o11";
  attribute XSTLIB of Mmux_GND_221_o_GND_221_o_MUX_677_o11 : label is std.standard.true;
  attribute XSTLIB of \Mmux_GND_221_o_RxCmd_state[1]_MUX_641_o2\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_GND_221_o_RxCmd_state[1]_MUX_641_o2_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_Mux_75_o11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT141\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT142\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT143\ : label is "___XLNM___9___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT143";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT143\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT144\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT151\ : label is "___XLNM___0___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2511";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT151\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT181\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT182\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT201\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT202\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT203\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT204\ : label is "___XLNM___8___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2721";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT204\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT205\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT21\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT22\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT231\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT232\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT24\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT251\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2511\ : label is "___XLNM___0___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2511";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2511\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT252\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT253\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT254\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT26\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT271\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT272\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2721\ : label is "___XLNM___8___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2721";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2721\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT291\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT292\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT293\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT294\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT311\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT312\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT313\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT314\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT331\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT332\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT333\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT351\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT352\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT353\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63_F\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63_G\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT81\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT82\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT83\ : label is "___XLNM___9___Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT143";
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT83\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT84\ : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_RxAckFifo_Rd11 : label is "___XLNM___34___Mmux_RxAckFifo_Rd11";
  attribute XSTLIB of Mmux_RxAckFifo_Rd11 : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT21\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT31\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT41\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT51\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT61\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT71\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT81\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1101\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o110111\ : label is "___XLNM___1___Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o110111";
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o110111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1131\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o114\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11411\ : label is "___XLNM___10___Mmux_GND_221_o_GND_221_o_MUX_677_o11";
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11411\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1142\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o115\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1151\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1161\ : label is "___XLNM___1___Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o110111";
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1161\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o121\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o131\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o141\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o151\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o161\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o171\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o181\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o191\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_GND_221_o_Mux_152_o1\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_GND_221_o_Mux_152_o1_SW0\ : label is "___XLNM___23___Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_GND_221_o_Mux_152_o1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1_SW0\ : label is "___XLNM___23___Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT10\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT10_SW0\ : label is "___XLNM___24___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT10_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11_SW0\ : label is "___XLNM___24___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT12\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT12_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT131\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT132\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT14\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT141\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT151\ : label is "___XLNM___20___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT151\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT152\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16_SW0\ : label is "___XLNM___20___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT171\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17111\ : label is "___XLNM___13___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17111";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17111\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT2\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT2_SW1\ : label is "___XLNM___35___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT2_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT3\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT3_SW1\ : label is "___XLNM___21___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4_SW1";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT3_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4_SW1\ : label is "___XLNM___21___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4_SW1";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT5\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT5_SW1\ : label is "___XLNM___22___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7_SW1";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT5_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT61\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7_SW1\ : label is "___XLNM___22___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7_SW1";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7_SW1\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT91\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT911\ : label is "___XLNM___7____n0686_inv1";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT911\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT92\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT11\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT21\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3_SW0\ : label is "___XLNM___35___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT41\ : label is "___XLNM___2___Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy<3>11";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT41\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT42\ : label is "___XLNM___4___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT42\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT43\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5_SW0\ : label is "___XLNM___4___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5_SW0\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT6\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT6_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT71\ : label is "___XLNM___11___TxLen_local[7]_GND_221_o_equal_150_o<7>_SW0";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT71\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT72\ : label is "___XLNM___17___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT81";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT72\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT81\ : label is "___XLNM___17___Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT81";
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT81\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT82\ : label is std.standard.true;
  attribute XSTLIB of \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT83\ : label is std.standard.true;
  attribute XSTLIB of \Mmux__n055511\ : label is std.standard.true;
  attribute XSTLIB of \Mmux__n055521\ : label is std.standard.true;
  attribute XSTLIB of \Mmux__n055531\ : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXCHARISK_OUT11 : label is "___XLNM___25___Mmux_iTXCHARISK_OUT21";
  attribute XSTLIB of Mmux_iTXCHARISK_OUT11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXCHARISK_OUT21 : label is "___XLNM___25___Mmux_iTXCHARISK_OUT21";
  attribute XSTLIB of Mmux_iTXCHARISK_OUT21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT101 : label is "___XLNM___26___Mmux_iTXDATA_OUT111";
  attribute XSTLIB of Mmux_iTXDATA_OUT101 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT11 : label is "___XLNM___29___Mmux_iTXDATA_OUT21";
  attribute XSTLIB of Mmux_iTXDATA_OUT11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT111 : label is "___XLNM___26___Mmux_iTXDATA_OUT111";
  attribute XSTLIB of Mmux_iTXDATA_OUT111 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT121 : label is "___XLNM___27___Mmux_iTXDATA_OUT131";
  attribute XSTLIB of Mmux_iTXDATA_OUT121 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT131 : label is "___XLNM___27___Mmux_iTXDATA_OUT131";
  attribute XSTLIB of Mmux_iTXDATA_OUT131 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT141 : label is "___XLNM___28___Mmux_iTXDATA_OUT151";
  attribute XSTLIB of Mmux_iTXDATA_OUT141 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT151 : label is "___XLNM___28___Mmux_iTXDATA_OUT151";
  attribute XSTLIB of Mmux_iTXDATA_OUT151 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT161 : label is "___XLNM___33___Mmux_iTXDATA_OUT161";
  attribute XSTLIB of Mmux_iTXDATA_OUT161 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT21 : label is "___XLNM___29___Mmux_iTXDATA_OUT21";
  attribute XSTLIB of Mmux_iTXDATA_OUT21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT31 : label is "___XLNM___30___Mmux_iTXDATA_OUT41";
  attribute XSTLIB of Mmux_iTXDATA_OUT31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT41 : label is "___XLNM___30___Mmux_iTXDATA_OUT41";
  attribute XSTLIB of Mmux_iTXDATA_OUT41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT51 : label is "___XLNM___31___Mmux_iTXDATA_OUT61";
  attribute XSTLIB of Mmux_iTXDATA_OUT51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT61 : label is "___XLNM___31___Mmux_iTXDATA_OUT61";
  attribute XSTLIB of Mmux_iTXDATA_OUT61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT71 : label is "___XLNM___32___Mmux_iTXDATA_OUT81";
  attribute XSTLIB of Mmux_iTXDATA_OUT71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT81 : label is "___XLNM___32___Mmux_iTXDATA_OUT81";
  attribute XSTLIB of Mmux_iTXDATA_OUT81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXDATA_OUT91 : label is "___XLNM___33___Mmux_iTXDATA_OUT161";
  attribute XSTLIB of Mmux_iTXDATA_OUT91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iTXWR_OUT11 : label is "___XLNM___34___Mmux_RxAckFifo_Rd11";
  attribute XSTLIB of Mmux_iTXWR_OUT11 : label is std.standard.true;
  attribute XSTLIB of \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy<5>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy<3>11\ : label is "___XLNM___2___Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy<3>11";
  attribute XSTLIB of \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy<3>11\ : label is std.standard.true;
  attribute XSTLIB of \Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy<5>11\ : label is std.standard.true;
  attribute XSTLIB of \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>21\ : label is std.standard.true;
  attribute XSTLIB of \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>111\ : label is std.standard.true;
  attribute XSTLIB of \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>12\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_ld1[8]_GND_221_o_equal_86_o<8>1\ : label is "___XLNM___3___RXDATA_ld1[8]_GND_221_o_equal_86_o<8>11";
  attribute XSTLIB of \RXDATA_ld1[8]_GND_221_o_equal_86_o<8>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_ld1[8]_GND_221_o_equal_86_o<8>11\ : label is "___XLNM___3___RXDATA_ld1[8]_GND_221_o_equal_86_o<8>11";
  attribute XSTLIB of \RXDATA_ld1[8]_GND_221_o_equal_86_o<8>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_0 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_1 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_2 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_3 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_4 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_5 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_6 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_7 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_ld1_8 : label is "FDC";
  attribute XSTLIB of RXDATA_ld1_8 : label is std.standard.true;
  attribute XSTLIB of \RXDATA_md1[8]_LinkUp_AND_605_o1\ : label is std.standard.true;
  attribute XSTLIB of \RXDATA_md1[8]_LinkUp_AND_605_o1_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_md1[8]_LinkUp_AND_605_o2\ : label is "___XLNM___6___RXDATA_md1[8]_LinkUp_AND_605_o2";
  attribute XSTLIB of \RXDATA_md1[8]_LinkUp_AND_605_o2\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_md1[8]_PWR_69_o_equal_14_o<8>1\ : label is "___XLNM___19___RXDATA_md1[8]_PWR_69_o_equal_14_o<8>1";
  attribute XSTLIB of \RXDATA_md1[8]_PWR_69_o_equal_14_o<8>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1\ : label is "___XLNM___6___RXDATA_md1[8]_LinkUp_AND_605_o2";
  attribute XSTLIB of \RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1_SW0\ : label is "___XLNM___19___RXDATA_md1[8]_PWR_69_o_equal_14_o<8>1";
  attribute XSTLIB of \RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_0 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_1 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_2 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_3 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_4 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_5 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_6 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_7 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RXDATA_md1_8 : label is "FDC";
  attribute XSTLIB of RXDATA_md1_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Rst_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of Rst_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of Rst_inv1_INV_0 : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state[4]_X_26_o_Mux_78_o1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCmd_state_FSM_FFd1 : label is "FDC";
  attribute XSTLIB of RxAckCmd_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd1-In2\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd1-In211\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCmd_state_FSM_FFd2 : label is "FDC";
  attribute XSTLIB of RxAckCmd_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd2-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxAckCmd_state_FSM_FFd2-In_SW0\ : label is "___XLNM___14___RxAckCmd_state_FSM_FFd2-In_SW0";
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd2-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCmd_state_FSM_FFd3 : label is "FDC";
  attribute XSTLIB of RxAckCmd_state_FSM_FFd3 : label is std.standard.true;
  attribute PK_HLUTNM of \RxAckCmd_state_FSM_FFd3-In1\ : label is "___XLNM___5___RxAckCmd_state_FSM_FFd4-In1";
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd3-In1\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd3-In2\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd3-In3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCmd_state_FSM_FFd4 : label is "FDC";
  attribute XSTLIB of RxAckCmd_state_FSM_FFd4 : label is std.standard.true;
  attribute PK_HLUTNM of \RxAckCmd_state_FSM_FFd4-In1\ : label is "___XLNM___5___RxAckCmd_state_FSM_FFd4-In1";
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd4-In1\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd4-In2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckCmd_state_FSM_FFd5 : label is "FDC";
  attribute XSTLIB of RxAckCmd_state_FSM_FFd5 : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd5-In1\ : label is std.standard.true;
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd5-In4\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxAckCmd_state_FSM_FFd5-In4_SW0\ : label is "___XLNM___14___RxAckCmd_state_FSM_FFd2-In_SW0";
  attribute XSTLIB of \RxAckCmd_state_FSM_FFd5-In4_SW0\ : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_0 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_1 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_10 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_11 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_12 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_13 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_14 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_15 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_17 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_2 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_3 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_4 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_5 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_6 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_7 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_8 : label is std.standard.true;
  attribute XSTLIB of RxAckFifo_Data_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxAckFifo_Wr : label is "FDC";
  attribute XSTLIB of RxAckFifo_Wr : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_0 : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_0_dpot : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_1 : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_1_dpot : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_2 : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_2_dpot : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_4 : label is std.standard.true;
  attribute XSTLIB of RxCmdFifo_DataIn_4_dpot : label is std.standard.true;
  attribute XSTLIB of \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>11\ : label is std.standard.true;
  attribute XSTLIB of \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdFifo_Rd : label is "FDC";
  attribute XSTLIB of RxCmdFifo_Rd : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdFifo_Wr : label is "FDC";
  attribute XSTLIB of RxCmdFifo_Wr : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_0 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_1 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_10 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_11 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_12 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_12 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_13 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_13 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_14 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_14 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_15 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_15 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_16 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_16 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_17 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_17 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_18 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_18 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_19 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_19 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_2 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_20 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_20 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_21 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_21 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_22 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_22 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_23 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_23 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_3 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_4 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_5 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_6 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_7 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_8 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_Adr_9 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_Adr_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_DataValid : label is "FDC";
  attribute XSTLIB of RxCmdWrite_DataValid : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_0 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_1 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_10 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_11 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_12 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_13 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_14 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_15 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_16 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_17 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_18 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_19 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_2 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_20 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_21 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_22 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_23 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_24 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_25 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_26 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_27 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_28 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_29 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_3 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_30 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_31 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_4 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_5 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_6 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_7 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_8 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_Data_9 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_PktDone : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_len[7]_GND_221_o_equal_95_o<7>\ : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_len[7]_GND_221_o_equal_95_o<7>_SW0\ : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_0 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_1 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_2 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_3 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_4 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_5 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_6 : label is std.standard.true;
  attribute XSTLIB of RxCmdWrite_len_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_state_FSM_FFd1 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_state_FSM_FFd2 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd2-In\ : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd2-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmdWrite_state_FSM_FFd3 : label is "FDC";
  attribute XSTLIB of RxCmdWrite_state_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd3-In3\ : label is std.standard.true;
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd3-In3_SW0\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxCmdWrite_state_FSM_FFd3-In3_SW1\ : label is "___XLNM___16___GND_221_o_PWR_69_o_Select_112_o1";
  attribute XSTLIB of \RxCmdWrite_state_FSM_FFd3-In3_SW1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmd_state_FSM_FFd1 : label is "FDC";
  attribute XSTLIB of RxCmd_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd1-In\ : label is std.standard.true;
  attribute PK_HLUTNM of \RxCmd_state_FSM_FFd1-In_SW0\ : label is "___XLNM___15___RxCmd_state_FSM_FFd1-In_SW0";
  attribute XSTLIB of \RxCmd_state_FSM_FFd1-In_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RxCmd_state_FSM_FFd2 : label is "FDC";
  attribute XSTLIB of RxCmd_state_FSM_FFd2 : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In3\ : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In4\ : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In5\ : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In6\ : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In7\ : label is std.standard.true;
  attribute XSTLIB of \RxCmd_state_FSM_FFd2-In7_SW2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxDataUserPortMaster : label is "FDC";
  attribute XSTLIB of TxDataUserPortMaster : label is std.standard.true;
  attribute XSTLIB of TxDataUserPortMaster_rstpot : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_0 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_1 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_10 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_11 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_12 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_13 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_14 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_15 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_17 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_2 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_3 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_4 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_5 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_6 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_7 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_8 : label is std.standard.true;
  attribute XSTLIB of TxDataUserPort_Data_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxDataUserPort_Wr : label is "FDC";
  attribute XSTLIB of TxDataUserPort_Wr : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxFifoRd : label is "FDE";
  attribute XSTLIB of TxFifoRd : label is std.standard.true;
  attribute XSTLIB of \TxLen_local[7]_GND_221_o_equal_150_o<7>\ : label is std.standard.true;
  attribute PK_HLUTNM of \TxLen_local[7]_GND_221_o_equal_150_o<7>_SW0\ : label is "___XLNM___11___TxLen_local[7]_GND_221_o_equal_150_o<7>_SW0";
  attribute XSTLIB of \TxLen_local[7]_GND_221_o_equal_150_o<7>_SW0\ : label is std.standard.true;
  attribute XSTLIB of TxLen_local_0 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_1 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_2 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_3 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_4 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_5 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_6 : label is std.standard.true;
  attribute XSTLIB of TxLen_local_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxPacket_state_FSM_FFd1 : label is "FDC";
  attribute XSTLIB of TxPacket_state_FSM_FFd1 : label is std.standard.true;
  attribute XSTLIB of \TxPacket_state_FSM_FFd1-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxPacket_state_FSM_FFd2 : label is "FDC";
  attribute XSTLIB of TxPacket_state_FSM_FFd2 : label is std.standard.true;
  attribute PK_HLUTNM of \TxPacket_state_FSM_FFd2-In1\ : label is "___XLNM___12___TxPacket_state_FSM_FFd2-In1";
  attribute XSTLIB of \TxPacket_state_FSM_FFd2-In1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of TxPacket_state_FSM_FFd3 : label is "FDC";
  attribute XSTLIB of TxPacket_state_FSM_FFd3 : label is std.standard.true;
  attribute XSTLIB of \TxPacket_state_FSM_FFd3-In1\ : label is std.standard.true;
  attribute PK_HLUTNM of \TxPacket_state_FSM_FFd3-In2\ : label is "___XLNM___12___TxPacket_state_FSM_FFd2-In1";
  attribute XSTLIB of \TxPacket_state_FSM_FFd3-In2\ : label is std.standard.true;
  attribute XSTLIB of \TxPacket_state_FSM_FFd3-In3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of UserTxInProgress1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of UserTxInProgress1_INV_0 : label is "I:I0";
  attribute XSTLIB of UserTxInProgress1_INV_0 : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of \_n05491\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n05491_SW0\ : label is "___XLNM___15___RxCmd_state_FSM_FFd1-In_SW0";
  attribute XSTLIB of \_n05491_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \_n0550_inv1_cepot_cepot_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \_n0550_inv1_cepot_cepot_INV_0\ : label is "I:I0";
  attribute XSTLIB of \_n0550_inv1_cepot_cepot_INV_0\ : label is std.standard.true;
  attribute XSTLIB of \_n0550_inv1_cepot_rstpot\ : label is std.standard.true;
  attribute XSTLIB of \_n0555<4>1\ : label is std.standard.true;
  attribute XSTLIB of \_n0572_inv_rstpot\ : label is std.standard.true;
  attribute XSTLIB of \_n0572_inv_rstpot_F\ : label is std.standard.true;
  attribute XSTLIB of \_n0572_inv_rstpot_G\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0609_inv1\ : label is "___XLNM___13___Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17111";
  attribute XSTLIB of \_n0609_inv1\ : label is std.standard.true;
  attribute XSTLIB of \_n0614_inv1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0686_inv1\ : label is "___XLNM___7____n0686_inv1";
  attribute XSTLIB of \_n0686_inv1\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTstepPulse : label is "FDC";
  attribute XSTLIB of iUserTstepPulse : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of i_Tx_fifo16_18 : label is "18:OUTPUT:dout<17:0>";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of i_Tx_fifo16_18 : label is "Fifo16_18_v7,fifo_generator_v9_3,{}";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of i_Tx_fifo16_18 : label is "fifo16_18_v7_i_Tx_fifo16_18";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of i_Tx_fifo16_18 : label is 6;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of i_Tx_fifo16_18 : label is 0;
  attribute SHREG_EXTRACT_NGC : string;
  attribute SHREG_EXTRACT_NGC of i_Tx_fifo16_18 : label is "Yes";
  attribute SHREG_MIN_SIZE : string;
  attribute SHREG_MIN_SIZE of i_Tx_fifo16_18 : label is "-1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of i_Tx_fifo16_18 : label is "fifo_generator_v9_3, Xilinx CORE Generator 14.7";
  attribute BUS_INFO of i_Tx_fifo512_64_ft : label is "64:OUTPUT:dout<63:0>";
  attribute CHECK_LICENSE_TYPE of i_Tx_fifo512_64_ft : label is "fifo512_64_ft,fifo_generator_v9_3,{}";
  attribute NLW_MACRO_ALIAS of i_Tx_fifo512_64_ft : label is "fifo512_64_ft_i_Tx_fifo512_64_ft";
  attribute NLW_MACRO_TAG of i_Tx_fifo512_64_ft : label is 2;
  attribute NLW_UNIQUE_ID of i_Tx_fifo512_64_ft : label is 0;
  attribute SHREG_EXTRACT_NGC of i_Tx_fifo512_64_ft : label is "Yes";
  attribute SHREG_MIN_SIZE of i_Tx_fifo512_64_ft : label is "-1";
  attribute X_CORE_INFO of i_Tx_fifo512_64_ft : label is "fifo_generator_v9_3, Xilinx CORE Generator 14.3";
  attribute BUS_INFO of i_fifo16_8 : label is "8:OUTPUT:dout<7:0>";
  attribute CHECK_LICENSE_TYPE of i_fifo16_8 : label is "Fifo16_8_v7,fifo_generator_v9_3,{}";
  attribute NLW_MACRO_ALIAS of i_fifo16_8 : label is "fifo16_8_v7_i_fifo16_8";
  attribute NLW_MACRO_TAG of i_fifo16_8 : label is 4;
  attribute NLW_UNIQUE_ID of i_fifo16_8 : label is 0;
  attribute SHREG_EXTRACT_NGC of i_fifo16_8 : label is "Yes";
  attribute SHREG_MIN_SIZE of i_fifo16_8 : label is "-1";
  attribute X_CORE_INFO of i_fifo16_8 : label is "fifo_generator_v9_3, Xilinx CORE Generator 14.7";
  attribute XILINX_LEGACY_PRIM of rx_wr : label is "FDC";
  attribute XSTLIB of rx_wr : label is std.standard.true;
  attribute XSTLIB of rx_wr_d0 : label is std.standard.true;
  attribute XSTLIB of rx_wr_d0_SW0 : label is std.standard.true;
begin
  CardDetected <= \^enumerated\;
  CaseDiagnosticEn <= MiscCtrl(2);
  TXCHARISK_OUT(1 downto 0) <= \^ila_data\(45 downto 44);
  TXDATA_OUT(15 downto 0) <= \^ila_data\(43 downto 28);
  UserRxAdr(23 downto 0) <= RxCmdWrite_Adr(23 downto 0);
  UserRxData(31 downto 0) <= RxCmdWrite_Data(31 downto 0);
  UserRxValid <= \^rxcmdwrite_datavalid\;
  UserTstepPulse <= \^iusertsteppulse\;
  \^ila_data\(63 downto 62) <= RXCHARISK_IN(1 downto 0);
  \^ila_data\(61 downto 46) <= RXDATA_IN(15 downto 0);
  \^ila_data\(4) <= LinkUp;
  ila_data(127) <= \^ila_data\(6);
  ila_data(126) <= \^ila_data\(6);
  ila_data(125) <= \^ila_data\(6);
  ila_data(124) <= \^ila_data\(6);
  ila_data(123) <= \^ila_data\(6);
  ila_data(122) <= \^ila_data\(6);
  ila_data(121) <= \^ila_data\(6);
  ila_data(120) <= \^ila_data\(6);
  ila_data(119) <= \^ila_data\(6);
  ila_data(118) <= \^ila_data\(6);
  ila_data(117) <= \^ila_data\(6);
  ila_data(116) <= \^ila_data\(6);
  ila_data(115) <= \^ila_data\(6);
  ila_data(114) <= \^ila_data\(6);
  ila_data(113) <= \^ila_data\(6);
  ila_data(112) <= \^ila_data\(6);
  ila_data(111) <= \^ila_data\(6);
  ila_data(110) <= \^ila_data\(6);
  ila_data(109) <= \^ila_data\(6);
  ila_data(108) <= \^ila_data\(6);
  ila_data(107) <= \^ila_data\(6);
  ila_data(106) <= \^ila_data\(6);
  ila_data(105) <= \^ila_data\(6);
  ila_data(104) <= \^ila_data\(6);
  ila_data(103) <= \^ila_data\(6);
  ila_data(102) <= \^ila_data\(6);
  ila_data(101) <= \^ila_data\(6);
  ila_data(100) <= \^ila_data\(6);
  ila_data(99) <= \^ila_data\(6);
  ila_data(98) <= \^ila_data\(6);
  ila_data(97) <= \^ila_data\(6);
  ila_data(96) <= \^ila_data\(6);
  ila_data(95) <= \^ila_data\(6);
  ila_data(94) <= \^ila_data\(6);
  ila_data(93) <= \^ila_data\(6);
  ila_data(92) <= \^ila_data\(6);
  ila_data(91) <= \^ila_data\(6);
  ila_data(90) <= \^ila_data\(6);
  ila_data(89) <= \^ila_data\(6);
  ila_data(88) <= \^ila_data\(6);
  ila_data(87) <= \^ila_data\(6);
  ila_data(86) <= \^ila_data\(6);
  ila_data(85) <= \^ila_data\(6);
  ila_data(84) <= \^ila_data\(6);
  ila_data(83) <= \^ila_data\(6);
  ila_data(82) <= \^ila_data\(6);
  ila_data(81) <= \^ila_data\(6);
  ila_data(80) <= \^ila_data\(6);
  ila_data(79) <= \^ila_data\(6);
  ila_data(78) <= \^ila_data\(6);
  ila_data(77) <= \^ila_data\(6);
  ila_data(76) <= \^ila_data\(6);
  ila_data(75) <= \^ila_data\(6);
  ila_data(74) <= \^ila_data\(6);
  ila_data(73) <= \^ila_data\(6);
  ila_data(72) <= \^ila_data\(6);
  ila_data(71) <= \^ila_data\(6);
  ila_data(70) <= \^ila_data\(6);
  ila_data(69) <= \^ila_data\(6);
  ila_data(68) <= \^ila_data\(6);
  ila_data(67) <= \^ila_data\(6);
  ila_data(66) <= \^ila_data\(6);
  ila_data(65) <= \^ila_data\(6);
  ila_data(64) <= \^ila_data\(6);
  ila_data(63 downto 28) <= \^ila_data\(63 downto 28);
  ila_data(27) <= \^ila_data\(6);
  ila_data(26) <= \^ila_data\(6);
  ila_data(25) <= \^ila_data\(6);
  ila_data(24) <= \^ila_data\(6);
  ila_data(23) <= \^ila_data\(6);
  ila_data(22) <= \^ila_data\(6);
  ila_data(21) <= \^ila_data\(6);
  ila_data(20) <= \^ila_data\(6);
  ila_data(19) <= \^ila_data\(6);
  ila_data(18) <= \^ila_data\(6);
  ila_data(17) <= \^ila_data\(6);
  ila_data(16) <= \^ila_data\(6);
  ila_data(15) <= \^ila_data\(6);
  ila_data(14) <= \^ila_data\(6);
  ila_data(13) <= \^ila_data\(6);
  ila_data(12) <= \^ila_data\(6);
  ila_data(11) <= \^ila_data\(6);
  ila_data(10) <= \^ila_data\(6);
  ila_data(9) <= \^ila_data\(6);
  ila_data(8) <= \^ila_data\(6);
  ila_data(7) <= \^ila_data\(6);
  ila_data(6) <= \^ila_data\(6);
  ila_data(5) <= \^iusertsteppulse\;
  ila_data(4) <= \^ila_data\(4);
  ila_data(3) <= \^casereset_d1\;
  ila_data(2) <= \^caseinit_d1\;
  ila_data(1) <= \^rx_wr\;
  ila_data(0) <= \^load_alternate_config_d1\;
  UserBankSel(0) <= 'Z';
  UserBankSel(1) <= 'Z';
  UserBankSel(2) <= 'Z';
  UserBankSel(3) <= 'Z';
  UserBankSel(4) <= 'Z';
  UserBankSel(5) <= 'Z';
  UserBankSel(6) <= 'Z';
  UserBankSel(7) <= 'Z';
CardIdentity_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_0_dpot1\,
      Q => CardIdentity(0)
    );
CardIdentity_0_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(0),
      I1 => RXDATA_ld1(0),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_0_dpot1\
    );
CardIdentity_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_1_dpot1\,
      Q => CardIdentity(1)
    );
CardIdentity_1_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(1),
      I1 => RXDATA_ld1(1),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_1_dpot1\
    );
CardIdentity_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_2_dpot1\,
      Q => CardIdentity(2)
    );
CardIdentity_2_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(2),
      I1 => RXDATA_ld1(2),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_2_dpot1\
    );
CardIdentity_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_3_dpot1\,
      Q => CardIdentity(3)
    );
CardIdentity_3_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(3),
      I1 => RXDATA_ld1(3),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_3_dpot1\
    );
CardIdentity_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_4_dpot1\,
      Q => CardIdentity(4)
    );
CardIdentity_4_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(4),
      I1 => RXDATA_ld1(4),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_4_dpot1\
    );
CardIdentity_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_5_dpot1\,
      Q => CardIdentity(5)
    );
CardIdentity_5_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(5),
      I1 => RXDATA_ld1(5),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_5_dpot1\
    );
CardIdentity_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_6_dpot1\,
      Q => CardIdentity(6)
    );
CardIdentity_6_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(6),
      I1 => RXDATA_ld1(6),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_6_dpot1\
    );
CardIdentity_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0550_inv1_cepot_cepot\,
      CLR => Rst,
      D => \^cardidentity_7_dpot1\,
      Q => CardIdentity(7)
    );
CardIdentity_7_dpot1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAAAAA"
    )
        port map (
      I0 => CardIdentity(7),
      I1 => RXDATA_ld1(7),
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \^_n0550_inv1_cepot_rstpot\,
      O => \^cardidentity_7_dpot1\
    );
caseinit_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => CaseInit_d2_CaseInit_d1_AND_609_o,
      Q => CaseInit
    );
CaseInit_d1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => MiscCtrl(1),
      Q => \^caseinit_d1\
    );
CaseInit_d2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^caseinit_d1\,
      Q => \^caseinit_d2\
    );
CaseInit_d2_CaseInit_d1_AND_609_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^caseinit_d2\,
      I1 => \^caseinit_d1\,
      O => CaseInit_d2_CaseInit_d1_AND_609_o
    );
casereset_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => CaseReset_d2_CaseReset_d1_AND_607_o,
      Q => CaseReset
    );
CaseReset_d1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => MiscCtrl(0),
      Q => \^casereset_d1\
    );
CaseReset_d2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^casereset_d1\,
      Q => \^casereset_d2\
    );
CaseReset_d2_CaseReset_d1_AND_607_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^casereset_d2\,
      I1 => \^casereset_d1\,
      O => CaseReset_d2_CaseReset_d1_AND_607_o
    );
Enumerated: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^enumerated_rstpot\,
      Q => \^enumerated\
    );
Enumerated_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A030A0"
    )
        port map (
      I0 => \^enumerated\,
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => \^ila_data\(4),
      I3 => \^rx_wr\,
      I4 => \^_n05491\,
      O => \^enumerated_rstpot\
    );
GND_221_o_PWR_69_o_Select_112_o1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8D85"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \RxCmdWrite_len[7]_GND_221_o_equal_95_o\,
      I2 => \^rxcmdwrite_state_fsm_ffd2\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      O => GND_221_o_PWR_69_o_Select_112_o
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<0>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(31),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(7),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(31)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<10>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(21),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(5),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(21)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<11>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(20),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(4),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(20)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<12>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(19),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(3),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(19)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<13>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(18),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(2),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(18)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<14>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(17),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(1),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(17)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<15>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(16),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(0),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(16)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<16>2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(15),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(7),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(15)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<17>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(14),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(6),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(14)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<18>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(13),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(5),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(13)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<19>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(12),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(4),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(12)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<1>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(30),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(6),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(30)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<20>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(11),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(3),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(11)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<21>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(10),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(2),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(10)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<22>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(9),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(1),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(9)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<23>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(8),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(0),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(8)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<24>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(7),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(7),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(7)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<25>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(6),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(6),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(6)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<26>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(5),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(5),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(5)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<27>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(4),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(4),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(4)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<28>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(3),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(3),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(3)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<29>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(2),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(2),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(2)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<2>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(29),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(5),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(29)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<30>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(1),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(1),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(1)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<31>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(0),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_ld1(0),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(0)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<3>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(28),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(4),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(28)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<4>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(27),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(3),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(27)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<5>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(26),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(2),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(26)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<6>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(25),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(1),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(25)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<7>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(24),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_md1(0),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(24)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<8>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(23),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(7),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(23)
    );
\GND_221_o_RxCmdWrite_Data[31]_select_113_OUT<9>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAA2A"
    )
        port map (
      I0 => RxCmdWrite_Data(22),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(6),
      O => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(22)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<0>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1101FEEE"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => RXDATA_md1(0),
      I4 => RxCmdWrite_len(0),
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(0)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<1>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0E0F01F1E0E1E"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => RxCmdWrite_len(1),
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(1),
      I5 => RxCmdWrite_len(0),
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(1)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<2>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7AAA68884AAA6"
    )
        port map (
      I0 => RxCmdWrite_len(2),
      I1 => N20,
      I2 => RxCmdWrite_len(0),
      I3 => RxCmdWrite_len(1),
      I4 => \^rxcmdwrite_state_fsm_ffd3\,
      I5 => RXDATA_md1(2),
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(2)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<3>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E00E"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => RxCmdWrite_len(3),
      I3 => RxCmdWrite_len(0),
      I4 => RxCmdWrite_len(1),
      I5 => RxCmdWrite_len(2),
      O => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<3>1\
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<3>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11011000"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd2\,
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => RXDATA_md1(3),
      I4 => RxCmdWrite_len(3),
      I5 => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<3>1\,
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(3)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<4>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => RxCmdWrite_len(4),
      I1 => RxCmdWrite_len(2),
      I2 => RxCmdWrite_len(3),
      I3 => RxCmdWrite_len(0),
      I4 => RxCmdWrite_len(1),
      O => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<4>1\
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<4>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFEEE11011000"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => RXDATA_md1(4),
      I4 => RxCmdWrite_len(4),
      I5 => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<4>1\,
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(4)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<5>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => RxCmdWrite_len(5),
      I1 => RxCmdWrite_len(3),
      I2 => RxCmdWrite_len(4),
      I3 => RxCmdWrite_len(0),
      I4 => RxCmdWrite_len(1),
      I5 => RxCmdWrite_len(2),
      O => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<5>1\
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<5>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFEEE11011000"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => RXDATA_md1(5),
      I4 => RxCmdWrite_len(5),
      I5 => \^gnd_221_o_rxcmdwrite_len[7]_select_108_out<5>1\,
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(5)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<6>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0E0F01F1E0E1E"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => RxCmdWrite_len(6),
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => RXDATA_md1(6),
      I5 => \Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy\(5),
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(6)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB7AAA68884AAA6"
    )
        port map (
      I0 => RxCmdWrite_len(7),
      I1 => N20,
      I2 => RxCmdWrite_len(6),
      I3 => \Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy\(5),
      I4 => \^rxcmdwrite_state_fsm_ffd3\,
      I5 => RXDATA_md1(7),
      O => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(7)
    );
\GND_221_o_RxCmdWrite_len[7]_select_108_OUT<7>_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd2\,
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      O => N20
    );
LinkUp_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ila_data\(4),
      O => LinkUp_inv
    );
load_alternate_config_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => Load_alternate_config_d2_Load_alternate_config_d1_AND_611_o,
      Q => Load_alternate_config
    );
Load_alternate_config_d1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => MiscCtrl(7),
      Q => \^load_alternate_config_d1\
    );
Load_alternate_config_d2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^load_alternate_config_d1\,
      Q => \^load_alternate_config_d2\
    );
Load_alternate_config_d2_Load_alternate_config_d1_AND_611_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^load_alternate_config_d2\,
      I1 => \^load_alternate_config_d1\,
      O => Load_alternate_config_d2_Load_alternate_config_d1_AND_611_o
    );
\Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<10>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(9),
      CO(3 downto 0) => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(13 downto 10),
      CYINIT => '0',
      DI(3) => \^ila_data\(6),
      DI(2) => \^ila_data\(6),
      DI(1) => \^ila_data\(6),
      DI(0) => \^ila_data\(6),
      O(3 downto 0) => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(13 downto 10),
      S(3 downto 0) => RxCmdWrite_Adr(13 downto 10)
    );
\Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(13),
      CO(3 downto 1) => \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(14),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \^ila_data\(6),
      O(3 downto 2) => \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(15 downto 14),
      S(3 downto 2) => \NLW_Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<14>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => RxCmdWrite_Adr(15 downto 14)
    );
\Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<2>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(5 downto 2),
      CYINIT => \^ila_data\(6),
      DI(3) => \^ila_data\(6),
      DI(2) => \^ila_data\(6),
      DI(1) => \^ila_data\(6),
      DI(0) => '1',
      O(3 downto 0) => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(5 downto 2),
      S(3 downto 1) => RxCmdWrite_Adr(5 downto 3),
      S(0) => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut\(2)
    );
\Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy<6>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(5),
      CO(3 downto 0) => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_cy\(9 downto 6),
      CYINIT => '0',
      DI(3) => \^ila_data\(6),
      DI(2) => \^ila_data\(6),
      DI(1) => \^ila_data\(6),
      DI(0) => \^ila_data\(6),
      O(3 downto 0) => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(9 downto 6),
      S(3 downto 0) => RxCmdWrite_Adr(9 downto 6)
    );
\Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut<2>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RxCmdWrite_Adr(2),
      O => \Madd_RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT_lut\(2)
    );
MiscCtrl_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0614_inv\,
      CLR => Rst,
      D => RXDATA_ld1(0),
      Q => MiscCtrl(0)
    );
MiscCtrl_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0614_inv\,
      CLR => Rst,
      D => RXDATA_ld1(1),
      Q => MiscCtrl(1)
    );
MiscCtrl_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0614_inv\,
      CLR => Rst,
      D => RXDATA_ld1(2),
      Q => MiscCtrl(2)
    );
MiscCtrl_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0614_inv\,
      CLR => Rst,
      D => RXDATA_ld1(7),
      Q => MiscCtrl(7)
    );
Mmux_GND_221_o_GND_221_o_MUX_677_o11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rx_wr\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      O => GND_221_o_GND_221_o_MUX_677_o
    );
\Mmux_GND_221_o_RxCmd_state[1]_MUX_641_o2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100310000003000"
    )
        port map (
      I0 => \^enumerated\,
      I1 => \^rxcmd_state_fsm_ffd1\,
      I2 => \^rxcmd_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => N48,
      I5 => \RXDATA_md1[8]_PWR_69_o_equal_20_o\,
      O => \GND_221_o_RxCmd_state[1]_MUX_641_o\
    );
\Mmux_GND_221_o_RxCmd_state[1]_MUX_641_o2_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E4F5F5FFEEFFFFF"
    )
        port map (
      I0 => RXDATA_ld1(2),
      I1 => RXDATA_ld1(3),
      I2 => RXDATA_ld1(1),
      I3 => RXDATA_ld1(0),
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\,
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      O => N48
    );
\Mmux_RxAckCmd_state[4]_X_26_o_Mux_75_o11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RxCmdFifo_Empty,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd5\,
      I5 => \^rxackcmd_state_fsm_ffd4\,
      O => \RxAckCmd_state[4]_X_26_o_Mux_75_o\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104\: unisim.vcomponents.MUXF7
     port map (
      I0 => N77,
      I1 => N78,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(13),
      S => \^rxackcmd_state_fsm_ffd5\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAD8CBCBCAC8CBCB"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd1\,
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => SerialNum(45),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => SerialNum(13),
      O => N77
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT104_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1646064614440444"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => SerialNum(29),
      I5 => Application_version(13),
      O => N78
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123\: unisim.vcomponents.MUXF7
     port map (
      I0 => N83,
      I1 => N84,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(14),
      S => \^rxackcmd_state_fsm_ffd5\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040000400000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => SerialNum(46),
      I5 => SerialNum(14),
      O => N83
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT123_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1410101004000000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => SerialNum(30),
      I5 => Application_version(14),
      O => N84
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6444200020002000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => Application_version(15),
      I3 => \^rxackcmd_state_fsm_ffd5\,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => SerialNum(15),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT14\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8A8B9B9"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(47),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out141\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A2A"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd2\,
      I3 => SerialNum(31),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out142\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4EEFE44F444F4"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out141\,
      I2 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT14\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => \^rxackcmd_state_fsm_ffd1\,
      I5 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out142\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(15)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A4B4849"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(17)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT181\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB73D951"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(33),
      I3 => SerialNum(17),
      I4 => SerialNum(49),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT18\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2E2A26080C0804"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => SerialNum(1),
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT18\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out181\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185\: unisim.vcomponents.MUXF7
     port map (
      I0 => N87,
      I1 => N88,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(1),
      S => \^rxackcmd_state_fsm_ffd1\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00828082"
    )
        port map (
      I0 => CardIdentity(1),
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      I5 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out181\,
      O => N87
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT185_G\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2CEE20"
    )
        port map (
      I0 => CardIdentity(1),
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => Application_version(1),
      O => N88
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEC4AA80"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => SerialNum(34),
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => SerialNum(2),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT20\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5DDDD00808888"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => CardIdentity(2),
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT20\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out201\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD77FD2275777522"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(50),
      I3 => \^rxackcmd_state_fsm_ffd5\,
      I4 => CardIdentity(2),
      I5 => SerialNum(18),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out202\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444A4440"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => CardIdentity(2),
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => Application_version(2),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out203\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE4454"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out201\,
      I2 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out202\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out203\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(2)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20A0088028A80888"
    )
        port map (
      I0 => CardIdentity(0),
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd5\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      I5 => \^rxackcmd_state_fsm_ffd2\,
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDA8B9A8ECA8A8A8"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => Application_version(0),
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => SerialNum(16),
      I5 => SerialNum(48),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out21\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444404000404"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => SerialNum(3),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => CardIdentity(3),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT23\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC64A820"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(51),
      I3 => SerialNum(19),
      I4 => SerialNum(35),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out231\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235\: unisim.vcomponents.MUXF7
     port map (
      I0 => N79,
      I1 => N80,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(3),
      S => \^rxackcmd_state_fsm_ffd1\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40AE4004"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => CardIdentity(3),
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out231\,
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT23\,
      O => N79
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT235_G\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444A4440"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => CardIdentity(3),
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => Application_version(3),
      O => N80
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF3BBB3EAE2AAA2"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(0),
      I4 => SerialNum(32),
      I5 => CardIdentity(0),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out22\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040000400000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => SerialNum(4),
      I5 => SerialNum(36),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT25\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2511\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFA0899"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd1\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out251\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80020"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(52),
      I3 => \^rxackcmd_state_fsm_ffd1\,
      I4 => SerialNum(20),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out252\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBAAA8"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => Application_version(4),
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out252\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out253\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT254\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88F88"
    )
        port map (
      I0 => CardIdentity(4),
      I1 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out251\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT25\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out253\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(4)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEABBFBAAEA"
    )
        port map (
      I0 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2\,
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out21\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out22\,
      I5 => \^rxackcmd_state_fsm_ffd1\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(0)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT271\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => SerialNum(21),
      I1 => SerialNum(53),
      I2 => CardIdentity(5),
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT27\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAEBAAA14041000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(37),
      I4 => SerialNum(5),
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT27\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out271\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT2721\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out272\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274\: unisim.vcomponents.MUXF7
     port map (
      I0 => N89,
      I1 => N90,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(5),
      S => \^rxackcmd_state_fsm_ffd1\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274_F\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCE2002"
    )
        port map (
      I0 => CardIdentity(5),
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out271\,
      O => N89
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT274_G\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444A4440"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => CardIdentity(5),
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => Application_version(5),
      O => N90
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E0E5404"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => SerialNum(54),
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => CardIdentity(6),
      I4 => SerialNum(22),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT29\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAEBAAA14041000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(38),
      I4 => SerialNum(6),
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT29\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out291\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200028222802"
    )
        port map (
      I0 => CardIdentity(6),
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      I5 => \^rxackcmd_state_fsm_ffd2\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out292\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBEAAAEAAAEAAA"
    )
        port map (
      I0 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out292\,
      I1 => \^rxackcmd_state_fsm_ffd1\,
      I2 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out272\,
      I3 => Application_version(6),
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out291\,
      I5 => \^rxackcmd_state_fsm_ffd2\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(6)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040000400000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => SerialNum(7),
      I5 => SerialNum(39),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT31\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A80020"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(55),
      I3 => \^rxackcmd_state_fsm_ffd1\,
      I4 => SerialNum(23),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out311\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBAAA8"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => Application_version(7),
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out311\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out312\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT314\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88F88"
    )
        port map (
      I0 => CardIdentity(7),
      I1 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out251\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT31\,
      I4 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out312\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(7)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF8AAA8EAE8AAA8"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => Application_version(8),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => SerialNum(24),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT33\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1707130315051101"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => SerialNum(8),
      I4 => SerialNum(40),
      I5 => SerialNum(56),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out331\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF51FF4040514040"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out331\,
      I3 => \^rxackcmd_state_fsm_ffd5\,
      I4 => \^rxackcmd_state_fsm_ffd3\,
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT33\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(8)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080880880808000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd5\,
      I3 => SerialNum(25),
      I4 => \^rxackcmd_state_fsm_ffd3\,
      I5 => SerialNum(41),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT35\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02004646"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(9),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT35\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out351\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755575702000202"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => Application_version(9),
      I4 => \^rxackcmd_state_fsm_ffd5\,
      I5 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out351\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(9)
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43\: unisim.vcomponents.MUXF7
     port map (
      I0 => N81,
      I1 => N82,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(10),
      S => \^rxackcmd_state_fsm_ffd5\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFA78F87"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd2\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd3\,
      I3 => SerialNum(42),
      I4 => SerialNum(10),
      I5 => \^rxackcmd_state_fsm_ffd1\,
      O => N81
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT43_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1646064614440444"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => SerialNum(26),
      I5 => Application_version(10),
      O => N82
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63\: unisim.vcomponents.MUXF7
     port map (
      I0 => N85,
      I1 => N86,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(11),
      S => \^rxackcmd_state_fsm_ffd5\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63_F\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE6477EEEE2077"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => SerialNum(11),
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd1\,
      I5 => SerialNum(43),
      O => N85
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT63_G\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1646064614440444"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => SerialNum(27),
      I5 => Application_version(11),
      O => N86
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6444200020002000"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => Application_version(12),
      I3 => \^rxackcmd_state_fsm_ffd5\,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => SerialNum(12),
      O => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT8\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8A8B9B9"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => SerialNum(44),
      I4 => \^rxackcmd_state_fsm_ffd2\,
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out81\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A2A"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd2\,
      I3 => SerialNum(28),
      O => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out82\
    );
\Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4EEFE44F444F4"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out81\,
      I2 => \Mmux_RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT8\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => \^rxackcmd_state_fsm_ffd1\,
      I5 => \^mmux_rxackcmd_state[4]_x_26_o_wide_mux_77_out82\,
      O => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(12)
    );
Mmux_RxAckFifo_Rd11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_Empty,
      I2 => TX_RDY_IN,
      O => RxAckFifo_Rd
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(16),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(0),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(16)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(17),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(1),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(17)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(18),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(2),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(18)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(19),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(3),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(19)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(20),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(4),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(20)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(21),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(5),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(21)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(22),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(6),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(22)
    );
\Mmux_RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA8AAA8AAA8AAA"
    )
        port map (
      I0 => RxCmdWrite_Adr(23),
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rx_wr\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => RXDATA_ld1(7),
      I5 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(23)
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(5),
      I3 => RXDATA_ld1(5),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(5),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_689_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o110111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^rx_wr\,
      I1 => \^rxcmdwrite_state_fsm_ffd1\,
      I2 => \^rxcmdwrite_state_fsm_ffd2\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      O => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(4),
      I3 => RXDATA_ld1(4),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(4),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_690_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(3),
      I3 => RXDATA_ld1(3),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(3),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_691_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(2),
      I3 => RXDATA_ld1(2),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(2),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_692_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(15),
      I3 => RXDATA_md1(7),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(15),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11411\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \^rx_wr\,
      I1 => \^rxcmdwrite_state_fsm_ffd3\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd2\,
      I4 => \^rxcmdwrite_datavalid\,
      O => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1141\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => RXDATA_ld1(1),
      I1 => \^rxcmdwrite_datavalid\,
      I2 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I3 => RxCmdWrite_Adr(1),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1141\,
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_693_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(14),
      I3 => RXDATA_md1(6),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(14),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_680_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => RXDATA_ld1(0),
      I1 => \^rxcmdwrite_datavalid\,
      I2 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I3 => RxCmdWrite_Adr(0),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1141\,
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_694_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o1161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd2\,
      I1 => \^rx_wr\,
      I2 => \^rxcmdwrite_state_fsm_ffd3\,
      I3 => \^rxcmdwrite_state_fsm_ffd1\,
      O => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(13),
      I3 => RXDATA_md1(5),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(13),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_681_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(12),
      I3 => RXDATA_md1(4),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(12),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_682_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(11),
      I3 => RXDATA_md1(3),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(11),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_683_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(10),
      I3 => RXDATA_md1(2),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(10),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_684_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(9),
      I3 => RXDATA_md1(1),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(9),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_685_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(8),
      I3 => RXDATA_md1(0),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(8),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_686_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(7),
      I3 => RXDATA_ld1(7),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(7),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_687_o\
    );
\Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
        port map (
      I0 => \^rxcmdwrite_datavalid\,
      I1 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o116\,
      I2 => RxCmdWrite_Adr(6),
      I3 => RXDATA_ld1(6),
      I4 => \Mmux_RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o11011\,
      I5 => \RxCmdWrite_Adr[15]_GND_221_o_add_123_OUT\(6),
      O => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_688_o\
    );
\Mmux_TxPacket_state[2]_GND_221_o_Mux_152_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF55550040"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => TX_RDY_IN,
      I2 => \^txdatauserportmaster\,
      I3 => N32,
      I4 => \^txpacket_state_fsm_ffd1\,
      I5 => \^txpacket_state_fsm_ffd3\,
      O => \TxPacket_state[2]_GND_221_o_Mux_152_o\
    );
\Mmux_TxPacket_state[2]_GND_221_o_Mux_152_o1_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => TxFifoEmpty,
      I1 => TxFifoDout(61),
      O => N32
    );
\Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000040"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txdatauserportmaster\,
      I2 => TX_RDY_IN,
      I3 => \^txpacket_state_fsm_ffd2\,
      I4 => N30,
      I5 => \^txpacket_state_fsm_ffd1\,
      O => \TxPacket_state[2]_GND_221_o_Mux_154_o\
    );
\Mmux_TxPacket_state[2]_GND_221_o_Mux_154_o1_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(61),
      I3 => TxFifoEmpty,
      O => N30
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFBEA40405140"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => TxFifoDout(36),
      I3 => CardIdentity(2),
      I4 => \^txpacket_state_fsm_ffd3\,
      I5 => N14,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(2)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT10_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => TxFifoDout(18),
      I2 => TxFifoDout(2),
      O => N14
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFBEA40405140"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => TxFifoDout(37),
      I3 => CardIdentity(3),
      I4 => \^txpacket_state_fsm_ffd3\,
      I5 => N12,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(3)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT11_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => TxFifoDout(19),
      I2 => TxFifoDout(3),
      O => N12
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFBEA40405140"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => TxFifoDout(38),
      I3 => CardIdentity(4),
      I4 => \^txpacket_state_fsm_ffd3\,
      I5 => N10,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(4)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT12_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => TxFifoDout(20),
      I2 => TxFifoDout(4),
      O => N10
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBEEEA55514440"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(62),
      I3 => TxFifoDout(63),
      I4 => CardIdentity(5),
      I5 => TxFifoDout(39),
      O => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT13\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(21),
      I3 => TxFifoDout(5),
      I4 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT13\,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(5)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA4540"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => TxFifoDout(63),
      I2 => \^txpacket_state_fsm_ffd3\,
      I3 => CardIdentity(0),
      I4 => TxFifoDout(34),
      O => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A280B391A280"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(6),
      I3 => TxFifoDout(22),
      I4 => CardIdentity(6),
      I5 => \^txpacket_state_fsm_ffd2\,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(6)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444E"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => CardIdentity(7),
      I2 => TxFifoDout(62),
      I3 => TxFifoDout(63),
      O => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT15\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820A820FD75A820"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(23),
      I3 => TxFifoDout(7),
      I4 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT15\,
      I5 => \^txpacket_state_fsm_ffd2\,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(7)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820A820A820EC64"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(24),
      I3 => TxFifoDout(8),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N16,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(8)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT16_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => N16
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(16),
      I3 => TxFifoDout(0),
      I4 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1\,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(0)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => TxFifoDout(9),
      I3 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1711\,
      I4 => TxFifoDout(53),
      I5 => TxFifoDout(25),
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(9)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT17111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => TxFifoDout(63),
      I2 => TxFifoDout(62),
      O => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1711\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820B931A820FD75"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(26),
      I3 => TxFifoDout(10),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N75,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(10)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT2_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(54),
      O => N75
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820B931A820FD75"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(27),
      I3 => TxFifoDout(11),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N73,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(11)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT3_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(55),
      O => N73
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820B931A820FD75"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(28),
      I3 => TxFifoDout(12),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N71,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(12)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT4_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(56),
      O => N71
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820B931A820FD75"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(29),
      I3 => TxFifoDout(13),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N69,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(13)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT5_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(57),
      O => N69
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6C4C4C4A2808080"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => TxFifoDout(14),
      I3 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1711\,
      I4 => TxFifoDout(58),
      I5 => TxFifoDout(30),
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(14)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820B931A820FD75"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(31),
      I3 => TxFifoDout(15),
      I4 => \^txpacket_state_fsm_ffd2\,
      I5 => N67,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(15)
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT7_SW1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => TxFifoDout(63),
      I1 => TxFifoDout(62),
      I2 => TxFifoDout(59),
      O => N67
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBAAEA11510040"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(62),
      I3 => TxFifoDout(63),
      I4 => CardIdentity(1),
      I5 => TxFifoDout(35),
      O => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT9\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT911\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => \^txpacket_state_fsm_ffd3\,
      O => \^mmux_txpacket_state[2]_txdatauserport_data[17]_wide_mux_151_out91\
    );
\Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD75A820"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => TxFifoDout(17),
      I3 => TxFifoDout(1),
      I4 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT9\,
      O => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(1)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => TxLen_local(0),
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(0)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF900090009FFF9"
    )
        port map (
      I0 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      I1 => TxFifoDout(53),
      I2 => \^txpacket_state_fsm_ffd2\,
      I3 => \^txpacket_state_fsm_ffd1\,
      I4 => TxLen_local(0),
      I5 => TxLen_local(1),
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(1)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAF999FAAA09990"
    )
        port map (
      I0 => TxLen_local(2),
      I1 => TxLen_local(1),
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => \^txpacket_state_fsm_ffd2\,
      I4 => TxLen_local(0),
      I5 => N24,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(2)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT3_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => TxFifoDout(54),
      I1 => TxFifoDout(53),
      I2 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => N24
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => TxLen_local(3),
      I1 => TxLen_local(0),
      I2 => TxLen_local(1),
      I3 => TxLen_local(2),
      O => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT4\
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444441"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => TxFifoDout(55),
      I2 => TxFifoDout(53),
      I3 => TxFifoDout(54),
      I4 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out41\
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFA8"
    )
        port map (
      I0 => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT4\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => \^txpacket_state_fsm_ffd2\,
      I3 => \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out41\,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(3)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990999F999F9990"
    )
        port map (
      I0 => \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\(3),
      I1 => TxLen_local(4),
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => \^txpacket_state_fsm_ffd2\,
      I4 => TxFifoDout(56),
      I5 => N22,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(4)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT5_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TxFifoDout(55),
      I1 => TxFifoDout(54),
      I2 => TxFifoDout(53),
      I3 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => N22
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAF999FAAA09990"
    )
        port map (
      I0 => TxLen_local(5),
      I1 => \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\(3),
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => \^txpacket_state_fsm_ffd2\,
      I4 => TxLen_local(4),
      I5 => N26,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(5)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT6_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => TxFifoDout(57),
      I1 => TxFifoDout(56),
      I2 => TxFifoDout(55),
      I3 => TxFifoDout(54),
      I4 => TxFifoDout(53),
      I5 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      O => N26
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => TxLen_local(6),
      I1 => \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\(3),
      I2 => TxLen_local(4),
      I3 => TxLen_local(5),
      O => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT7\
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEF1001"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(5),
      I3 => TxFifoDout(58),
      I4 => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT7\,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(6)
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \^txpacket_state_fsm_ffd1\,
      O => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT8\
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT8\,
      I1 => TxLen_local(7),
      I2 => \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\(3),
      I3 => TxLen_local(4),
      I4 => TxLen_local(5),
      I5 => TxLen_local(6),
      O => \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out81\
    );
\Mmux_TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101001"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => TxFifoDout(59),
      I3 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(5),
      I4 => TxFifoDout(58),
      I5 => \^mmux_txpacket_state[2]_txlen_local[7]_wide_mux_155_out81\,
      O => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(7)
    );
\Mmux__n055511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00AF00BF00FF00"
    )
        port map (
      I0 => RXDATA_ld1(0),
      I1 => RXDATA_ld1(2),
      I2 => RXDATA_ld1(1),
      I3 => \^rxcmd_state_fsm_ffd2\,
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\,
      O => \_n0555\(0)
    );
\Mmux__n055521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0003000A0000000"
    )
        port map (
      I0 => RXDATA_ld1(2),
      I1 => RXDATA_ld1(0),
      I2 => RXDATA_ld1(1),
      I3 => \^rxcmd_state_fsm_ffd2\,
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\,
      O => \_n0555\(1)
    );
\Mmux__n055531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBFFFFFFFFF"
    )
        port map (
      I0 => RXDATA_ld1(2),
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => RXDATA_ld1(0),
      I3 => RXDATA_ld1(1),
      I4 => RXDATA_ld1(3),
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\,
      O => \_n0555\(2)
    );
Mmux_iTXCHARISK_OUT11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(16),
      O => \^ila_data\(44)
    );
Mmux_iTXCHARISK_OUT21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(17),
      I2 => TxDataUserPort_Data(17),
      O => \^ila_data\(45)
    );
Mmux_iTXDATA_OUT101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(3),
      I2 => TxDataUserPort_Data(3),
      O => \^ila_data\(31)
    );
Mmux_iTXDATA_OUT11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(0),
      I2 => TxDataUserPort_Data(0),
      O => \^ila_data\(28)
    );
Mmux_iTXDATA_OUT111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(4),
      I2 => TxDataUserPort_Data(4),
      O => \^ila_data\(32)
    );
Mmux_iTXDATA_OUT121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(5),
      I2 => TxDataUserPort_Data(5),
      O => \^ila_data\(33)
    );
Mmux_iTXDATA_OUT131: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(6),
      I2 => TxDataUserPort_Data(6),
      O => \^ila_data\(34)
    );
Mmux_iTXDATA_OUT141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(7),
      I2 => TxDataUserPort_Data(7),
      O => \^ila_data\(35)
    );
Mmux_iTXDATA_OUT151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(8),
      I2 => TxDataUserPort_Data(8),
      O => \^ila_data\(36)
    );
Mmux_iTXDATA_OUT161: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(9),
      I2 => TxDataUserPort_Data(9),
      O => \^ila_data\(37)
    );
Mmux_iTXDATA_OUT21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(10),
      I2 => TxDataUserPort_Data(10),
      O => \^ila_data\(38)
    );
Mmux_iTXDATA_OUT31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(11),
      I2 => TxDataUserPort_Data(11),
      O => \^ila_data\(39)
    );
Mmux_iTXDATA_OUT41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(12),
      I2 => TxDataUserPort_Data(12),
      O => \^ila_data\(40)
    );
Mmux_iTXDATA_OUT51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(13),
      I2 => TxDataUserPort_Data(13),
      O => \^ila_data\(41)
    );
Mmux_iTXDATA_OUT61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(14),
      I2 => TxDataUserPort_Data(14),
      O => \^ila_data\(42)
    );
Mmux_iTXDATA_OUT71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(15),
      I2 => TxDataUserPort_Data(15),
      O => \^ila_data\(43)
    );
Mmux_iTXDATA_OUT81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(1),
      I2 => TxDataUserPort_Data(1),
      O => \^ila_data\(29)
    );
Mmux_iTXDATA_OUT91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_DataOut(2),
      I2 => TxDataUserPort_Data(2),
      O => \^ila_data\(30)
    );
Mmux_iTXWR_OUT11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => RxAckFifo_Valid,
      I2 => \^txdatauserport_wr\,
      O => TXWR_OUT
    );
\Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => TxFifoDout(53),
      I1 => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      I2 => TxFifoDout(54),
      I3 => TxFifoDout(55),
      I4 => TxFifoDout(56),
      I5 => TxFifoDout(57),
      O => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(5)
    );
\Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy<3>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TxLen_local(1),
      I1 => TxLen_local(0),
      I2 => TxLen_local(2),
      I3 => TxLen_local(3),
      O => \Msub_GND_221_o_GND_221_o_sub_149_OUT<7:0>_cy\(3)
    );
\Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy<5>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => RxCmdWrite_len(1),
      I1 => RxCmdWrite_len(0),
      I2 => RxCmdWrite_len(2),
      I3 => RxCmdWrite_len(3),
      I4 => RxCmdWrite_len(4),
      I5 => RxCmdWrite_len(5),
      O => \Msub_GND_221_o_GND_221_o_sub_91_OUT<7:0>_cy\(5)
    );
\RXDATA_ld1[8]_GND_221_o_equal_18_o<8>21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RXDATA_ld1(7),
      I1 => RXDATA_ld1(4),
      I2 => RXDATA_ld1(3),
      I3 => RXDATA_ld1(5),
      I4 => RXDATA_ld1(6),
      I5 => RXDATA_ld1(8),
      O => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\
    );
\RXDATA_ld1[8]_GND_221_o_equal_27_o<8>111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => RXDATA_ld1(8),
      I1 => RXDATA_ld1(6),
      I2 => RXDATA_ld1(5),
      I3 => RXDATA_ld1(4),
      I4 => RXDATA_ld1(7),
      O => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\
    );
\RXDATA_ld1[8]_GND_221_o_equal_27_o<8>12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => RXDATA_ld1(2),
      I1 => RXDATA_ld1(3),
      I2 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\,
      O => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\
    );
\RXDATA_ld1[8]_GND_221_o_equal_86_o<8>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => RXDATA_ld1(3),
      I1 => RXDATA_ld1(2),
      I2 => RXDATA_ld1(0),
      I3 => RXDATA_ld1(1),
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\,
      O => \RXDATA_ld1[8]_GND_221_o_equal_86_o\
    );
\RXDATA_ld1[8]_GND_221_o_equal_86_o<8>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => RXDATA_ld1(1),
      I1 => RXDATA_ld1(0),
      I2 => RXDATA_ld1(2),
      O => \^rxdata_ld1[8]_gnd_221_o_equal_86_o<8>1\
    );
RXDATA_ld1_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(46),
      Q => RXDATA_ld1(0)
    );
RXDATA_ld1_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(47),
      Q => RXDATA_ld1(1)
    );
RXDATA_ld1_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(48),
      Q => RXDATA_ld1(2)
    );
RXDATA_ld1_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(49),
      Q => RXDATA_ld1(3)
    );
RXDATA_ld1_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(50),
      Q => RXDATA_ld1(4)
    );
RXDATA_ld1_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(51),
      Q => RXDATA_ld1(5)
    );
RXDATA_ld1_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(52),
      Q => RXDATA_ld1(6)
    );
RXDATA_ld1_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(53),
      Q => RXDATA_ld1(7)
    );
RXDATA_ld1_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(62),
      Q => RXDATA_ld1(8)
    );
\RXDATA_md1[8]_LinkUp_AND_605_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => RXDATA_md1(4),
      I1 => RXDATA_md1(3),
      I2 => RXDATA_md1(8),
      I3 => RXDATA_md1(5),
      I4 => RXDATA_md1(2),
      I5 => N4,
      O => \^rxdata_md1[8]_linkup_and_605_o1\
    );
\RXDATA_md1[8]_LinkUp_AND_605_o1_SW0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RXDATA_md1(0),
      I1 => RXDATA_md1(1),
      O => N4
    );
\RXDATA_md1[8]_LinkUp_AND_605_o2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ila_data\(4),
      I1 => RXDATA_md1(6),
      I2 => RXDATA_md1(7),
      I3 => \^rxdata_md1[8]_linkup_and_605_o1\,
      O => \RXDATA_md1[8]_LinkUp_AND_605_o\
    );
\RXDATA_md1[8]_PWR_69_o_equal_14_o<8>1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => RXDATA_md1(6),
      I1 => RXDATA_md1(7),
      I2 => \^rxdata_md1[8]_linkup_and_605_o1\,
      O => \RXDATA_md1[8]_PWR_69_o_equal_14_o\
    );
\RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => RXDATA_md1(6),
      I1 => RXDATA_md1(7),
      I2 => \^rxdata_md1[8]_linkup_and_605_o1\,
      O => \RXDATA_md1[8]_PWR_69_o_equal_20_o\
    );
\RXDATA_md1[8]_PWR_69_o_equal_20_o<8>1_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => RXDATA_md1(7),
      I1 => RXDATA_md1(6),
      I2 => \^enumerated\,
      O => N52
    );
RXDATA_md1_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(54),
      Q => RXDATA_md1(0)
    );
RXDATA_md1_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(55),
      Q => RXDATA_md1(1)
    );
RXDATA_md1_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(56),
      Q => RXDATA_md1(2)
    );
RXDATA_md1_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(57),
      Q => RXDATA_md1(3)
    );
RXDATA_md1_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(58),
      Q => RXDATA_md1(4)
    );
RXDATA_md1_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(59),
      Q => RXDATA_md1(5)
    );
RXDATA_md1_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(60),
      Q => RXDATA_md1(6)
    );
RXDATA_md1_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(61),
      Q => RXDATA_md1(7)
    );
RXDATA_md1_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^ila_data\(63),
      Q => RXDATA_md1(8)
    );
Rst_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rst,
      O => Rst_inv
    );
\RxAckCmd_state[4]_X_26_o_Mux_78_o1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCBBBFBBBC"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd1\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => \^rxcmdwrite_pktdone\,
      O => \RxAckCmd_state[4]_X_26_o_Mux_78_o\
    );
RxAckCmd_state_FSM_FFd1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state_FSM_FFd1-In\,
      Q => \^rxackcmd_state_fsm_ffd1\
    );
\RxAckCmd_state_FSM_FFd1-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006000000000"
    )
        port map (
      I0 => RxCmdFifo_DataOut(1),
      I1 => RxCmdFifo_DataOut(0),
      I2 => \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>1\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      I5 => \RxAckCmd_state_FSM_FFd1-In21\,
      O => \^rxackcmd_state_fsm_ffd1-in1\
    );
\RxAckCmd_state_FSM_FFd1-In2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEE2222222"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd1\,
      I1 => \^rxackcmd_state_fsm_ffd5\,
      I2 => \^rxackcmd_state_fsm_ffd2\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd4\,
      I5 => \^rxackcmd_state_fsm_ffd1-in1\,
      O => \RxAckCmd_state_FSM_FFd1-In\
    );
\RxAckCmd_state_FSM_FFd1-In211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D500"
    )
        port map (
      I0 => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\,
      I1 => RxCmdFifo_DataOut(0),
      I2 => RxCmdFifo_DataOut(1),
      I3 => RxCmdFifo_Valid,
      I4 => \^rxackcmd_state_fsm_ffd1\,
      I5 => \^rxackcmd_state_fsm_ffd3\,
      O => \RxAckCmd_state_FSM_FFd1-In21\
    );
RxAckCmd_state_FSM_FFd2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^rxackcmd_state_fsm_ffd2-in\,
      Q => \^rxackcmd_state_fsm_ffd2\
    );
\RxAckCmd_state_FSM_FFd2-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A686868F2F0F0F0"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd2\,
      I3 => N18,
      I4 => \RxAckCmd_state_FSM_FFd1-In21\,
      I5 => \^rxackcmd_state_fsm_ffd3\,
      O => \^rxackcmd_state_fsm_ffd2-in\
    );
\RxAckCmd_state_FSM_FFd2-In_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\,
      I1 => RxCmdFifo_DataOut(1),
      I2 => RxCmdFifo_DataOut(0),
      O => N18
    );
RxAckCmd_state_FSM_FFd3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state_FSM_FFd3-In\,
      Q => \^rxackcmd_state_fsm_ffd3\
    );
\RxAckCmd_state_FSM_FFd3-In1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA8"
    )
        port map (
      I0 => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\,
      I1 => RxCmdFifo_DataOut(1),
      I2 => RxCmdFifo_DataOut(0),
      I3 => \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>1\,
      O => \^rxackcmd_state_fsm_ffd3-in1\
    );
\RxAckCmd_state_FSM_FFd3-In2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454545458B8A8A8A"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd4\,
      I1 => \^rxackcmd_state_fsm_ffd2\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd3-in1\,
      I4 => RxCmdFifo_Valid,
      I5 => \^rxackcmd_state_fsm_ffd3\,
      O => \^rxackcmd_state_fsm_ffd3-in2\
    );
\RxAckCmd_state_FSM_FFd3-In3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEA44404040"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd3\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd4\,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => \^rxackcmd_state_fsm_ffd3-in2\,
      O => \RxAckCmd_state_FSM_FFd3-In\
    );
RxAckCmd_state_FSM_FFd4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state_FSM_FFd4-In\,
      Q => \^rxackcmd_state_fsm_ffd4\
    );
\RxAckCmd_state_FSM_FFd4-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08082808"
    )
        port map (
      I0 => RxCmdFifo_Valid,
      I1 => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\,
      I2 => RxCmdFifo_DataOut(0),
      I3 => \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>1\,
      I4 => RxCmdFifo_DataOut(1),
      O => \^rxackcmd_state_fsm_ffd4-in1\
    );
\RxAckCmd_state_FSM_FFd4-In2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666642464244"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd4\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd3\,
      I4 => \^rxackcmd_state_fsm_ffd4-in1\,
      I5 => \^rxackcmd_state_fsm_ffd2\,
      O => \RxAckCmd_state_FSM_FFd4-In\
    );
RxAckCmd_state_FSM_FFd5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state_FSM_FFd5-In\,
      Q => \^rxackcmd_state_fsm_ffd5\
    );
\RxAckCmd_state_FSM_FFd5-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDDCDDF5F51415"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd3\,
      I1 => \^rxackcmd_state_fsm_ffd1\,
      I2 => \^rxackcmd_state_fsm_ffd4\,
      I3 => RxCmdFifo_Empty,
      I4 => \^rxackcmd_state_fsm_ffd2\,
      I5 => \^rxcmdwrite_pktdone\,
      O => \^rxackcmd_state_fsm_ffd5-in1\
    );
\RxAckCmd_state_FSM_FFd5-In4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444E"
    )
        port map (
      I0 => \^rxackcmd_state_fsm_ffd5\,
      I1 => \^rxackcmd_state_fsm_ffd5-in1\,
      I2 => \^rxackcmd_state_fsm_ffd1\,
      I3 => \^rxackcmd_state_fsm_ffd2\,
      I4 => \^rxackcmd_state_fsm_ffd3\,
      I5 => N63,
      O => \RxAckCmd_state_FSM_FFd5-In\
    );
\RxAckCmd_state_FSM_FFd5-In4_SW0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF222A"
    )
        port map (
      I0 => RxCmdFifo_Valid,
      I1 => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\,
      I2 => RxCmdFifo_DataOut(0),
      I3 => RxCmdFifo_DataOut(1),
      I4 => \^rxackcmd_state_fsm_ffd4\,
      O => N63
    );
RxAckFifo_Data_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(0),
      Q => RxAckFifo_Data(0)
    );
RxAckFifo_Data_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(1),
      Q => RxAckFifo_Data(1)
    );
RxAckFifo_Data_10: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(10),
      Q => RxAckFifo_Data(10)
    );
RxAckFifo_Data_11: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(11),
      Q => RxAckFifo_Data(11)
    );
RxAckFifo_Data_12: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(12),
      Q => RxAckFifo_Data(12)
    );
RxAckFifo_Data_13: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(13),
      Q => RxAckFifo_Data(13)
    );
RxAckFifo_Data_14: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(14),
      Q => RxAckFifo_Data(14)
    );
RxAckFifo_Data_15: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(15),
      Q => RxAckFifo_Data(15)
    );
RxAckFifo_Data_17: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(17),
      Q => RxAckFifo_Data(17)
    );
RxAckFifo_Data_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(2),
      Q => RxAckFifo_Data(2)
    );
RxAckFifo_Data_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(3),
      Q => RxAckFifo_Data(3)
    );
RxAckFifo_Data_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(4),
      Q => RxAckFifo_Data(4)
    );
RxAckFifo_Data_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(5),
      Q => RxAckFifo_Data(5)
    );
RxAckFifo_Data_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(6),
      Q => RxAckFifo_Data(6)
    );
RxAckFifo_Data_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(7),
      Q => RxAckFifo_Data(7)
    );
RxAckFifo_Data_8: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(8),
      Q => RxAckFifo_Data(8)
    );
RxAckFifo_Data_9: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_wide_mux_77_OUT\(9),
      Q => RxAckFifo_Data(9)
    );
RxAckFifo_Wr: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_Mux_78_o\,
      Q => \^rxackfifo_wr\
    );
RxCmdFifo_DataIn_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \^rxcmdfifo_datain_0_dpot\,
      Q => RxCmdFifo_DataIn(0)
    );
RxCmdFifo_DataIn_0_dpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => RxCmdFifo_DataIn(0),
      I1 => \^_n0572_inv_rstpot\,
      I2 => \_n0555\(0),
      O => \^rxcmdfifo_datain_0_dpot\
    );
RxCmdFifo_DataIn_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \^rxcmdfifo_datain_1_dpot\,
      Q => RxCmdFifo_DataIn(1)
    );
RxCmdFifo_DataIn_1_dpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => RxCmdFifo_DataIn(1),
      I1 => \_n0555\(1),
      I2 => \^_n0572_inv_rstpot\,
      O => \^rxcmdfifo_datain_1_dpot\
    );
RxCmdFifo_DataIn_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \^rxcmdfifo_datain_2_dpot\,
      Q => RxCmdFifo_DataIn(2)
    );
RxCmdFifo_DataIn_2_dpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => RxCmdFifo_DataIn(2),
      I1 => \_n0555\(2),
      I2 => \^_n0572_inv_rstpot\,
      O => \^rxcmdfifo_datain_2_dpot\
    );
RxCmdFifo_DataIn_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \^rxcmdfifo_datain_4_dpot\,
      Q => RxCmdFifo_DataIn(4)
    );
RxCmdFifo_DataIn_4_dpot: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => RxCmdFifo_DataIn(4),
      I1 => \_n0555\(4),
      I2 => \^_n0572_inv_rstpot\,
      O => \^rxcmdfifo_datain_4_dpot\
    );
\RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => RxCmdFifo_DataOut(2),
      I1 => RxCmdFifo_DataOut(4),
      I2 => RxCmdFifo_DataOut(7),
      I3 => RxCmdFifo_DataOut(6),
      I4 => RxCmdFifo_DataOut(5),
      I5 => RxCmdFifo_DataOut(3),
      O => \RxCmdFifo_DataOut[7]_GND_221_o_equal_59_o<7>1\
    );
\RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => RxCmdFifo_DataOut(2),
      I1 => RxCmdFifo_DataOut(4),
      I2 => RxCmdFifo_DataOut(7),
      I3 => RxCmdFifo_DataOut(6),
      I4 => RxCmdFifo_DataOut(5),
      I5 => RxCmdFifo_DataOut(3),
      O => \RxCmdFifo_DataOut[7]_PWR_69_o_equal_63_o<7>1\
    );
RxCmdFifo_Rd: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxAckCmd_state[4]_X_26_o_Mux_75_o\,
      Q => \^rxcmdfifo_rd\
    );
RxCmdFifo_Wr: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \GND_221_o_RxCmd_state[1]_MUX_641_o\,
      Q => \^rxcmdfifo_wr\
    );
RxCmdWrite_Adr_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_694_o\,
      Q => RxCmdWrite_Adr(0)
    );
RxCmdWrite_Adr_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_693_o\,
      Q => RxCmdWrite_Adr(1)
    );
RxCmdWrite_Adr_10: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_684_o\,
      Q => RxCmdWrite_Adr(10)
    );
RxCmdWrite_Adr_11: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_683_o\,
      Q => RxCmdWrite_Adr(11)
    );
RxCmdWrite_Adr_12: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_682_o\,
      Q => RxCmdWrite_Adr(12)
    );
RxCmdWrite_Adr_13: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_681_o\,
      Q => RxCmdWrite_Adr(13)
    );
RxCmdWrite_Adr_14: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_680_o\,
      Q => RxCmdWrite_Adr(14)
    );
RxCmdWrite_Adr_15: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_679_o\,
      Q => RxCmdWrite_Adr(15)
    );
RxCmdWrite_Adr_16: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(16),
      Q => RxCmdWrite_Adr(16)
    );
RxCmdWrite_Adr_17: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(17),
      Q => RxCmdWrite_Adr(17)
    );
RxCmdWrite_Adr_18: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(18),
      Q => RxCmdWrite_Adr(18)
    );
RxCmdWrite_Adr_19: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(19),
      Q => RxCmdWrite_Adr(19)
    );
RxCmdWrite_Adr_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_692_o\,
      Q => RxCmdWrite_Adr(2)
    );
RxCmdWrite_Adr_20: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(20),
      Q => RxCmdWrite_Adr(20)
    );
RxCmdWrite_Adr_21: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(21),
      Q => RxCmdWrite_Adr(21)
    );
RxCmdWrite_Adr_22: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(22),
      Q => RxCmdWrite_Adr(22)
    );
RxCmdWrite_Adr_23: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_GND_221_o_mux_121_OUT\(23),
      Q => RxCmdWrite_Adr(23)
    );
RxCmdWrite_Adr_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_691_o\,
      Q => RxCmdWrite_Adr(3)
    );
RxCmdWrite_Adr_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_690_o\,
      Q => RxCmdWrite_Adr(4)
    );
RxCmdWrite_Adr_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_689_o\,
      Q => RxCmdWrite_Adr(5)
    );
RxCmdWrite_Adr_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_688_o\,
      Q => RxCmdWrite_Adr(6)
    );
RxCmdWrite_Adr_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_687_o\,
      Q => RxCmdWrite_Adr(7)
    );
RxCmdWrite_Adr_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_686_o\,
      Q => RxCmdWrite_Adr(8)
    );
RxCmdWrite_Adr_9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_Adr[23]_RxCmdWrite_Adr[15]_MUX_685_o\,
      Q => RxCmdWrite_Adr(9)
    );
RxCmdWrite_DataValid: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => GND_221_o_GND_221_o_MUX_677_o,
      Q => \^rxcmdwrite_datavalid\
    );
RxCmdWrite_Data_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(0),
      Q => RxCmdWrite_Data(0)
    );
RxCmdWrite_Data_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(1),
      Q => RxCmdWrite_Data(1)
    );
RxCmdWrite_Data_10: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(10),
      Q => RxCmdWrite_Data(10)
    );
RxCmdWrite_Data_11: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(11),
      Q => RxCmdWrite_Data(11)
    );
RxCmdWrite_Data_12: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(12),
      Q => RxCmdWrite_Data(12)
    );
RxCmdWrite_Data_13: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(13),
      Q => RxCmdWrite_Data(13)
    );
RxCmdWrite_Data_14: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(14),
      Q => RxCmdWrite_Data(14)
    );
RxCmdWrite_Data_15: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(15),
      Q => RxCmdWrite_Data(15)
    );
RxCmdWrite_Data_16: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(16),
      Q => RxCmdWrite_Data(16)
    );
RxCmdWrite_Data_17: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(17),
      Q => RxCmdWrite_Data(17)
    );
RxCmdWrite_Data_18: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(18),
      Q => RxCmdWrite_Data(18)
    );
RxCmdWrite_Data_19: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(19),
      Q => RxCmdWrite_Data(19)
    );
RxCmdWrite_Data_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(2),
      Q => RxCmdWrite_Data(2)
    );
RxCmdWrite_Data_20: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(20),
      Q => RxCmdWrite_Data(20)
    );
RxCmdWrite_Data_21: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(21),
      Q => RxCmdWrite_Data(21)
    );
RxCmdWrite_Data_22: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(22),
      Q => RxCmdWrite_Data(22)
    );
RxCmdWrite_Data_23: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(23),
      Q => RxCmdWrite_Data(23)
    );
RxCmdWrite_Data_24: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(24),
      Q => RxCmdWrite_Data(24)
    );
RxCmdWrite_Data_25: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(25),
      Q => RxCmdWrite_Data(25)
    );
RxCmdWrite_Data_26: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(26),
      Q => RxCmdWrite_Data(26)
    );
RxCmdWrite_Data_27: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(27),
      Q => RxCmdWrite_Data(27)
    );
RxCmdWrite_Data_28: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(28),
      Q => RxCmdWrite_Data(28)
    );
RxCmdWrite_Data_29: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(29),
      Q => RxCmdWrite_Data(29)
    );
RxCmdWrite_Data_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(3),
      Q => RxCmdWrite_Data(3)
    );
RxCmdWrite_Data_30: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(30),
      Q => RxCmdWrite_Data(30)
    );
RxCmdWrite_Data_31: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(31),
      Q => RxCmdWrite_Data(31)
    );
RxCmdWrite_Data_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(4),
      Q => RxCmdWrite_Data(4)
    );
RxCmdWrite_Data_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(5),
      Q => RxCmdWrite_Data(5)
    );
RxCmdWrite_Data_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(6),
      Q => RxCmdWrite_Data(6)
    );
RxCmdWrite_Data_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(7),
      Q => RxCmdWrite_Data(7)
    );
RxCmdWrite_Data_8: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(8),
      Q => RxCmdWrite_Data(8)
    );
RxCmdWrite_Data_9: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_Data[31]_select_113_OUT\(9),
      Q => RxCmdWrite_Data(9)
    );
RxCmdWrite_PktDone: unisim.vcomponents.FDPE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      D => GND_221_o_PWR_69_o_Select_112_o,
      PRE => Rst,
      Q => \^rxcmdwrite_pktdone\
    );
\RxCmdWrite_len[7]_GND_221_o_equal_95_o<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => RxCmdWrite_len(1),
      I1 => RxCmdWrite_len(0),
      I2 => RxCmdWrite_len(2),
      I3 => RxCmdWrite_len(3),
      I4 => RxCmdWrite_len(4),
      I5 => N01,
      O => \RxCmdWrite_len[7]_GND_221_o_equal_95_o\
    );
\RxCmdWrite_len[7]_GND_221_o_equal_95_o<7>_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => RxCmdWrite_len(7),
      I1 => RxCmdWrite_len(6),
      I2 => RxCmdWrite_len(5),
      O => N01
    );
RxCmdWrite_len_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(0),
      Q => RxCmdWrite_len(0)
    );
RxCmdWrite_len_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(1),
      Q => RxCmdWrite_len(1)
    );
RxCmdWrite_len_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(2),
      Q => RxCmdWrite_len(2)
    );
RxCmdWrite_len_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(3),
      Q => RxCmdWrite_len(3)
    );
RxCmdWrite_len_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(4),
      Q => RxCmdWrite_len(4)
    );
RxCmdWrite_len_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(5),
      Q => RxCmdWrite_len(5)
    );
RxCmdWrite_len_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(6),
      Q => RxCmdWrite_len(6)
    );
RxCmdWrite_len_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \^rx_wr\,
      CLR => Rst,
      D => \GND_221_o_RxCmdWrite_len[7]_select_108_OUT\(7),
      Q => RxCmdWrite_len(7)
    );
RxCmdWrite_state_FSM_FFd1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_state_FSM_FFd1-In\,
      Q => \^rxcmdwrite_state_fsm_ffd1\
    );
\RxCmdWrite_state_FSM_FFd1-In1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAD2AAFAAA"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \^rxcmdwrite_state_fsm_ffd3\,
      I2 => \^rxcmdwrite_state_fsm_ffd2\,
      I3 => \^rx_wr\,
      I4 => \RxCmdWrite_len[7]_GND_221_o_equal_95_o\,
      I5 => \RXDATA_md1[8]_PWR_69_o_equal_14_o\,
      O => \RxCmdWrite_state_FSM_FFd1-In\
    );
RxCmdWrite_state_FSM_FFd2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^rxcmdwrite_state_fsm_ffd2-in\,
      Q => \^rxcmdwrite_state_fsm_ffd2\
    );
\RxCmdWrite_state_FSM_FFd2-In\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd2\,
      I1 => \^rxcmdwrite_state_fsm_ffd3\,
      I2 => \^rx_wr\,
      I3 => \RXDATA_md1[8]_PWR_69_o_equal_14_o\,
      I4 => N8,
      O => \^rxcmdwrite_state_fsm_ffd2-in\
    );
\RxCmdWrite_state_FSM_FFd2-In_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFC0CFE0EFF0F"
    )
        port map (
      I0 => RXDATA_ld1(1),
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \RxCmdWrite_len[7]_GND_221_o_equal_95_o\,
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\,
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_86_o\,
      O => N8
    );
RxCmdWrite_state_FSM_FFd3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmdWrite_state_FSM_FFd3-In\,
      Q => \^rxcmdwrite_state_fsm_ffd3\
    );
\RxCmdWrite_state_FSM_FFd3-In3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFACAFA3AFAFA"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd3\,
      I1 => \^rxcmdwrite_state_fsm_ffd2\,
      I2 => \^rx_wr\,
      I3 => \RXDATA_md1[8]_PWR_69_o_equal_14_o\,
      I4 => N58,
      I5 => N57,
      O => \RxCmdWrite_state_FSM_FFd3-In\
    );
\RxCmdWrite_state_FSM_FFd3-In3_SW0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F10FFF0FF00FFF0F"
    )
        port map (
      I0 => RXDATA_ld1(0),
      I1 => RXDATA_ld1(1),
      I2 => \^rxcmdwrite_state_fsm_ffd1\,
      I3 => \^rxcmdwrite_state_fsm_ffd3\,
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_86_o\,
      I5 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\,
      O => N57
    );
\RxCmdWrite_state_FSM_FFd3-In3_SW1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^rxcmdwrite_state_fsm_ffd1\,
      I1 => \RxCmdWrite_len[7]_GND_221_o_equal_95_o\,
      O => N58
    );
RxCmd_state_FSM_FFd1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^rxcmd_state_fsm_ffd1-in\,
      Q => \^rxcmd_state_fsm_ffd1\
    );
\RxCmd_state_FSM_FFd1-In\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020A8202020"
    )
        port map (
      I0 => \^ila_data\(4),
      I1 => \^rx_wr\,
      I2 => \^rxcmd_state_fsm_ffd1\,
      I3 => RXDATA_ld1(1),
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>1\,
      I5 => N44,
      O => \^rxcmd_state_fsm_ffd1-in\
    );
\RxCmd_state_FSM_FFd1-In_SW0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => RXDATA_ld1(0),
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => RXDATA_ld1(2),
      I3 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      O => N44
    );
RxCmd_state_FSM_FFd2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RxCmd_state_FSM_FFd2-In\,
      Q => \^rxcmd_state_fsm_ffd2\
    );
\RxCmd_state_FSM_FFd2-In3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => CardIdentity(2),
      I1 => RXDATA_ld1(2),
      I2 => \^enumerated\,
      I3 => CardIdentity(1),
      I4 => RXDATA_ld1(1),
      O => \^rxcmd_state_fsm_ffd2-in3\
    );
\RxCmd_state_FSM_FFd2-In4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => CardIdentity(4),
      I1 => RXDATA_ld1(4),
      I2 => CardIdentity(3),
      I3 => RXDATA_ld1(3),
      I4 => CardIdentity(6),
      I5 => RXDATA_ld1(6),
      O => \^rxcmd_state_fsm_ffd2-in4\
    );
\RxCmd_state_FSM_FFd2-In5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => CardIdentity(0),
      I1 => RXDATA_ld1(0),
      I2 => RXDATA_ld1(7),
      I3 => CardIdentity(7),
      I4 => RXDATA_ld1(8),
      O => \^rxcmd_state_fsm_ffd2-in5\
    );
\RxCmd_state_FSM_FFd2-In6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => CardIdentity(5),
      I1 => RXDATA_ld1(5),
      I2 => \^rxcmd_state_fsm_ffd2-in5\,
      I3 => \^rxcmd_state_fsm_ffd2-in3\,
      I4 => \^rxcmd_state_fsm_ffd2-in4\,
      O => \^rxcmd_state_fsm_ffd2-in6\
    );
\RxCmd_state_FSM_FFd2-In7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808082808"
    )
        port map (
      I0 => \^ila_data\(4),
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => \^rx_wr\,
      I3 => \^rxdata_md1[8]_linkup_and_605_o1\,
      I4 => RXDATA_md1(6),
      I5 => N65,
      O => \RxCmd_state_FSM_FFd2-In\
    );
\RxCmd_state_FSM_FFd2-In7_SW2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFFF"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd1\,
      I1 => RXDATA_md1(7),
      I2 => \^rxdata_ld1[8]_gnd_221_o_equal_86_o<8>1\,
      I3 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I4 => \^rxcmd_state_fsm_ffd2-in6\,
      O => N65
    );
TxDataUserPortMaster: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \^txdatauserportmaster_rstpot\,
      Q => \^txdatauserportmaster\
    );
TxDataUserPortMaster_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABA8AA"
    )
        port map (
      I0 => \^txdatauserportmaster\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => TxFifoEmpty,
      I4 => RxAckFifo_Empty,
      O => \^txdatauserportmaster_rstpot\
    );
TxDataUserPort_Data_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(0),
      Q => TxDataUserPort_Data(0)
    );
TxDataUserPort_Data_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(1),
      Q => TxDataUserPort_Data(1)
    );
TxDataUserPort_Data_10: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(10),
      Q => TxDataUserPort_Data(10)
    );
TxDataUserPort_Data_11: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(11),
      Q => TxDataUserPort_Data(11)
    );
TxDataUserPort_Data_12: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(12),
      Q => TxDataUserPort_Data(12)
    );
TxDataUserPort_Data_13: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(13),
      Q => TxDataUserPort_Data(13)
    );
TxDataUserPort_Data_14: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(14),
      Q => TxDataUserPort_Data(14)
    );
TxDataUserPort_Data_15: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(15),
      Q => TxDataUserPort_Data(15)
    );
TxDataUserPort_Data_17: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \^mmux_txpacket_state[2]_txdatauserport_data[17]_wide_mux_151_out91\,
      Q => TxDataUserPort_Data(17)
    );
TxDataUserPort_Data_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(2),
      Q => TxDataUserPort_Data(2)
    );
TxDataUserPort_Data_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(3),
      Q => TxDataUserPort_Data(3)
    );
TxDataUserPort_Data_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(4),
      Q => TxDataUserPort_Data(4)
    );
TxDataUserPort_Data_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(5),
      Q => TxDataUserPort_Data(5)
    );
TxDataUserPort_Data_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(6),
      Q => TxDataUserPort_Data(6)
    );
TxDataUserPort_Data_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(7),
      Q => TxDataUserPort_Data(7)
    );
TxDataUserPort_Data_8: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(8),
      Q => TxDataUserPort_Data(8)
    );
TxDataUserPort_Data_9: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0686_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT\(9),
      Q => TxDataUserPort_Data(9)
    );
TxDataUserPort_Wr: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \TxPacket_state[2]_GND_221_o_Mux_152_o\,
      Q => \^txdatauserport_wr\
    );
TxFifoRd: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => Rst_inv,
      D => \TxPacket_state[2]_GND_221_o_Mux_154_o\,
      Q => \^txfiford\,
      R => '0'
    );
\TxLen_local[7]_GND_221_o_equal_150_o<7>\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => TxLen_local(0),
      I1 => TxLen_local(1),
      I2 => TxLen_local(2),
      I3 => TxLen_local(3),
      I4 => TxLen_local(7),
      I5 => N2,
      O => \TxLen_local[7]_GND_221_o_equal_150_o\
    );
\TxLen_local[7]_GND_221_o_equal_150_o<7>_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => TxLen_local(6),
      I1 => TxLen_local(5),
      I2 => TxLen_local(4),
      O => N2
    );
TxLen_local_0: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(0),
      Q => TxLen_local(0)
    );
TxLen_local_1: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(1),
      Q => TxLen_local(1)
    );
TxLen_local_2: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(2),
      Q => TxLen_local(2)
    );
TxLen_local_3: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(3),
      Q => TxLen_local(3)
    );
TxLen_local_4: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(4),
      Q => TxLen_local(4)
    );
TxLen_local_5: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(5),
      Q => TxLen_local(5)
    );
TxLen_local_6: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(6),
      Q => TxLen_local(6)
    );
TxLen_local_7: unisim.vcomponents.FDCE
     port map (
      C => Clk,
      CE => \_n0609_inv\,
      CLR => Rst,
      D => \TxPacket_state[2]_TxLen_local[7]_wide_mux_155_OUT\(7),
      Q => TxLen_local(7)
    );
TxPacket_state_FSM_FFd1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \TxPacket_state_FSM_FFd1-In\,
      Q => \^txpacket_state_fsm_ffd1\
    );
\TxPacket_state_FSM_FFd1-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BABABA"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd2\,
      I1 => \TxLen_local[7]_GND_221_o_equal_150_o\,
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => TxFifoEmpty,
      I4 => \^txfiford\,
      O => \TxPacket_state_FSM_FFd1-In\
    );
TxPacket_state_FSM_FFd2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \TxPacket_state_FSM_FFd2-In\,
      Q => \^txpacket_state_fsm_ffd2\
    );
\TxPacket_state_FSM_FFd2-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \Mmux_TxPacket_state[2]_TxDataUserPort_Data[17]_wide_mux_151_OUT1711\,
      I1 => \^txpacket_state_fsm_ffd3\,
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => TxFifoEmpty,
      I4 => \^txfiford\,
      O => \TxPacket_state_FSM_FFd2-In\
    );
TxPacket_state_FSM_FFd3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \TxPacket_state_FSM_FFd3-In\,
      Q => \^txpacket_state_fsm_ffd3\
    );
\TxPacket_state_FSM_FFd3-In1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => TxFifoDout(61),
      I1 => TX_RDY_IN,
      I2 => TxFifoEmpty,
      I3 => \^txpacket_state_fsm_ffd1\,
      I4 => \^txdatauserportmaster\,
      O => \^txpacket_state_fsm_ffd3-in1\
    );
\TxPacket_state_FSM_FFd3-In2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd1\,
      I1 => TxFifoEmpty,
      I2 => \^txfiford\,
      O => \^txpacket_state_fsm_ffd3-in2\
    );
\TxPacket_state_FSM_FFd3-In3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5504"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txpacket_state_fsm_ffd3-in2\,
      I2 => \TxLen_local[7]_GND_221_o_equal_150_o\,
      I3 => \^txpacket_state_fsm_ffd3-in1\,
      I4 => \TxPacket_state_FSM_FFd2-In\,
      O => \TxPacket_state_FSM_FFd3-In\
    );
UserTxInProgress1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => TxFifoEmpty,
      O => UserTxInProgress
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^ila_data\(6)
    );
\_n05491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFEFEFFBBFFFF"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd1\,
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => N52,
      I3 => N50,
      I4 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I5 => \^rxdata_md1[8]_linkup_and_605_o1\,
      O => \^_n05491\
    );
\_n05491_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => RXDATA_ld1(1),
      I1 => RXDATA_ld1(2),
      I2 => RXDATA_ld1(0),
      O => N50
    );
\_n0550_inv1_cepot_cepot_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd1\,
      O => \_n0550_inv1_cepot_cepot\
    );
\_n0550_inv1_cepot_rstpot\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D110C00"
    )
        port map (
      I0 => \^enumerated\,
      I1 => \^rxcmd_state_fsm_ffd2\,
      I2 => N50,
      I3 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I4 => \RXDATA_md1[8]_PWR_69_o_equal_20_o\,
      O => \^_n0550_inv1_cepot_rstpot\
    );
\_n0555<4>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080000"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd2\,
      I1 => \RXDATA_ld1[8]_GND_221_o_equal_27_o<8>11\,
      I2 => RXDATA_ld1(2),
      I3 => RXDATA_ld1(3),
      I4 => RXDATA_ld1(0),
      I5 => RXDATA_ld1(1),
      O => \_n0555\(4)
    );
\_n0572_inv_rstpot\: unisim.vcomponents.MUXF7
     port map (
      I0 => N91,
      I1 => N92,
      O => \^_n0572_inv_rstpot\,
      S => \^rxcmd_state_fsm_ffd2\
    );
\_n0572_inv_rstpot_F\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd1\,
      I1 => \^rxdata_md1[8]_linkup_and_605_o1\,
      I2 => RXDATA_md1(6),
      I3 => RXDATA_md1(7),
      I4 => \^enumerated\,
      O => N91
    );
\_n0572_inv_rstpot_G\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => \^rxcmd_state_fsm_ffd1\,
      I1 => RXDATA_ld1(1),
      I2 => RXDATA_ld1(2),
      I3 => \RXDATA_ld1[8]_GND_221_o_equal_18_o<8>2\,
      I4 => RXDATA_ld1(0),
      O => N92
    );
\_n0609_inv1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3838383A"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txpacket_state_fsm_ffd2\,
      I2 => \^txpacket_state_fsm_ffd1\,
      I3 => TxFifoDout(63),
      I4 => TxFifoDout(62),
      O => \_n0609_inv\
    );
\_n0614_inv1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_wr\,
      I1 => \^rxcmd_state_fsm_ffd1\,
      O => \_n0614_inv\
    );
\_n0686_inv1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^txpacket_state_fsm_ffd3\,
      I1 => \^txpacket_state_fsm_ffd1\,
      I2 => \^txpacket_state_fsm_ffd2\,
      O => \_n0686_inv\
    );
iUserTstepPulse: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => Rst,
      D => \RXDATA_md1[8]_LinkUp_AND_605_o\,
      Q => \^iusertsteppulse\
    );
i_Tx_fifo16_18: entity work.\top_rtds_axis_0_0_fifo16_18_v7\
     port map (
      clk => Clk,
      din(17) => RxAckFifo_Data(17),
      din(16) => \^ila_data\(6),
      din(15 downto 0) => RxAckFifo_Data(15 downto 0),
      dout(17 downto 0) => RxAckFifo_DataOut(17 downto 0),
      empty => RxAckFifo_Empty,
      full => NLW_i_Tx_fifo16_18_full_UNCONNECTED,
      rd_en => RxAckFifo_Rd,
      rst => Rst,
      valid => RxAckFifo_Valid,
      wr_en => \^rxackfifo_wr\
    );
i_Tx_fifo512_64_ft: entity work.\top_rtds_axis_0_0_fifo512_64_ft\
     port map (
      clk => Clk,
      din(63) => UserLockBank,
      din(62) => UserFreeBank,
      din(61) => UserTxSOF,
      din(60) => \^ila_data\(6),
      din(59 downto 52) => UserTxLen(7 downto 0),
      din(51) => \^ila_data\(6),
      din(50) => \^ila_data\(6),
      din(49) => \^ila_data\(6),
      din(48) => \^ila_data\(6),
      din(47) => \^ila_data\(6),
      din(46) => \^ila_data\(6),
      din(45) => \^ila_data\(6),
      din(44) => \^ila_data\(6),
      din(43) => \^ila_data\(6),
      din(42) => \^ila_data\(6),
      din(41) => \^ila_data\(6),
      din(40) => \^ila_data\(6),
      din(39 downto 34) => UserTxAdr(7 downto 2),
      din(33) => \^ila_data\(6),
      din(32) => \^ila_data\(6),
      din(31 downto 0) => UserTxData(31 downto 0),
      dout(63 downto 61) => TxFifoDout(63 downto 61),
      dout(60) => NLW_i_Tx_fifo512_64_ft_dout_UNCONNECTED(60),
      dout(59 downto 53) => TxFifoDout(59 downto 53),
      dout(52) => \Msub_GND_221_o_GND_221_o_sub_138_OUT<7:0>_cy\(0),
      dout(51 downto 40) => NLW_i_Tx_fifo512_64_ft_dout_UNCONNECTED(51 downto 40),
      dout(39 downto 34) => TxFifoDout(39 downto 34),
      dout(33 downto 32) => NLW_i_Tx_fifo512_64_ft_dout_UNCONNECTED(33 downto 32),
      dout(31 downto 0) => TxFifoDout(31 downto 0),
      empty => TxFifoEmpty,
      full => UserTxFull,
      rd_en => \^txfiford\,
      rst => Rst,
      wr_en => UserTxWr
    );
i_fifo16_8: entity work.\top_rtds_axis_0_0_fifo16_8_v7\
     port map (
      clk => Clk,
      din(7) => RxCmdFifo_DataIn(4),
      din(6) => \^ila_data\(6),
      din(5) => \^ila_data\(6),
      din(4) => RxCmdFifo_DataIn(4),
      din(3) => \^ila_data\(6),
      din(2 downto 0) => RxCmdFifo_DataIn(2 downto 0),
      dout(7 downto 0) => RxCmdFifo_DataOut(7 downto 0),
      empty => RxCmdFifo_Empty,
      full => NLW_i_fifo16_8_full_UNCONNECTED,
      rd_en => \^rxcmdfifo_rd\,
      rst => Rst,
      valid => RxCmdFifo_Valid,
      wr_en => \^rxcmdfifo_wr\
    );
rx_wr: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => LinkUp_inv,
      D => \^rx_wr_d0\,
      Q => \^rx_wr\
    );
rx_wr_d0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA82AAAAAAAAAAA"
    )
        port map (
      I0 => \^ila_data\(4),
      I1 => \^ila_data\(54),
      I2 => \^ila_data\(55),
      I3 => \^ila_data\(61),
      I4 => \^ila_data\(57),
      I5 => N6,
      O => \^rx_wr_d0\
    );
rx_wr_d0_SW0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ila_data\(63),
      I1 => \^ila_data\(56),
      I2 => \^ila_data\(58),
      I3 => \^ila_data\(59),
      I4 => \^ila_data\(60),
      O => N6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_ADAPT_TOP_LPM\ is
  port (
    EN : in STD_LOGIC;
    GTRXRESET : in STD_LOGIC;
    RXPMARESET : in STD_LOGIC;
    RXDFELPMRESET : in STD_LOGIC;
    DCLK : in STD_LOGIC;
    DRDY : in STD_LOGIC;
    DEN : out STD_LOGIC;
    DWE : out STD_LOGIC;
    KLHOLD : out STD_LOGIC;
    KHHOLD : out STD_LOGIC;
    DONE : out STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DEBUG : out STD_LOGIC_VECTOR ( 53 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_ADAPT_TOP_LPM\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_ADAPT_TOP_LPM\ is
  signal \^debug\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal daddr_lock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal daddr_starter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal den_lock : STD_LOGIC;
  signal den_starter : STD_LOGIC;
  signal lock_done : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal start_done : STD_LOGIC;
  signal NLW_i_lock_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal NLW_i_lock_count_lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_i_starter_DWE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_starter_rst_int_debug_UNCONNECTED : STD_LOGIC;
  signal NLW_i_starter_DADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_i_starter_counter_debug_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_i_starter_curr_state_debug_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \DADDR<0>1\ : label is "___XLNM___101___DADDR<0>1";
  attribute XSTLIB : boolean;
  attribute XSTLIB of \DADDR<0>1\ : label is std.standard.true;
  attribute PK_HLUTNM of DEN1 : label is "___XLNM___100___DONE1";
  attribute XSTLIB of DEN1 : label is std.standard.true;
  attribute PK_HLUTNM of DONE1 : label is "___XLNM___100___DONE1";
  attribute XSTLIB of DONE1 : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of i_lock : label is "16:OUTPUT:store_di0<15:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of i_lock : label is "gtx_1lane_16bits_2G_lpm_loop_fsm_i_lock";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of i_lock : label is 19;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of i_lock : label is 0;
  attribute BUS_INFO of i_starter : label is "3:OUTPUT:counter_debug<2:0>";
  attribute NLW_MACRO_ALIAS of i_starter : label is "gtx_1lane_16bits_2G_adapt_starter_i_starter";
  attribute NLW_MACRO_TAG of i_starter : label is 18;
  attribute NLW_UNIQUE_ID of i_starter : label is 0;
  attribute PK_HLUTNM of rst1 : label is "___XLNM___101___DADDR<0>1";
  attribute XSTLIB of rst1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of rst_lock1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of rst_lock1_INV_0 : label is "I:I0";
  attribute XSTLIB of rst_lock1_INV_0 : label is std.standard.true;
begin
  DEBUG(53 downto 0) <= \^debug\(53 downto 0);
  DADDR(2) <= 'Z';
  DADDR(4) <= 'Z';
  DADDR(6) <= 'Z';
  DADDR(7) <= 'Z';
\DADDR<0>1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => daddr_starter(0),
      I1 => daddr_lock(0),
      O => DADDR(0)
    );
DEN1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => den_starter,
      I1 => den_lock,
      O => DEN
    );
DONE1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lock_done,
      I1 => start_done,
      O => DONE
    );
i_lock: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_lpm_loop_fsm\
     port map (
      DADDR(8 downto 6) => NLW_i_lock_DADDR_UNCONNECTED(8 downto 6),
      DADDR(5) => DADDR(5),
      DADDR(4) => NLW_i_lock_DADDR_UNCONNECTED(4),
      DADDR(3) => DADDR(3),
      DADDR(2) => NLW_i_lock_DADDR_UNCONNECTED(2),
      DADDR(1) => DADDR(1),
      DADDR(0) => daddr_lock(0),
      DCLK => DCLK,
      DEN => den_lock,
      DI(15 downto 0) => DI(15 downto 0),
      DO(15 downto 0) => DO(15 downto 0),
      DRDY => DRDY,
      DWE => DWE,
      count_lock_out(31 downto 9) => \^debug\(48 downto 26),
      count_lock_out(8 downto 0) => NLW_i_lock_count_lock_out_UNCONNECTED(8 downto 0),
      enable => \^debug\(4),
      holds(1) => KHHOLD,
      holds(0) => KLHOLD,
      kill0 => \^debug\(3),
      kill1 => \^debug\(2),
      kill2 => \^debug\(1),
      kill3 => lock_done,
      lock0 => \^debug\(9),
      lock1 => \^debug\(8),
      lock2 => \^debug\(7),
      lock3 => \^debug\(6),
      reset => \^debug\(0),
      start => \^debug\(5),
      state(4 downto 0) => \^debug\(53 downto 49),
      store_di0(15 downto 0) => \^debug\(25 downto 10)
    );
i_starter: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_adapt_starter\
     port map (
      CLK => DCLK,
      DADDR(8) => DADDR(8),
      DADDR(7 downto 1) => NLW_i_starter_DADDR_UNCONNECTED(7 downto 1),
      DADDR(0) => daddr_starter(0),
      DEN => den_starter,
      DO(15 downto 0) => DO(15 downto 0),
      DRDY => DRDY,
      DWE => NLW_i_starter_DWE_UNCONNECTED,
      READY => start_done,
      RST => rst,
      counter_debug(2 downto 0) => NLW_i_starter_counter_debug_UNCONNECTED(2 downto 0),
      curr_state_debug(3 downto 0) => NLW_i_starter_curr_state_debug_UNCONNECTED(3 downto 0),
      rst_int_debug => NLW_i_starter_rst_int_debug_UNCONNECTED
    );
rst1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RXPMARESET,
      I1 => GTRXRESET,
      O => rst
    );
rst_lock1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_done,
      O => \^debug\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_gtx_1lane_16bits_2G_init\ is
  port (
    SYSCLK_IN : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    GT0_DRPCLK_IN : in STD_LOGIC;
    GT0_DRPEN_IN : in STD_LOGIC;
    GT0_DRPWE_IN : in STD_LOGIC;
    GT0_GTREFCLK0_IN : in STD_LOGIC;
    GT0_CPLLLOCKDETCLK_IN : in STD_LOGIC;
    GT0_RXPRBSCNTRESET_IN : in STD_LOGIC;
    GT0_RXUSRCLK_IN : in STD_LOGIC;
    GT0_RXUSRCLK2_IN : in STD_LOGIC;
    GT0_RXDFELPMRESET_IN : in STD_LOGIC;
    GT0_GTXRXN_IN : in STD_LOGIC;
    GT0_GTXRXP_IN : in STD_LOGIC;
    GT0_RXPMARESET_IN : in STD_LOGIC;
    GT0_TXUSRCLK_IN : in STD_LOGIC;
    GT0_TXUSRCLK2_IN : in STD_LOGIC;
    GT0_TXPRBSFORCEERR_IN : in STD_LOGIC;
    GT0_GTREFCLK0_COMMON_IN : in STD_LOGIC;
    GT0_QPLLLOCKDETCLK_IN : in STD_LOGIC;
    LOS_port1 : in STD_LOGIC;
    TxFault_port1 : in STD_LOGIC;
    TestMode : in STD_LOGIC;
    GT0_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_DRPRDY_OUT : out STD_LOGIC;
    GT0_CPLLFBCLKLOST_OUT : out STD_LOGIC;
    GT0_CPLLLOCK_OUT : out STD_LOGIC;
    GT0_EYESCANDATAERROR_OUT : out STD_LOGIC;
    GT0_RXCOMMADET_OUT : out STD_LOGIC;
    GT0_RXBYTEISALIGNED : out STD_LOGIC;
    GT0_RXPRBSERR_OUT : out STD_LOGIC;
    GT0_RXCDRLOCK_OUT : out STD_LOGIC;
    GT0_RXELECIDLE_OUT : out STD_LOGIC;
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    GT0_TXOUTCLK_OUT : out STD_LOGIC;
    GT0_TXOUTCLKFABRIC_OUT : out STD_LOGIC;
    GT0_TXOUTCLKPCS_OUT : out STD_LOGIC;
    GT0_GTXTXN_OUT : out STD_LOGIC;
    GT0_GTXTXP_OUT : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    GT0_QPLLLOCK_OUT : out STD_LOGIC;
    PhyError : out STD_LOGIC;
    TxDisable_port1 : out STD_LOGIC;
    LinkUp_Status : out STD_LOGIC;
    RXSTARTUP_adapt_done : out STD_LOGIC;
    GT0_DRPADDR_IN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    GT0_DRPDI_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_LOOPBACK_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_RXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXPRECURSOR_IN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    GT0_TX8B10BBYPASS_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARDISPMODE_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARDISPVAL_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXCHARISK_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_TXDATA_IN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_TXPRBSSEL_IN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_DRPDO_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDISPERR_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXNOTINTABLE_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXCLKCORCNT_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXMONITOROUT_OUT : out STD_LOGIC_VECTOR ( 6 downto 0 );
    GT0_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_TXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ILA_DATA_INIT_OUT : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ILA_DATA_INIT_SM_OUT : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ILA_DATA_TX_FSM_OUT : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ILA_DATA_RX_FSM_OUT : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end \top_rtds_axis_0_0_gtx_1lane_16bits_2G_init\;

architecture STRUCTURE of \top_rtds_axis_0_0_gtx_1lane_16bits_2G_init\ is
  signal \^gt0_cplllock_out\ : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal \^gt0_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^ila_data_init_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^ila_data_rx_fsm_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^los_stretched\ : STD_LOGIC;
  signal LOS_stretched_gt0_gtrxreset_i_OR_273_o : STD_LOGIC;
  signal \^los_stretched_rstpot\ : STD_LOGIC;
  signal \^los_sync_1\ : STD_LOGIC;
  signal LOS_wait_count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Mcount_LOS_wait_count_cy : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Mcount_LOS_wait_count_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mcount_rx_cdrlock_counter_cy : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Mcount_rx_cdrlock_counter_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mshreg_los_sync_1\ : STD_LOGIC;
  signal \^mshreg_init_sm_rx_valid_data_s\ : STD_LOGIC;
  signal N0 : STD_LOGIC;
  signal N4 : STD_LOGIC;
  signal \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o<11>1\ : STD_LOGIC;
  signal \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\ : STD_LOGIC;
  signal \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv1\ : STD_LOGIC;
  signal \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv2\ : STD_LOGIC;
  signal \^rxstartup_adapt_done\ : STD_LOGIC;
  signal Result : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Result<0>1\ : STD_LOGIC;
  signal \Result<1>1\ : STD_LOGIC;
  signal \Result<2>1\ : STD_LOGIC;
  signal \Result<3>1\ : STD_LOGIC;
  signal \Result<4>1\ : STD_LOGIC;
  signal \Result<5>1\ : STD_LOGIC;
  signal \Result<6>1\ : STD_LOGIC;
  signal \Result<7>1\ : STD_LOGIC;
  signal \Result<8>1\ : STD_LOGIC;
  signal \Result<9>1\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_drpaddr_int : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gt0_drpdi_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt0_drpen_int : STD_LOGIC;
  signal gt0_drpwe_int : STD_LOGIC;
  signal gt0_qpllreset_t : STD_LOGIC;
  signal gt0_rxdfelfhold_i : STD_LOGIC;
  signal gt0_rxlpmhfhold_i : STD_LOGIC;
  signal gt0_rxlpmlfhold_i : STD_LOGIC;
  signal gt0_rxoutclk_i : STD_LOGIC;
  signal gt_rx_reset_fsm : STD_LOGIC;
  signal init_sm_RX_VALID_DATA : STD_LOGIC;
  signal \^init_sm_rx_valid_data_s\ : STD_LOGIC;
  signal init_sm_reset : STD_LOGIC;
  signal n0002 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^rx_cdrlocked\ : STD_LOGIC;
  signal \^rx_cdrlocked_rstpot\ : STD_LOGIC;
  signal NLW_GTX_Init_sm_i_RXRESET_UNCONNECTED : STD_LOGIC;
  signal NLW_GTX_Init_sm_i_TXRESET_UNCONNECTED : STD_LOGIC;
  signal \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_rx_cdrlock_counter_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mcount_rx_cdrlock_counter_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_KHHOLD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_KLHOLD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DADDR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DEBUG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal NLW_gt0_rxresetfsm_i_CPLL_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_rxresetfsm_i_MMCM_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_rxresetfsm_i_QPLL_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_rxresetfsm_i_RESET_PHALIGNMENT_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_rxresetfsm_i_RUN_PHALIGNMENT_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_rxresetfsm_i_RETRY_COUNTER_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gt0_txresetfsm_i_MMCM_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_txresetfsm_i_RESET_PHALIGNMENT_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_txresetfsm_i_RUN_PHALIGNMENT_UNCONNECTED : STD_LOGIC;
  signal NLW_gt0_txresetfsm_i_RETRY_COUNTER_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_i_GT0_QPLLREFCLKLOST_OUT_UNCONNECTED : STD_LOGIC;
  attribute BUS_INFO : string;
  attribute BUS_INFO of GTX_Init_sm_i : label is "128:OUTPUT:ila_data<127:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of GTX_Init_sm_i : label is "gtx_init_sm_GTX_Init_sm_i";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of GTX_Init_sm_i : label is 12;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of GTX_Init_sm_i : label is 0;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of LOS_stretched : label is "FD";
  attribute XSTLIB : boolean;
  attribute XSTLIB of LOS_stretched : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of LOS_stretched_gt0_gtrxreset_i_OR_273_o1 : label is "___XLNM___103___LOS_stretched_gt0_gtrxreset_i_OR_273_o1";
  attribute XSTLIB of LOS_stretched_gt0_gtrxreset_i_OR_273_o1 : label is std.standard.true;
  attribute XSTLIB of LOS_stretched_rstpot : label is std.standard.true;
  attribute PK_HLUTNM of LOS_stretched_rstpot_SW0 : label is "___XLNM___102___n00021_SW0";
  attribute XSTLIB of LOS_stretched_rstpot_SW0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of LOS_sync_1 : label is "FDE";
  attribute XSTLIB of LOS_sync_1 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_0 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_1 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_2 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_3 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_4 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_5 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_6 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_7 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_8 : label is std.standard.true;
  attribute XSTLIB of LOS_wait_count_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_LOS_wait_count_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_LOS_wait_count_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_LOS_wait_count_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_LOS_wait_count_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_LOS_wait_count_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_LOS_wait_count_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_LOS_wait_count_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_LOS_wait_count_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_LOS_wait_count_lut<0>_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_rx_cdrlock_counter_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_rx_cdrlock_counter_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_rx_cdrlock_counter_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_rx_cdrlock_counter_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_rx_cdrlock_counter_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_rx_cdrlock_counter_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_rx_cdrlock_counter_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_rx_cdrlock_counter_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_rx_cdrlock_counter_lut<0>_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpaddr_i11 : label is "___XLNM___104___Mmux_gt0_drpaddr_i21";
  attribute XSTLIB of Mmux_gt0_drpaddr_i11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpaddr_i21 : label is "___XLNM___104___Mmux_gt0_drpaddr_i21";
  attribute XSTLIB of Mmux_gt0_drpaddr_i21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpaddr_i41 : label is "___XLNM___105___Mmux_gt0_drpaddr_i61";
  attribute XSTLIB of Mmux_gt0_drpaddr_i41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpaddr_i61 : label is "___XLNM___105___Mmux_gt0_drpaddr_i61";
  attribute XSTLIB of Mmux_gt0_drpaddr_i61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpaddr_i91 : label is "___XLNM___115___Mmux_gt0_drpaddr_i91";
  attribute XSTLIB of Mmux_gt0_drpaddr_i91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i101 : label is "___XLNM___106___Mmux_gt0_drpdi_i111";
  attribute XSTLIB of Mmux_gt0_drpdi_i101 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i11 : label is "___XLNM___109___Mmux_gt0_drpdi_i21";
  attribute XSTLIB of Mmux_gt0_drpdi_i11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i111 : label is "___XLNM___106___Mmux_gt0_drpdi_i111";
  attribute XSTLIB of Mmux_gt0_drpdi_i111 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i121 : label is "___XLNM___107___Mmux_gt0_drpdi_i131";
  attribute XSTLIB of Mmux_gt0_drpdi_i121 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i131 : label is "___XLNM___107___Mmux_gt0_drpdi_i131";
  attribute XSTLIB of Mmux_gt0_drpdi_i131 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i141 : label is "___XLNM___108___Mmux_gt0_drpdi_i151";
  attribute XSTLIB of Mmux_gt0_drpdi_i141 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i151 : label is "___XLNM___108___Mmux_gt0_drpdi_i151";
  attribute XSTLIB of Mmux_gt0_drpdi_i151 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i161 : label is "___XLNM___113___Mmux_gt0_drpdi_i161";
  attribute XSTLIB of Mmux_gt0_drpdi_i161 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i21 : label is "___XLNM___109___Mmux_gt0_drpdi_i21";
  attribute XSTLIB of Mmux_gt0_drpdi_i21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i31 : label is "___XLNM___110___Mmux_gt0_drpdi_i41";
  attribute XSTLIB of Mmux_gt0_drpdi_i31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i41 : label is "___XLNM___110___Mmux_gt0_drpdi_i41";
  attribute XSTLIB of Mmux_gt0_drpdi_i41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i51 : label is "___XLNM___111___Mmux_gt0_drpdi_i61";
  attribute XSTLIB of Mmux_gt0_drpdi_i51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i61 : label is "___XLNM___111___Mmux_gt0_drpdi_i61";
  attribute XSTLIB of Mmux_gt0_drpdi_i61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i71 : label is "___XLNM___112___Mmux_gt0_drpdi_i81";
  attribute XSTLIB of Mmux_gt0_drpdi_i71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i81 : label is "___XLNM___112___Mmux_gt0_drpdi_i81";
  attribute XSTLIB of Mmux_gt0_drpdi_i81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpdi_i91 : label is "___XLNM___113___Mmux_gt0_drpdi_i161";
  attribute XSTLIB of Mmux_gt0_drpdi_i91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpen_i11 : label is "___XLNM___114___Mmux_gt0_drpen_i11";
  attribute XSTLIB of Mmux_gt0_drpen_i11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_gt0_drpwe_i11 : label is "___XLNM___114___Mmux_gt0_drpen_i11";
  attribute XSTLIB of Mmux_gt0_drpwe_i11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_LOS_sync_1 : label is "SRLC16E";
  attribute XSTLIB of Mshreg_LOS_sync_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of Mshreg_init_sm_RX_VALID_DATA_s : label is "SRLC16E";
  attribute XSTLIB of Mshreg_init_sm_RX_VALID_DATA_s : label is std.standard.true;
  attribute XSTLIB of \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o<11>1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o<11>2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv2\ : label is std.standard.true;
  attribute XSTLIB of \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv3\ : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute BUS_INFO of \gt0_eq_lpm_mode.gt0_adapt_top_lpm_i\ : label is "54:OUTPUT:DEBUG<53:0>";
  attribute NLW_MACRO_ALIAS of \gt0_eq_lpm_mode.gt0_adapt_top_lpm_i\ : label is "gtx_1lane_16bits_2G_ADAPT_TOP_LPM_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i";
  attribute NLW_MACRO_TAG of \gt0_eq_lpm_mode.gt0_adapt_top_lpm_i\ : label is 17;
  attribute NLW_UNIQUE_ID of \gt0_eq_lpm_mode.gt0_adapt_top_lpm_i\ : label is 0;
  attribute BUS_INFO of gt0_rxresetfsm_i : label is "128:OUTPUT:ila_data<127:0>";
  attribute NLW_MACRO_ALIAS of gt0_rxresetfsm_i : label is "gtx_1lane_16bits_2G_RX_STARTUP_FSM_gt0_rxresetfsm_i";
  attribute NLW_MACRO_TAG of gt0_rxresetfsm_i : label is 14;
  attribute NLW_UNIQUE_ID of gt0_rxresetfsm_i : label is 0;
  attribute BUS_INFO of gt0_txresetfsm_i : label is "128:OUTPUT:ila_data<127:0>";
  attribute NLW_MACRO_ALIAS of gt0_txresetfsm_i : label is "gtx_1lane_16bits_2G_TX_STARTUP_FSM_gt0_txresetfsm_i";
  attribute NLW_MACRO_TAG of gt0_txresetfsm_i : label is 13;
  attribute NLW_UNIQUE_ID of gt0_txresetfsm_i : label is 0;
  attribute PK_HLUTNM of gt_rx_reset_fsm1 : label is "___XLNM___115___Mmux_gt0_drpaddr_i91";
  attribute XSTLIB of gt_rx_reset_fsm1 : label is std.standard.true;
  attribute BUS_INFO of gtx_1lane_16bits_2G_i : label is "2:OUTPUT:GT0_TXBUFSTATUS_OUT<1:0>";
  attribute NLW_MACRO_ALIAS of gtx_1lane_16bits_2G_i : label is "gtx_1lane_16bits_2G_gtx_1lane_16bits_2G_i";
  attribute NLW_MACRO_TAG of gtx_1lane_16bits_2G_i : label is 15;
  attribute NLW_UNIQUE_ID of gtx_1lane_16bits_2G_i : label is 0;
  attribute XILINX_LEGACY_PRIM of init_sm_RX_VALID_DATA_s : label is "FDE";
  attribute XSTLIB of init_sm_RX_VALID_DATA_s : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of init_sm_reset1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of init_sm_reset1_INV_0 : label is "I:I0";
  attribute XSTLIB of init_sm_reset1_INV_0 : label is std.standard.true;
  attribute XSTLIB of n00021 : label is std.standard.true;
  attribute PK_HLUTNM of n00021_SW0 : label is "___XLNM___102___n00021_SW0";
  attribute XSTLIB of n00021_SW0 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_0 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_1 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_10 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_11 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_2 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_3 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_4 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_5 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_6 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_7 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_8 : label is std.standard.true;
  attribute XSTLIB of rx_cdrlock_counter_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rx_cdrlocked : label is "FD";
  attribute XSTLIB of rx_cdrlocked : label is std.standard.true;
  attribute PK_HLUTNM of rx_cdrlocked_rstpot : label is "___XLNM___103___LOS_stretched_gt0_gtrxreset_i_OR_273_o1";
  attribute XSTLIB of rx_cdrlocked_rstpot : label is std.standard.true;
begin
  GT0_CPLLLOCK_OUT <= \^gt0_cplllock_out\;
  GT0_RXDISPERR_OUT(1 downto 0) <= \^ila_data_init_out\(6 downto 5);
  GT0_RXMONITOROUT_OUT(6) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(5) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(4) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(3) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(2) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(1) <= \^ila_data_init_out\(7);
  GT0_RXMONITOROUT_OUT(0) <= \^ila_data_init_out\(7);
  GT0_RXNOTINTABLE_OUT(1 downto 0) <= \^ila_data_init_out\(4 downto 3);
  GT0_RXRESETDONE_OUT <= \^gt0_rxresetdone_out\;
  GT0_RX_FSM_RESET_DONE_OUT <= \^gt0_rx_fsm_reset_done_out\;
  GT0_TXRESETDONE_OUT <= \^gt0_txresetdone_out\;
  GT0_TX_FSM_RESET_DONE_OUT <= \^gt0_tx_fsm_reset_done_out\;
  ILA_DATA_INIT_OUT(127) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(126) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(125) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(124) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(123) <= \^ila_data_init_out\(123);
  ILA_DATA_INIT_OUT(122) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(121) <= \^los_stretched\;
  ILA_DATA_INIT_OUT(120) <= \^ila_data_init_out\(120);
  ILA_DATA_INIT_OUT(119) <= \^rxstartup_adapt_done\;
  ILA_DATA_INIT_OUT(118) <= \^ila_data_rx_fsm_out\(127);
  ILA_DATA_INIT_OUT(117) <= \^init_sm_rx_valid_data_s\;
  ILA_DATA_INIT_OUT(116) <= \^gt0_rx_fsm_reset_done_out\;
  ILA_DATA_INIT_OUT(115) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(114) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(113 downto 74) <= \^ila_data_init_out\(113 downto 74);
  ILA_DATA_INIT_OUT(73) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(72) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(71) <= \^ila_data_init_out\(71);
  ILA_DATA_INIT_OUT(70) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(69) <= \^ila_data_init_out\(69);
  ILA_DATA_INIT_OUT(68) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(67 downto 58) <= \^ila_data_init_out\(67 downto 58);
  ILA_DATA_INIT_OUT(57) <= \^rx_cdrlocked\;
  ILA_DATA_INIT_OUT(56) <= \^gt0_txresetdone_out\;
  ILA_DATA_INIT_OUT(55) <= \^gt0_rxresetdone_out\;
  ILA_DATA_INIT_OUT(54 downto 53) <= \^ila_data_init_out\(54 downto 53);
  ILA_DATA_INIT_OUT(52) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(51 downto 16) <= \^ila_data_init_out\(51 downto 16);
  ILA_DATA_INIT_OUT(15) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(14) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(13) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(12) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(11) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(10) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(9) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(8) <= \^ila_data_init_out\(7);
  ILA_DATA_INIT_OUT(7 downto 2) <= \^ila_data_init_out\(7 downto 2);
  ILA_DATA_INIT_OUT(1) <= \^gt0_cplllock_out\;
  ILA_DATA_INIT_OUT(0) <= \^ila_data_init_out\(0);
  ILA_DATA_RX_FSM_OUT(127 downto 0) <= \^ila_data_rx_fsm_out\(127 downto 0);
  RXSTARTUP_adapt_done <= \^rxstartup_adapt_done\;
  \^ila_data_init_out\(123) <= SOFT_RESET_IN;
  \^ila_data_init_out\(2) <= LOS_port1;
  GT0_DRPRDY_OUT <= 'Z';
  GT0_DRPDO_OUT(0) <= 'Z';
  GT0_DRPDO_OUT(1) <= 'Z';
  GT0_DRPDO_OUT(2) <= 'Z';
  GT0_DRPDO_OUT(3) <= 'Z';
  GT0_DRPDO_OUT(4) <= 'Z';
  GT0_DRPDO_OUT(5) <= 'Z';
  GT0_DRPDO_OUT(6) <= 'Z';
  GT0_DRPDO_OUT(7) <= 'Z';
  GT0_DRPDO_OUT(8) <= 'Z';
  GT0_DRPDO_OUT(9) <= 'Z';
  GT0_DRPDO_OUT(10) <= 'Z';
  GT0_DRPDO_OUT(11) <= 'Z';
  GT0_DRPDO_OUT(12) <= 'Z';
  GT0_DRPDO_OUT(13) <= 'Z';
  GT0_DRPDO_OUT(14) <= 'Z';
  GT0_DRPDO_OUT(15) <= 'Z';
GTX_Init_sm_i: entity work.\top_rtds_axis_0_0_gtx_init_sm\
     port map (
      Clock100MHz => GT0_TXUSRCLK_IN,
      EnableMCommaAlign_phy => \^ila_data_init_out\(61),
      EnablePCommaAlign_phy => \^ila_data_init_out\(60),
      LOS => \^los_stretched\,
      LOS_Clock100MHz_out => \^ila_data_init_out\(120),
      LinkUp_Status => LinkUp_Status,
      Loopback(2) => \^ila_data_init_out\(7),
      Loopback(1) => \^ila_data_init_out\(7),
      Loopback(0) => \^ila_data_init_out\(7),
      PhyError => PhyError,
      RXDISPERR_phy(1 downto 0) => \^ila_data_init_out\(6 downto 5),
      RXRESET => NLW_GTX_Init_sm_i_RXRESET_UNCONNECTED,
      RX_FSM_RESET_DONE => \^gt0_rx_fsm_reset_done_out\,
      RX_VALID_DATA => init_sm_RX_VALID_DATA,
      Reset => init_sm_reset,
      RxData_out(15 downto 0) => GT0_RXDATA_OUT(15 downto 0),
      RxData_phy(15 downto 0) => \^ila_data_init_out\(31 downto 16),
      RxNotInTable_phy(1 downto 0) => \^ila_data_init_out\(4 downto 3),
      RxRecClock_phy => gt0_rxoutclk_i,
      RxSpecialCharacter_out(1 downto 0) => GT0_RXCHARISK_OUT(1 downto 0),
      RxSpecialCharacter_phy(1 downto 0) => \^ila_data_init_out\(33 downto 32),
      SOFT_RESET => \^ila_data_init_out\(123),
      TXRESET => NLW_GTX_Init_sm_i_TXRESET_UNCONNECTED,
      TX_FSM_RESET_DONE => \^gt0_tx_fsm_reset_done_out\,
      TestMode => TestMode,
      TxData_in(15 downto 0) => GT0_TXDATA_IN(15 downto 0),
      TxData_phy(15 downto 0) => \^ila_data_init_out\(49 downto 34),
      TxDisable => TxDisable_port1,
      TxFault => \^ila_data_init_out\(7),
      TxSpecialCharacter_in(1 downto 0) => GT0_TXCHARISK_IN(1 downto 0),
      TxSpecialCharacter_phy(1 downto 0) => \^ila_data_init_out\(51 downto 50),
      ila_data(127 downto 0) => ILA_DATA_INIT_SM_OUT(127 downto 0)
    );
LOS_stretched: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \^los_stretched_rstpot\,
      Q => \^los_stretched\,
      R => '0'
    );
LOS_stretched_gt0_gtrxreset_i_OR_273_o1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^los_stretched\,
      I1 => \^ila_data_init_out\(53),
      O => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
LOS_stretched_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFFF888AAAAA"
    )
        port map (
      I0 => \^los_stretched\,
      I1 => N4,
      I2 => LOS_wait_count(4),
      I3 => LOS_wait_count(3),
      I4 => LOS_wait_count(6),
      I5 => \^los_sync_1\,
      O => \^los_stretched_rstpot\
    );
LOS_stretched_rstpot_SW0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => LOS_wait_count(8),
      I1 => \^los_sync_1\,
      I2 => LOS_wait_count(5),
      I3 => LOS_wait_count(7),
      I4 => LOS_wait_count(9),
      O => N4
    );
LOS_sync_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \^mshreg_los_sync_1\,
      Q => \^los_sync_1\,
      R => '0'
    );
LOS_wait_count_0: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<0>1\,
      Q => LOS_wait_count(0),
      R => \^los_sync_1\
    );
LOS_wait_count_1: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<1>1\,
      Q => LOS_wait_count(1),
      R => \^los_sync_1\
    );
LOS_wait_count_2: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<2>1\,
      Q => LOS_wait_count(2),
      R => \^los_sync_1\
    );
LOS_wait_count_3: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<3>1\,
      Q => LOS_wait_count(3),
      R => \^los_sync_1\
    );
LOS_wait_count_4: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<4>1\,
      Q => LOS_wait_count(4),
      R => \^los_sync_1\
    );
LOS_wait_count_5: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<5>1\,
      Q => LOS_wait_count(5),
      R => \^los_sync_1\
    );
LOS_wait_count_6: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<6>1\,
      Q => LOS_wait_count(6),
      R => \^los_sync_1\
    );
LOS_wait_count_7: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<7>1\,
      Q => LOS_wait_count(7),
      R => \^los_sync_1\
    );
LOS_wait_count_8: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<8>1\,
      Q => LOS_wait_count(8),
      R => \^los_sync_1\
    );
LOS_wait_count_9: unisim.vcomponents.FDRE
     port map (
      C => SYSCLK_IN,
      CE => n0002,
      D => \Result<9>1\,
      Q => LOS_wait_count(9),
      R => \^los_sync_1\
    );
\Mcount_LOS_wait_count_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_LOS_wait_count_cy(3 downto 0),
      CYINIT => \^ila_data_init_out\(7),
      DI(3) => \^ila_data_init_out\(7),
      DI(2) => \^ila_data_init_out\(7),
      DI(1) => \^ila_data_init_out\(7),
      DI(0) => '1',
      O(3) => \Result<3>1\,
      O(2) => \Result<2>1\,
      O(1) => \Result<1>1\,
      O(0) => \Result<0>1\,
      S(3 downto 1) => LOS_wait_count(3 downto 1),
      S(0) => Mcount_LOS_wait_count_lut(0)
    );
\Mcount_LOS_wait_count_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_LOS_wait_count_cy(3),
      CO(3 downto 0) => Mcount_LOS_wait_count_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data_init_out\(7),
      DI(2) => \^ila_data_init_out\(7),
      DI(1) => \^ila_data_init_out\(7),
      DI(0) => \^ila_data_init_out\(7),
      O(3) => \Result<7>1\,
      O(2) => \Result<6>1\,
      O(1) => \Result<5>1\,
      O(0) => \Result<4>1\,
      S(3 downto 0) => LOS_wait_count(7 downto 4)
    );
\Mcount_LOS_wait_count_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_LOS_wait_count_cy(7),
      CO(3 downto 1) => \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_LOS_wait_count_cy(8),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \^ila_data_init_out\(7),
      O(3 downto 2) => \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => \Result<9>1\,
      O(0) => \Result<8>1\,
      S(3 downto 2) => \NLW_Mcount_LOS_wait_count_cy<8>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => LOS_wait_count(9 downto 8)
    );
\Mcount_LOS_wait_count_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LOS_wait_count(0),
      O => Mcount_LOS_wait_count_lut(0)
    );
\Mcount_rx_cdrlock_counter_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_rx_cdrlock_counter_cy(3 downto 0),
      CYINIT => \^ila_data_init_out\(7),
      DI(3) => \^ila_data_init_out\(7),
      DI(2) => \^ila_data_init_out\(7),
      DI(1) => \^ila_data_init_out\(7),
      DI(0) => '1',
      O(3 downto 0) => Result(3 downto 0),
      S(3 downto 1) => rx_cdrlock_counter(3 downto 1),
      S(0) => Mcount_rx_cdrlock_counter_lut(0)
    );
\Mcount_rx_cdrlock_counter_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_rx_cdrlock_counter_cy(3),
      CO(3 downto 0) => Mcount_rx_cdrlock_counter_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data_init_out\(7),
      DI(2) => \^ila_data_init_out\(7),
      DI(1) => \^ila_data_init_out\(7),
      DI(0) => \^ila_data_init_out\(7),
      O(3 downto 0) => Result(7 downto 4),
      S(3 downto 0) => rx_cdrlock_counter(7 downto 4)
    );
\Mcount_rx_cdrlock_counter_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_rx_cdrlock_counter_cy(7),
      CO(3) => \NLW_Mcount_rx_cdrlock_counter_cy<8>_CARRY4_CO_UNCONNECTED\(3),
      CO(2 downto 0) => Mcount_rx_cdrlock_counter_cy(10 downto 8),
      CYINIT => '0',
      DI(3) => \NLW_Mcount_rx_cdrlock_counter_cy<8>_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^ila_data_init_out\(7),
      DI(1) => \^ila_data_init_out\(7),
      DI(0) => \^ila_data_init_out\(7),
      O(3 downto 0) => Result(11 downto 8),
      S(3 downto 0) => rx_cdrlock_counter(11 downto 8)
    );
\Mcount_rx_cdrlock_counter_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_cdrlock_counter(0),
      O => Mcount_rx_cdrlock_counter_lut(0)
    );
Mmux_gt0_drpaddr_i11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpaddr_int(0),
      O => \^ila_data_init_out\(66)
    );
Mmux_gt0_drpaddr_i21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpaddr_int(1),
      O => \^ila_data_init_out\(67)
    );
Mmux_gt0_drpaddr_i41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpaddr_int(3),
      O => \^ila_data_init_out\(69)
    );
Mmux_gt0_drpaddr_i61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpaddr_int(5),
      O => \^ila_data_init_out\(71)
    );
Mmux_gt0_drpaddr_i91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpaddr_int(8),
      O => \^ila_data_init_out\(74)
    );
Mmux_gt0_drpdi_i101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(3),
      O => \^ila_data_init_out\(78)
    );
Mmux_gt0_drpdi_i11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(0),
      O => \^ila_data_init_out\(75)
    );
Mmux_gt0_drpdi_i111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(4),
      O => \^ila_data_init_out\(79)
    );
Mmux_gt0_drpdi_i121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(5),
      O => \^ila_data_init_out\(80)
    );
Mmux_gt0_drpdi_i131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(6),
      O => \^ila_data_init_out\(81)
    );
Mmux_gt0_drpdi_i141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(7),
      O => \^ila_data_init_out\(82)
    );
Mmux_gt0_drpdi_i151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(8),
      O => \^ila_data_init_out\(83)
    );
Mmux_gt0_drpdi_i161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(9),
      O => \^ila_data_init_out\(84)
    );
Mmux_gt0_drpdi_i21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(10),
      O => \^ila_data_init_out\(85)
    );
Mmux_gt0_drpdi_i31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(11),
      O => \^ila_data_init_out\(86)
    );
Mmux_gt0_drpdi_i41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(12),
      O => \^ila_data_init_out\(87)
    );
Mmux_gt0_drpdi_i51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(13),
      O => \^ila_data_init_out\(88)
    );
Mmux_gt0_drpdi_i61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(14),
      O => \^ila_data_init_out\(89)
    );
Mmux_gt0_drpdi_i71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(15),
      O => \^ila_data_init_out\(90)
    );
Mmux_gt0_drpdi_i81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(1),
      O => \^ila_data_init_out\(76)
    );
Mmux_gt0_drpdi_i91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpdi_int(2),
      O => \^ila_data_init_out\(77)
    );
Mmux_gt0_drpen_i11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpen_int,
      O => \^ila_data_init_out\(63)
    );
Mmux_gt0_drpwe_i11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rxstartup_adapt_done\,
      I1 => gt0_drpwe_int,
      O => \^ila_data_init_out\(64)
    );
Mshreg_LOS_sync_1: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => \^ila_data_init_out\(7),
      A2 => \^ila_data_init_out\(7),
      A3 => \^ila_data_init_out\(7),
      CE => '1',
      CLK => SYSCLK_IN,
      D => \^ila_data_init_out\(2),
      Q => \^mshreg_los_sync_1\
    );
Mshreg_init_sm_RX_VALID_DATA_s: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^ila_data_init_out\(7),
      A1 => \^ila_data_init_out\(7),
      A2 => \^ila_data_init_out\(7),
      A3 => \^ila_data_init_out\(7),
      CE => '1',
      CLK => SYSCLK_IN,
      D => init_sm_RX_VALID_DATA,
      Q => \^mshreg_init_sm_rx_valid_data_s\
    );
\PWR_15_o_rx_cdrlock_counter[11]_equal_14_o<11>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => rx_cdrlock_counter(6),
      I1 => rx_cdrlock_counter(2),
      I2 => rx_cdrlock_counter(11),
      I3 => rx_cdrlock_counter(8),
      I4 => rx_cdrlock_counter(7),
      I5 => rx_cdrlock_counter(0),
      O => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o\(11)
    );
\PWR_15_o_rx_cdrlock_counter[11]_equal_14_o<11>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rx_cdrlock_counter(3),
      I1 => rx_cdrlock_counter(1),
      I2 => rx_cdrlock_counter(4),
      I3 => rx_cdrlock_counter(5),
      I4 => rx_cdrlock_counter(9),
      I5 => rx_cdrlock_counter(10),
      O => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o<11>1\
    );
\PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rx_cdrlock_counter(2),
      I1 => rx_cdrlock_counter(11),
      I2 => rx_cdrlock_counter(6),
      I3 => rx_cdrlock_counter(7),
      I4 => rx_cdrlock_counter(8),
      O => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv1\
    );
\PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(1),
      I1 => rx_cdrlock_counter(0),
      I2 => rx_cdrlock_counter(5),
      I3 => rx_cdrlock_counter(4),
      I4 => rx_cdrlock_counter(3),
      O => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv2\
    );
\PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(10),
      I1 => rx_cdrlock_counter(9),
      I2 => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv2\,
      I3 => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o_inv1\,
      O => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^ila_data_init_out\(7)
    );
\gt0_eq_lpm_mode.gt0_adapt_top_lpm_i\: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_ADAPT_TOP_LPM\
     port map (
      DADDR(8) => gt0_drpaddr_int(8),
      DADDR(7 downto 6) => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DADDR_UNCONNECTED\(7 downto 6),
      DADDR(5) => gt0_drpaddr_int(5),
      DADDR(4) => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DADDR_UNCONNECTED\(4),
      DADDR(3) => gt0_drpaddr_int(3),
      DADDR(2) => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DADDR_UNCONNECTED\(2),
      DADDR(1 downto 0) => gt0_drpaddr_int(1 downto 0),
      DCLK => GT0_DRPCLK_IN,
      DEBUG(53 downto 0) => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_DEBUG_UNCONNECTED\(53 downto 0),
      DEN => gt0_drpen_int,
      DI(15 downto 0) => gt0_drpdi_int(15 downto 0),
      DO(15 downto 0) => \^ila_data_init_out\(106 downto 91),
      DONE => \^rxstartup_adapt_done\,
      DRDY => \^ila_data_init_out\(65),
      DWE => gt0_drpwe_int,
      EN => '1',
      GTRXRESET => \^ila_data_init_out\(53),
      KHHOLD => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_KHHOLD_UNCONNECTED\,
      KLHOLD => \NLW_gt0_eq_lpm_mode.gt0_adapt_top_lpm_i_KLHOLD_UNCONNECTED\,
      RXDFELPMRESET => \^ila_data_init_out\(7),
      RXPMARESET => GT0_RXPMARESET_IN
    );
gt0_rxresetfsm_i: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_RX_STARTUP_FSM\
     port map (
      CPLLLOCK => \^gt0_cplllock_out\,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLL_RESET => NLW_gt0_rxresetfsm_i_CPLL_RESET_UNCONNECTED,
      DATA_VALID => \^init_sm_rx_valid_data_s\,
      GTRXRESET => \^ila_data_init_out\(53),
      MMCM_LOCK => '1',
      MMCM_RESET => NLW_gt0_rxresetfsm_i_MMCM_RESET_UNCONNECTED,
      PHALIGNMENT_DONE => '1',
      QPLLLOCK => '1',
      QPLLREFCLKLOST => \^ila_data_init_out\(7),
      QPLL_RESET => NLW_gt0_rxresetfsm_i_QPLL_RESET_UNCONNECTED,
      RECCLK_MONITOR_RESTART => \^ila_data_init_out\(7),
      RECCLK_STABLE => \^rx_cdrlocked\,
      RESET_PHALIGNMENT => NLW_gt0_rxresetfsm_i_RESET_PHALIGNMENT_UNCONNECTED,
      RETRY_COUNTER(7 downto 0) => NLW_gt0_rxresetfsm_i_RETRY_COUNTER_UNCONNECTED(7 downto 0),
      RUN_PHALIGNMENT => NLW_gt0_rxresetfsm_i_RUN_PHALIGNMENT_UNCONNECTED,
      RXDFEAGCHOLD => \^ila_data_init_out\(62),
      RXDFELFHOLD => gt0_rxdfelfhold_i,
      RXLPMHFHOLD => gt0_rxlpmhfhold_i,
      RXLPMLFHOLD => gt0_rxlpmlfhold_i,
      RXRESETDONE => \^gt0_rxresetdone_out\,
      RXUSERCLK => GT0_RXUSRCLK_IN,
      RXUSERRDY => \^ila_data_init_out\(58),
      RX_FSM_RESET_DONE => \^gt0_rx_fsm_reset_done_out\,
      SOFT_RESET => gt_rx_reset_fsm,
      STABLE_CLOCK => SYSCLK_IN,
      TXUSERRDY => \^ila_data_init_out\(59),
      ila_data(127 downto 0) => \^ila_data_rx_fsm_out\(127 downto 0)
    );
gt0_txresetfsm_i: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_TX_STARTUP_FSM\
     port map (
      CPLLLOCK => \^gt0_cplllock_out\,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLL_RESET => \^ila_data_init_out\(0),
      GTTXRESET => \^ila_data_init_out\(54),
      MMCM_LOCK => '1',
      MMCM_RESET => NLW_gt0_txresetfsm_i_MMCM_RESET_UNCONNECTED,
      PHALIGNMENT_DONE => '1',
      QPLLLOCK => '1',
      QPLLREFCLKLOST => \^ila_data_init_out\(7),
      QPLL_RESET => gt0_qpllreset_t,
      RESET_PHALIGNMENT => NLW_gt0_txresetfsm_i_RESET_PHALIGNMENT_UNCONNECTED,
      RETRY_COUNTER(7 downto 0) => NLW_gt0_txresetfsm_i_RETRY_COUNTER_UNCONNECTED(7 downto 0),
      RUN_PHALIGNMENT => NLW_gt0_txresetfsm_i_RUN_PHALIGNMENT_UNCONNECTED,
      SOFT_RESET => \^ila_data_init_out\(123),
      STABLE_CLOCK => SYSCLK_IN,
      TXRESETDONE => \^gt0_txresetdone_out\,
      TXUSERCLK => GT0_TXUSRCLK_IN,
      TXUSERRDY => \^ila_data_init_out\(59),
      TX_FSM_RESET_DONE => \^gt0_tx_fsm_reset_done_out\,
      ila_data(127 downto 0) => ILA_DATA_TX_FSM_OUT(127 downto 0)
    );
gt_rx_reset_fsm1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ila_data_init_out\(123),
      I1 => \^los_stretched\,
      O => gt_rx_reset_fsm
    );
gtx_1lane_16bits_2G_i: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G\
     port map (
      GT0_CPLLFBCLKLOST_OUT => GT0_CPLLFBCLKLOST_OUT,
      GT0_CPLLLOCKDETCLK_IN => GT0_CPLLLOCKDETCLK_IN,
      GT0_CPLLLOCK_OUT => \^gt0_cplllock_out\,
      GT0_CPLLREFCLKLOST_OUT => gt0_cpllrefclklost_i,
      GT0_CPLLRESET_IN => \^ila_data_init_out\(0),
      GT0_DRPADDR_IN(8) => \^ila_data_init_out\(74),
      GT0_DRPADDR_IN(7) => \^ila_data_init_out\(7),
      GT0_DRPADDR_IN(6) => \^ila_data_init_out\(7),
      GT0_DRPADDR_IN(5) => \^ila_data_init_out\(71),
      GT0_DRPADDR_IN(4) => \^ila_data_init_out\(7),
      GT0_DRPADDR_IN(3) => \^ila_data_init_out\(69),
      GT0_DRPADDR_IN(2) => \^ila_data_init_out\(7),
      GT0_DRPADDR_IN(1 downto 0) => \^ila_data_init_out\(67 downto 66),
      GT0_DRPCLK_IN => GT0_DRPCLK_IN,
      GT0_DRPDI_IN(15 downto 0) => \^ila_data_init_out\(90 downto 75),
      GT0_DRPDO_OUT(15 downto 0) => \^ila_data_init_out\(106 downto 91),
      GT0_DRPEN_IN => \^ila_data_init_out\(63),
      GT0_DRPRDY_OUT => \^ila_data_init_out\(65),
      GT0_DRPWE_IN => \^ila_data_init_out\(64),
      GT0_EYESCANDATAERROR_OUT => GT0_EYESCANDATAERROR_OUT,
      GT0_GTREFCLK0_COMMON_IN => \^ila_data_init_out\(7),
      GT0_GTREFCLK0_IN => GT0_GTREFCLK0_IN,
      GT0_GTRXRESET_IN => \^ila_data_init_out\(53),
      GT0_GTTXRESET_IN => \^ila_data_init_out\(54),
      GT0_GTXRXN_IN => GT0_GTXRXN_IN,
      GT0_GTXRXP_IN => GT0_GTXRXP_IN,
      GT0_GTXTXN_OUT => GT0_GTXTXN_OUT,
      GT0_GTXTXP_OUT => GT0_GTXTXP_OUT,
      GT0_LOOPBACK_IN(2) => \^ila_data_init_out\(7),
      GT0_LOOPBACK_IN(1) => \^ila_data_init_out\(7),
      GT0_LOOPBACK_IN(0) => \^ila_data_init_out\(7),
      GT0_QPLLLOCKDETCLK_IN => GT0_QPLLLOCKDETCLK_IN,
      GT0_QPLLLOCK_OUT => GT0_QPLLLOCK_OUT,
      GT0_QPLLREFCLKLOST_OUT => NLW_gtx_1lane_16bits_2G_i_GT0_QPLLREFCLKLOST_OUT_UNCONNECTED,
      GT0_QPLLRESET_IN => gt0_qpllreset_t,
      GT0_RXBUFSTATUS_OUT(2 downto 0) => GT0_RXBUFSTATUS_OUT(2 downto 0),
      GT0_RXBYTEISALIGNED => GT0_RXBYTEISALIGNED,
      GT0_RXCDRLOCK_OUT => GT0_RXCDRLOCK_OUT,
      GT0_RXCHARISCOMMA_OUT(1 downto 0) => GT0_RXCHARISCOMMA_OUT(1 downto 0),
      GT0_RXCHARISK_OUT(1 downto 0) => \^ila_data_init_out\(33 downto 32),
      GT0_RXCLKCORCNT_OUT(1 downto 0) => GT0_RXCLKCORCNT_OUT(1 downto 0),
      GT0_RXCOMMADET_OUT => GT0_RXCOMMADET_OUT,
      GT0_RXDATA_OUT(15 downto 0) => \^ila_data_init_out\(31 downto 16),
      GT0_RXDFEAGCHOLD_IN => \^ila_data_init_out\(62),
      GT0_RXDFELFHOLD_IN => gt0_rxdfelfhold_i,
      GT0_RXDFELPMRESET_IN => \^ila_data_init_out\(7),
      GT0_RXDISPERR_OUT(1 downto 0) => \^ila_data_init_out\(6 downto 5),
      GT0_RXELECIDLE_OUT => GT0_RXELECIDLE_OUT,
      GT0_RXLPMHFHOLD_IN => gt0_rxlpmhfhold_i,
      GT0_RXLPMLFHOLD_IN => gt0_rxlpmlfhold_i,
      GT0_RXMCOMMAALIGNEN_IN => \^ila_data_init_out\(61),
      GT0_RXMONITOROUT_OUT(6 downto 0) => \^ila_data_init_out\(113 downto 107),
      GT0_RXMONITORSEL_IN(1) => \^ila_data_init_out\(7),
      GT0_RXMONITORSEL_IN(0) => \^ila_data_init_out\(7),
      GT0_RXNOTINTABLE_OUT(1 downto 0) => \^ila_data_init_out\(4 downto 3),
      GT0_RXOUTCLK_OUT => gt0_rxoutclk_i,
      GT0_RXPCOMMAALIGNEN_IN => \^ila_data_init_out\(60),
      GT0_RXPMARESET_IN => GT0_RXPMARESET_IN,
      GT0_RXPRBSCNTRESET_IN => GT0_RXPRBSCNTRESET_IN,
      GT0_RXPRBSERR_OUT => GT0_RXPRBSERR_OUT,
      GT0_RXPRBSSEL_IN(2) => \^ila_data_init_out\(7),
      GT0_RXPRBSSEL_IN(1) => \^ila_data_init_out\(7),
      GT0_RXPRBSSEL_IN(0) => \^ila_data_init_out\(7),
      GT0_RXRESETDONE_OUT => \^gt0_rxresetdone_out\,
      GT0_RXUSERRDY_IN => \^ila_data_init_out\(58),
      GT0_RXUSRCLK2_IN => GT0_RXUSRCLK2_IN,
      GT0_RXUSRCLK_IN => GT0_RXUSRCLK_IN,
      GT0_TX8B10BBYPASS_IN(1) => \^ila_data_init_out\(7),
      GT0_TX8B10BBYPASS_IN(0) => \^ila_data_init_out\(7),
      GT0_TXBUFSTATUS_OUT(1 downto 0) => GT0_TXBUFSTATUS_OUT(1 downto 0),
      GT0_TXCHARDISPMODE_IN(1) => \^ila_data_init_out\(7),
      GT0_TXCHARDISPMODE_IN(0) => \^ila_data_init_out\(7),
      GT0_TXCHARDISPVAL_IN(1) => \^ila_data_init_out\(7),
      GT0_TXCHARDISPVAL_IN(0) => \^ila_data_init_out\(7),
      GT0_TXCHARISK_IN(1 downto 0) => \^ila_data_init_out\(51 downto 50),
      GT0_TXDATA_IN(15 downto 0) => \^ila_data_init_out\(49 downto 34),
      GT0_TXOUTCLKFABRIC_OUT => GT0_TXOUTCLKFABRIC_OUT,
      GT0_TXOUTCLKPCS_OUT => GT0_TXOUTCLKPCS_OUT,
      GT0_TXOUTCLK_OUT => GT0_TXOUTCLK_OUT,
      GT0_TXPMARESET_IN => \^ila_data_init_out\(7),
      GT0_TXPRBSFORCEERR_IN => GT0_TXPRBSFORCEERR_IN,
      GT0_TXPRBSSEL_IN(2) => \^ila_data_init_out\(7),
      GT0_TXPRBSSEL_IN(1) => \^ila_data_init_out\(7),
      GT0_TXPRBSSEL_IN(0) => \^ila_data_init_out\(7),
      GT0_TXPRECURSOR_IN(4) => \^ila_data_init_out\(7),
      GT0_TXPRECURSOR_IN(3) => \^ila_data_init_out\(7),
      GT0_TXPRECURSOR_IN(2) => \^ila_data_init_out\(7),
      GT0_TXPRECURSOR_IN(1) => \^ila_data_init_out\(7),
      GT0_TXPRECURSOR_IN(0) => \^ila_data_init_out\(7),
      GT0_TXRESETDONE_OUT => \^gt0_txresetdone_out\,
      GT0_TXUSERRDY_IN => \^ila_data_init_out\(59),
      GT0_TXUSRCLK2_IN => GT0_TXUSRCLK2_IN,
      GT0_TXUSRCLK_IN => GT0_TXUSRCLK_IN
    );
init_sm_RX_VALID_DATA_s: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \^mshreg_init_sm_rx_valid_data_s\,
      Q => \^init_sm_rx_valid_data_s\,
      R => '0'
    );
init_sm_reset1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ila_data_init_out\(59),
      O => init_sm_reset
    );
n00021: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => LOS_wait_count(7),
      I1 => LOS_wait_count(6),
      I2 => LOS_wait_count(9),
      I3 => LOS_wait_count(3),
      I4 => LOS_wait_count(4),
      I5 => N0,
      O => n0002
    );
n00021_SW0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LOS_wait_count(8),
      I1 => LOS_wait_count(5),
      O => N0
    );
rx_cdrlock_counter_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(0),
      Q => rx_cdrlock_counter(0),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(1),
      Q => rx_cdrlock_counter(1),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(10),
      Q => rx_cdrlock_counter(10),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(11),
      Q => rx_cdrlock_counter(11),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(2),
      Q => rx_cdrlock_counter(2),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(3),
      Q => rx_cdrlock_counter(3),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(4),
      Q => rx_cdrlock_counter(4),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(5),
      Q => rx_cdrlock_counter(5),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(6),
      Q => rx_cdrlock_counter(6),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(7),
      Q => rx_cdrlock_counter(7),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(8),
      Q => rx_cdrlock_counter(8),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlock_counter_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o_inv\,
      D => Result(9),
      Q => rx_cdrlock_counter(9),
      R => LOS_stretched_gt0_gtrxreset_i_OR_273_o
    );
rx_cdrlocked: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \^rx_cdrlocked_rstpot\,
      Q => \^rx_cdrlocked\,
      R => '0'
    );
rx_cdrlocked_rstpot: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => \^los_stretched\,
      I1 => \^ila_data_init_out\(53),
      I2 => \^rx_cdrlocked\,
      I3 => \^pwr_15_o_rx_cdrlock_counter[11]_equal_14_o<11>1\,
      I4 => \PWR_15_o_rx_cdrlock_counter[11]_equal_14_o\(11),
      O => \^rx_cdrlocked_rstpot\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_RtdsGtx_v7\ is
  port (
    MgtRxIn_p : in STD_LOGIC;
    MgtRxIn_n : in STD_LOGIC;
    MgtRefClock_n : in STD_LOGIC;
    MgtRefClock_p : in STD_LOGIC;
    DRP_CLK_IN : in STD_LOGIC;
    TxWriteIn : in STD_LOGIC;
    LOSIn : in STD_LOGIC;
    ResetIn : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    MgtTxOut_n : out STD_LOGIC;
    MgtTxOut_p : out STD_LOGIC;
    Clock100MHzOut : out STD_LOGIC;
    Clock125MHzOut : out STD_LOGIC;
    PhyErrorOut : out STD_LOGIC;
    LinkUpOut : out STD_LOGIC;
    TxSpecialCharacterIn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TxDataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RxSpecialCharacterOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RxDataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PhyErrorStatus : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IlaData : out STD_LOGIC_VECTOR ( 255 downto 0 );
    IlaTrigger : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end \top_rtds_axis_0_0_RtdsGtx_v7\;

architecture STRUCTURE of \top_rtds_axis_0_0_RtdsGtx_v7\ is
  signal CounterInsertIdle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \CounterInsertIdle[11]_GND_44_o_add_6_OUT\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^fiforeadenable\ : STD_LOGIC;
  signal FifoTxDataOut : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^iladata\ : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal \^ilatrigger\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^insertidle\ : STD_LOGIC;
  signal \^linkupout\ : STD_LOGIC;
  signal \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mmux_PWR_13_o_GND_44_o_MUX_20_o1 : STD_LOGIC;
  signal \^mmux_pwr_13_o_gnd_44_o_mux_20_o11\ : STD_LOGIC;
  signal Mmux_PWR_13_o_GND_44_o_MUX_33_o1 : STD_LOGIC;
  signal \^mmux_pwr_13_o_gnd_44_o_mux_33_o11\ : STD_LOGIC;
  signal PWR_13_o_GND_44_o_MUX_20_o : STD_LOGIC;
  signal PWR_13_o_GND_44_o_MUX_33_o : STD_LOGIC;
  signal \^phyerrorout\ : STD_LOGIC;
  signal ResetIn_inv : STD_LOGIC;
  signal \_n0104\ : STD_LOGIC;
  signal gt0_rxusrclk2_i : STD_LOGIC;
  attribute NOMERGE : boolean;
  attribute NOMERGE of gt0_rxusrclk2_i : signal is std.standard.true;
  signal gt0_rxusrclk_i : STD_LOGIC;
  attribute NOMERGE of gt0_rxusrclk_i : signal is std.standard.true;
  signal gt0_txoutclk_i : STD_LOGIC;
  signal gt0_txusrclk2_i : STD_LOGIC;
  attribute NOMERGE of gt0_txusrclk2_i : signal is std.standard.true;
  signal gt0_txusrclk_i : STD_LOGIC;
  attribute NOMERGE of gt0_txusrclk_i : signal is std.standard.true;
  signal q0_clk0_refclk_i : STD_LOGIC;
  signal NLW_InstantiateTxFifo_full_UNCONNECTED : STD_LOGIC;
  signal \NLW_Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gt0_usrclk_source_DRPCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_CPLLFBCLKLOST_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_DRPRDY_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_EYESCANDATAERROR_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_QPLLLOCK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCDRLOCK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCOMMADET_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXELECIDLE_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXPRBSERR_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXRESETDONE_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RX_FSM_RESET_DONE_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_TXOUTCLKFABRIC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_TXOUTCLKPCS_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_TXRESETDONE_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_TX_FSM_RESET_DONE_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_PhyError_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_RXSTARTUP_adapt_done_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_TxDisable_port1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_DRPDO_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCHARISCOMMA_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCLKCORCNT_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_RXMONITOROUT_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_GT0_TXBUFSTATUS_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_INIT_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_INIT_SM_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 17 );
  signal NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_RX_FSM_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_TX_FSM_OUT_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_0 : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of CounterInsertIdle_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_1 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_10 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_11 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_2 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_3 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_4 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_5 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_6 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_7 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_8 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of CounterInsertIdle_9 : label is "FDC";
  attribute XSTLIB of CounterInsertIdle_9 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of FifoReadEnable : label is "FDC";
  attribute XSTLIB of FifoReadEnable : label is std.standard.true;
  attribute XSTLIB of InsertIdle : label is std.standard.true;
  attribute BUS_INFO : string;
  attribute BUS_INFO of InstantiateTxFifo : label is "18:OUTPUT:dout<17:0>";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of InstantiateTxFifo : label is "Fifo18X1024_v7,fifo_generator_v9_3,{}";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of InstantiateTxFifo : label is "Fifo18X1024_v7_InstantiateTxFifo";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of InstantiateTxFifo : label is 9;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of InstantiateTxFifo : label is 0;
  attribute SHREG_EXTRACT_NGC : string;
  attribute SHREG_EXTRACT_NGC of InstantiateTxFifo : label is "Yes";
  attribute SHREG_MIN_SIZE : string;
  attribute SHREG_MIN_SIZE of InstantiateTxFifo : label is "-1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of InstantiateTxFifo : label is "fifo_generator_v9_3, Xilinx CORE Generator 14.7";
  attribute XILINX_LEGACY_PRIM of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut<0>_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT101\ : label is "___XLNM___116___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT111";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT101\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT11\ : label is "___XLNM___117___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT21";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT111\ : label is "___XLNM___116___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT111";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT111\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT121\ : label is "___XLNM___121___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT121";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT121\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT21\ : label is "___XLNM___117___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT21";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT21\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT31\ : label is "___XLNM___118___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT41";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT31\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT41\ : label is "___XLNM___118___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT41";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT41\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT51\ : label is "___XLNM___119___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT61";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT51\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT61\ : label is "___XLNM___119___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT61";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT61\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT71\ : label is "___XLNM___120___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT81";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT71\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT81\ : label is "___XLNM___120___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT81";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT81\ : label is std.standard.true;
  attribute PK_HLUTNM of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT91\ : label is "___XLNM___121___Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT121";
  attribute XSTLIB of \Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT91\ : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_20_o11 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_20_o12 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_20_o13 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_33_o11 : label is std.standard.true;
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_33_o12 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_PWR_13_o_GND_44_o_MUX_33_o13 : label is "___XLNM___131___Mmux_PWR_13_o_GND_44_o_MUX_33_o13";
  attribute XSTLIB of Mmux_PWR_13_o_GND_44_o_MUX_33_o13 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData101 : label is "___XLNM___123___Mmux_TxData111";
  attribute XSTLIB of Mmux_TxData101 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData11 : label is "___XLNM___126___Mmux_TxData21";
  attribute XSTLIB of Mmux_TxData11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData111 : label is "___XLNM___123___Mmux_TxData111";
  attribute XSTLIB of Mmux_TxData111 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData121 : label is "___XLNM___124___Mmux_TxData131";
  attribute XSTLIB of Mmux_TxData121 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData131 : label is "___XLNM___124___Mmux_TxData131";
  attribute XSTLIB of Mmux_TxData131 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData141 : label is "___XLNM___125___Mmux_TxData151";
  attribute XSTLIB of Mmux_TxData141 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData151 : label is "___XLNM___125___Mmux_TxData151";
  attribute XSTLIB of Mmux_TxData151 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData161 : label is "___XLNM___130___Mmux_TxData161";
  attribute XSTLIB of Mmux_TxData161 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData21 : label is "___XLNM___126___Mmux_TxData21";
  attribute XSTLIB of Mmux_TxData21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData31 : label is "___XLNM___127___Mmux_TxData41";
  attribute XSTLIB of Mmux_TxData31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData41 : label is "___XLNM___127___Mmux_TxData41";
  attribute XSTLIB of Mmux_TxData41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData51 : label is "___XLNM___128___Mmux_TxData61";
  attribute XSTLIB of Mmux_TxData51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData61 : label is "___XLNM___128___Mmux_TxData61";
  attribute XSTLIB of Mmux_TxData61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData71 : label is "___XLNM___129___Mmux_TxData81";
  attribute XSTLIB of Mmux_TxData71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData81 : label is "___XLNM___129___Mmux_TxData81";
  attribute XSTLIB of Mmux_TxData81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxData91 : label is "___XLNM___130___Mmux_TxData161";
  attribute XSTLIB of Mmux_TxData91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxSpecialCharacter11 : label is "___XLNM___122___Mmux_TxSpecialCharacter21";
  attribute XSTLIB of Mmux_TxSpecialCharacter11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_TxSpecialCharacter21 : label is "___XLNM___122___Mmux_TxSpecialCharacter21";
  attribute XSTLIB of Mmux_TxSpecialCharacter21 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of ResetIn_inv1_INV_0 : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of ResetIn_inv1_INV_0 : label is "I:I0";
  attribute XSTLIB of ResetIn_inv1_INV_0 : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of XST_VCC : label is std.standard.true;
  attribute PK_HLUTNM of \_n01041\ : label is "___XLNM___131___Mmux_PWR_13_o_GND_44_o_MUX_33_o13";
  attribute XSTLIB of \_n01041\ : label is std.standard.true;
  attribute NLW_MACRO_ALIAS of gt0_usrclk_source : label is "gtx_1lane_16bits_2G_GT_USRCLK_SOURCE_gt0_usrclk_source";
  attribute NLW_MACRO_TAG of gt0_usrclk_source : label is 23;
  attribute NLW_UNIQUE_ID of gt0_usrclk_source : label is 0;
  attribute BUS_INFO of gtx_1lane_16bits_2G_init_i : label is "128:OUTPUT:ILA_DATA_RX_FSM_OUT<127:0>";
  attribute NLW_MACRO_ALIAS of gtx_1lane_16bits_2G_init_i : label is "gtx_1lane_16bits_2G_init_gtx_1lane_16bits_2G_init_i";
  attribute NLW_MACRO_TAG of gtx_1lane_16bits_2G_init_i : label is 11;
  attribute NLW_UNIQUE_ID of gtx_1lane_16bits_2G_init_i : label is 0;
begin
  Clock100MHzOut <= gt0_txusrclk_i;
  Clock125MHzOut <= \^phyerrorout\;
  IlaData(255) <= \^phyerrorout\;
  IlaData(254) <= \^phyerrorout\;
  IlaData(253) <= \^phyerrorout\;
  IlaData(252) <= \^phyerrorout\;
  IlaData(251) <= \^phyerrorout\;
  IlaData(250) <= \^phyerrorout\;
  IlaData(249) <= \^phyerrorout\;
  IlaData(248) <= \^phyerrorout\;
  IlaData(247) <= \^phyerrorout\;
  IlaData(246) <= \^phyerrorout\;
  IlaData(245) <= \^phyerrorout\;
  IlaData(244) <= \^phyerrorout\;
  IlaData(243) <= \^phyerrorout\;
  IlaData(242) <= \^phyerrorout\;
  IlaData(241) <= \^phyerrorout\;
  IlaData(240) <= \^phyerrorout\;
  IlaData(239) <= \^phyerrorout\;
  IlaData(238) <= \^phyerrorout\;
  IlaData(237) <= \^phyerrorout\;
  IlaData(236) <= \^phyerrorout\;
  IlaData(235) <= \^phyerrorout\;
  IlaData(234) <= \^phyerrorout\;
  IlaData(233) <= \^phyerrorout\;
  IlaData(232) <= \^phyerrorout\;
  IlaData(231) <= \^phyerrorout\;
  IlaData(230) <= \^phyerrorout\;
  IlaData(229) <= \^phyerrorout\;
  IlaData(228) <= \^phyerrorout\;
  IlaData(227) <= \^phyerrorout\;
  IlaData(226) <= \^phyerrorout\;
  IlaData(225) <= \^phyerrorout\;
  IlaData(224) <= \^phyerrorout\;
  IlaData(223) <= \^phyerrorout\;
  IlaData(222) <= \^phyerrorout\;
  IlaData(221) <= \^phyerrorout\;
  IlaData(220) <= \^phyerrorout\;
  IlaData(219) <= \^phyerrorout\;
  IlaData(218) <= \^phyerrorout\;
  IlaData(217) <= \^phyerrorout\;
  IlaData(216) <= \^phyerrorout\;
  IlaData(215) <= \^phyerrorout\;
  IlaData(214) <= \^phyerrorout\;
  IlaData(213) <= \^phyerrorout\;
  IlaData(212) <= \^phyerrorout\;
  IlaData(211) <= \^phyerrorout\;
  IlaData(210) <= \^phyerrorout\;
  IlaData(209) <= \^phyerrorout\;
  IlaData(208) <= \^phyerrorout\;
  IlaData(207) <= \^phyerrorout\;
  IlaData(206) <= \^phyerrorout\;
  IlaData(205) <= \^phyerrorout\;
  IlaData(204) <= \^phyerrorout\;
  IlaData(203) <= \^phyerrorout\;
  IlaData(202) <= \^phyerrorout\;
  IlaData(201) <= \^phyerrorout\;
  IlaData(200) <= \^phyerrorout\;
  IlaData(199) <= \^phyerrorout\;
  IlaData(198) <= \^phyerrorout\;
  IlaData(197) <= \^phyerrorout\;
  IlaData(196) <= \^phyerrorout\;
  IlaData(195) <= \^phyerrorout\;
  IlaData(194) <= \^phyerrorout\;
  IlaData(193) <= \^phyerrorout\;
  IlaData(192) <= \^phyerrorout\;
  IlaData(191) <= \^phyerrorout\;
  IlaData(190) <= \^phyerrorout\;
  IlaData(189) <= \^phyerrorout\;
  IlaData(188) <= \^phyerrorout\;
  IlaData(187) <= \^phyerrorout\;
  IlaData(186) <= \^phyerrorout\;
  IlaData(185) <= \^phyerrorout\;
  IlaData(184) <= \^phyerrorout\;
  IlaData(183) <= \^phyerrorout\;
  IlaData(182) <= \^phyerrorout\;
  IlaData(181) <= \^phyerrorout\;
  IlaData(180) <= \^phyerrorout\;
  IlaData(179) <= \^phyerrorout\;
  IlaData(178) <= \^phyerrorout\;
  IlaData(177) <= \^phyerrorout\;
  IlaData(176) <= \^phyerrorout\;
  IlaData(175) <= \^phyerrorout\;
  IlaData(174) <= \^phyerrorout\;
  IlaData(173) <= \^phyerrorout\;
  IlaData(172) <= \^phyerrorout\;
  IlaData(171) <= \^phyerrorout\;
  IlaData(170) <= \^phyerrorout\;
  IlaData(169) <= \^phyerrorout\;
  IlaData(168) <= \^phyerrorout\;
  IlaData(167) <= \^phyerrorout\;
  IlaData(166) <= \^phyerrorout\;
  IlaData(165) <= \^phyerrorout\;
  IlaData(164) <= \^phyerrorout\;
  IlaData(163) <= \^phyerrorout\;
  IlaData(162) <= \^phyerrorout\;
  IlaData(161) <= \^phyerrorout\;
  IlaData(160) <= \^phyerrorout\;
  IlaData(159) <= \^phyerrorout\;
  IlaData(158) <= \^phyerrorout\;
  IlaData(157) <= \^phyerrorout\;
  IlaData(156) <= \^phyerrorout\;
  IlaData(155) <= \^phyerrorout\;
  IlaData(154) <= \^phyerrorout\;
  IlaData(153) <= \^phyerrorout\;
  IlaData(152) <= \^phyerrorout\;
  IlaData(151) <= \^phyerrorout\;
  IlaData(150) <= \^phyerrorout\;
  IlaData(149) <= \^phyerrorout\;
  IlaData(148) <= \^phyerrorout\;
  IlaData(147) <= \^phyerrorout\;
  IlaData(146) <= \^phyerrorout\;
  IlaData(145) <= \^phyerrorout\;
  IlaData(144) <= \^phyerrorout\;
  IlaData(143) <= \^phyerrorout\;
  IlaData(142) <= \^phyerrorout\;
  IlaData(141) <= \^phyerrorout\;
  IlaData(140) <= \^phyerrorout\;
  IlaData(139) <= \^phyerrorout\;
  IlaData(138) <= \^phyerrorout\;
  IlaData(137) <= \^phyerrorout\;
  IlaData(136) <= \^phyerrorout\;
  IlaData(135) <= \^phyerrorout\;
  IlaData(134) <= \^phyerrorout\;
  IlaData(133) <= \^phyerrorout\;
  IlaData(132) <= \^phyerrorout\;
  IlaData(131) <= \^phyerrorout\;
  IlaData(130) <= \^phyerrorout\;
  IlaData(129) <= \^phyerrorout\;
  IlaData(128) <= \^phyerrorout\;
  IlaData(127) <= \^phyerrorout\;
  IlaData(126) <= \^phyerrorout\;
  IlaData(125) <= \^phyerrorout\;
  IlaData(124) <= \^phyerrorout\;
  IlaData(123) <= \^phyerrorout\;
  IlaData(122) <= \^phyerrorout\;
  IlaData(121) <= \^phyerrorout\;
  IlaData(120) <= \^phyerrorout\;
  IlaData(119) <= \^phyerrorout\;
  IlaData(118) <= \^phyerrorout\;
  IlaData(117) <= \^phyerrorout\;
  IlaData(116) <= \^phyerrorout\;
  IlaData(115) <= \^phyerrorout\;
  IlaData(114) <= \^phyerrorout\;
  IlaData(113) <= \^phyerrorout\;
  IlaData(112) <= \^phyerrorout\;
  IlaData(111) <= \^phyerrorout\;
  IlaData(110 downto 55) <= \^iladata\(110 downto 55);
  IlaData(54) <= \^phyerrorout\;
  IlaData(53) <= \^phyerrorout\;
  IlaData(52) <= \^phyerrorout\;
  IlaData(51) <= \^phyerrorout\;
  IlaData(50) <= \^phyerrorout\;
  IlaData(49) <= \^iladata\(49);
  IlaData(48) <= \^ilatrigger\(6);
  IlaData(47 downto 6) <= \^iladata\(47 downto 6);
  IlaData(5) <= \^phyerrorout\;
  IlaData(4 downto 2) <= \^iladata\(4 downto 2);
  IlaData(1) <= \^linkupout\;
  IlaData(0) <= \^iladata\(0);
  IlaTrigger(6) <= \^ilatrigger\(6);
  IlaTrigger(5) <= \^phyerrorout\;
  IlaTrigger(2) <= \^linkupout\;
  LinkUpOut <= \^linkupout\;
  PhyErrorOut <= \^phyerrorout\;
  PhyErrorStatus(7) <= \^phyerrorout\;
  PhyErrorStatus(6) <= \^phyerrorout\;
  PhyErrorStatus(5) <= \^phyerrorout\;
  PhyErrorStatus(4) <= \^phyerrorout\;
  PhyErrorStatus(3) <= \^phyerrorout\;
  PhyErrorStatus(2) <= \^phyerrorout\;
  PhyErrorStatus(1) <= \^phyerrorout\;
  PhyErrorStatus(0) <= \^phyerrorout\;
  RxDataOut(15 downto 0) <= \^iladata\(39 downto 24);
  RxSpecialCharacterOut(1 downto 0) <= \^iladata\(41 downto 40);
  \^iladata\(2) <= LOSIn;
  \^iladata\(0) <= ResetIn;
  \^ilatrigger\(6) <= TxWriteIn;
  IlaTrigger(0) <= 'Z';
  IlaTrigger(1) <= 'Z';
  IlaTrigger(3) <= 'Z';
  IlaTrigger(4) <= 'Z';
  IlaTrigger(7) <= 'Z';
CounterInsertIdle_0: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(0),
      Q => CounterInsertIdle(0)
    );
CounterInsertIdle_1: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(1),
      Q => CounterInsertIdle(1)
    );
CounterInsertIdle_10: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(10),
      Q => CounterInsertIdle(10)
    );
CounterInsertIdle_11: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(11),
      Q => CounterInsertIdle(11)
    );
CounterInsertIdle_2: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(2),
      Q => CounterInsertIdle(2)
    );
CounterInsertIdle_3: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(3),
      Q => CounterInsertIdle(3)
    );
CounterInsertIdle_4: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(4),
      Q => CounterInsertIdle(4)
    );
CounterInsertIdle_5: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(5),
      Q => CounterInsertIdle(5)
    );
CounterInsertIdle_6: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(6),
      Q => CounterInsertIdle(6)
    );
CounterInsertIdle_7: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(7),
      Q => CounterInsertIdle(7)
    );
CounterInsertIdle_8: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(8),
      Q => CounterInsertIdle(8)
    );
CounterInsertIdle_9: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(9),
      Q => CounterInsertIdle(9)
    );
FifoReadEnable: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_i,
      CE => '1',
      CLR => \^iladata\(0),
      D => PWR_13_o_GND_44_o_MUX_20_o,
      Q => \^fiforeadenable\
    );
InsertIdle: unisim.vcomponents.FDRE
     port map (
      C => gt0_txusrclk_i,
      CE => ResetIn_inv,
      D => PWR_13_o_GND_44_o_MUX_33_o,
      Q => \^insertidle\,
      R => \_n0104\
    );
InstantiateTxFifo: entity work.\top_rtds_axis_0_0_Fifo18X1024_v7\
     port map (
      clk => gt0_txusrclk_i,
      din(17 downto 16) => TxSpecialCharacterIn(1 downto 0),
      din(15 downto 0) => TxDataIn(15 downto 0),
      dout(17 downto 0) => FifoTxDataOut(17 downto 0),
      empty => \^iladata\(3),
      full => NLW_InstantiateTxFifo_full_UNCONNECTED,
      rd_en => \^fiforeadenable\,
      rst => '0',
      valid => \^iladata\(4),
      wr_en => \^ilatrigger\(6)
    );
\Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^iladata\(49),
      O(3 downto 0) => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(3 downto 0),
      S(3 downto 1) => CounterInsertIdle(3 downto 1),
      S(0) => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut\(0)
    );
\Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\(3),
      CO(3 downto 0) => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\(7 downto 4),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(7 downto 4),
      S(3 downto 0) => CounterInsertIdle(7 downto 4)
    );
\Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\(7),
      CO(3) => \NLW_Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4_CO_UNCONNECTED\(3),
      CO(2 downto 0) => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy\(10 downto 8),
      CYINIT => '0',
      DI(3) => \NLW_Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_cy<8>_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(11 downto 8),
      S(3 downto 0) => CounterInsertIdle(11 downto 8)
    );
\Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CounterInsertIdle(0),
      O => \Madd_CounterInsertIdle[11]_GND_44_o_add_6_OUT_lut\(0)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(7),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(7)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(0),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(0)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(8),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(8)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(9),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(9)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(10),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(10)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(11),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(11)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(1),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(1)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(2),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(2)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(3),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(3)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(4),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(4)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(5),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(5)
    );
\Mmux_CounterInsertIdle[11]_GND_44_o_mux_9_OUT91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \CounterInsertIdle[11]_GND_44_o_add_6_OUT\(6),
      O => \CounterInsertIdle[11]_GND_44_o_mux_9_OUT\(6)
    );
Mmux_PWR_13_o_GND_44_o_MUX_20_o11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => CounterInsertIdle(8),
      I1 => CounterInsertIdle(9),
      I2 => CounterInsertIdle(7),
      I3 => CounterInsertIdle(5),
      I4 => CounterInsertIdle(11),
      I5 => CounterInsertIdle(10),
      O => Mmux_PWR_13_o_GND_44_o_MUX_20_o1
    );
Mmux_PWR_13_o_GND_44_o_MUX_20_o12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CounterInsertIdle(3),
      I1 => CounterInsertIdle(4),
      I2 => CounterInsertIdle(0),
      I3 => CounterInsertIdle(1),
      I4 => CounterInsertIdle(2),
      O => \^mmux_pwr_13_o_gnd_44_o_mux_20_o11\
    );
Mmux_PWR_13_o_GND_44_o_MUX_20_o13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \^iladata\(3),
      I1 => \^insertidle\,
      I2 => \^mmux_pwr_13_o_gnd_44_o_mux_20_o11\,
      I3 => Mmux_PWR_13_o_GND_44_o_MUX_20_o1,
      I4 => CounterInsertIdle(6),
      O => PWR_13_o_GND_44_o_MUX_20_o
    );
Mmux_PWR_13_o_GND_44_o_MUX_33_o11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => CounterInsertIdle(7),
      I1 => CounterInsertIdle(5),
      I2 => CounterInsertIdle(9),
      I3 => CounterInsertIdle(8),
      I4 => CounterInsertIdle(11),
      I5 => CounterInsertIdle(10),
      O => Mmux_PWR_13_o_GND_44_o_MUX_33_o1
    );
Mmux_PWR_13_o_GND_44_o_MUX_33_o12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CounterInsertIdle(1),
      I1 => CounterInsertIdle(0),
      I2 => CounterInsertIdle(2),
      I3 => CounterInsertIdle(3),
      I4 => CounterInsertIdle(4),
      I5 => CounterInsertIdle(6),
      O => \^mmux_pwr_13_o_gnd_44_o_mux_33_o11\
    );
Mmux_PWR_13_o_GND_44_o_MUX_33_o13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^insertidle\,
      I1 => \^mmux_pwr_13_o_gnd_44_o_mux_33_o11\,
      I2 => Mmux_PWR_13_o_GND_44_o_MUX_33_o1,
      O => PWR_13_o_GND_44_o_MUX_33_o
    );
Mmux_TxData101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^iladata\(4),
      I1 => FifoTxDataOut(3),
      O => \^iladata\(9)
    );
Mmux_TxData11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(0),
      I1 => \^iladata\(4),
      O => \^iladata\(6)
    );
Mmux_TxData111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(4),
      I1 => \^iladata\(4),
      O => \^iladata\(10)
    );
Mmux_TxData121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(5),
      I1 => \^iladata\(4),
      O => \^iladata\(11)
    );
Mmux_TxData131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(6),
      I1 => \^iladata\(4),
      O => \^iladata\(12)
    );
Mmux_TxData141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(7),
      I1 => \^iladata\(4),
      O => \^iladata\(13)
    );
Mmux_TxData151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(8),
      I1 => \^iladata\(4),
      O => \^iladata\(14)
    );
Mmux_TxData161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(9),
      I1 => \^iladata\(4),
      O => \^iladata\(15)
    );
Mmux_TxData21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(10),
      I1 => \^iladata\(4),
      O => \^iladata\(16)
    );
Mmux_TxData31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^iladata\(4),
      I1 => FifoTxDataOut(11),
      O => \^iladata\(17)
    );
Mmux_TxData41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(12),
      I1 => \^iladata\(4),
      O => \^iladata\(18)
    );
Mmux_TxData51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(13),
      I1 => \^iladata\(4),
      O => \^iladata\(19)
    );
Mmux_TxData61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(14),
      I1 => \^iladata\(4),
      O => \^iladata\(20)
    );
Mmux_TxData71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(15),
      I1 => \^iladata\(4),
      O => \^iladata\(21)
    );
Mmux_TxData81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(1),
      I1 => \^iladata\(4),
      O => \^iladata\(7)
    );
Mmux_TxData91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(2),
      I1 => \^iladata\(4),
      O => \^iladata\(8)
    );
Mmux_TxSpecialCharacter11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(16),
      I1 => \^iladata\(4),
      O => \^iladata\(22)
    );
Mmux_TxSpecialCharacter21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => FifoTxDataOut(17),
      I1 => \^iladata\(4),
      O => \^iladata\(23)
    );
ResetIn_inv1_INV_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^iladata\(0),
      O => ResetIn_inv
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^phyerrorout\
    );
XST_VCC: unisim.vcomponents.VCC
     port map (
      P => \^iladata\(49)
    );
\_n01041\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^iladata\(0),
      I1 => \^iladata\(3),
      O => \_n0104\
    );
gt0_usrclk_source: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_GT_USRCLK_SOURCE\
     port map (
      DRPCLK_IN => '0',
      DRPCLK_OUT => NLW_gt0_usrclk_source_DRPCLK_OUT_UNCONNECTED,
      GT0_RXUSRCLK2_OUT => gt0_rxusrclk2_i,
      GT0_RXUSRCLK_OUT => gt0_rxusrclk_i,
      GT0_TXOUTCLK_IN => gt0_txoutclk_i,
      GT0_TXUSRCLK2_OUT => gt0_txusrclk2_i,
      GT0_TXUSRCLK_OUT => gt0_txusrclk_i,
      Q0_CLK0_GTREFCLK_OUT => q0_clk0_refclk_i,
      Q0_CLK0_GTREFCLK_PAD_N_IN => MgtRefClock_n,
      Q0_CLK0_GTREFCLK_PAD_P_IN => MgtRefClock_p
    );
gtx_1lane_16bits_2G_init_i: entity work.\top_rtds_axis_0_0_gtx_1lane_16bits_2G_init\
     port map (
      GT0_CPLLFBCLKLOST_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_CPLLFBCLKLOST_OUT_UNCONNECTED,
      GT0_CPLLLOCKDETCLK_IN => DRP_CLK_IN,
      GT0_CPLLLOCK_OUT => \^iladata\(47),
      GT0_DRPADDR_IN(8 downto 0) => B"000000000",
      GT0_DRPCLK_IN => DRP_CLK_IN,
      GT0_DRPDI_IN(15 downto 0) => B"0000000000000000",
      GT0_DRPDO_OUT(15 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_GT0_DRPDO_OUT_UNCONNECTED(15 downto 0),
      GT0_DRPEN_IN => '0',
      GT0_DRPRDY_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_DRPRDY_OUT_UNCONNECTED,
      GT0_DRPWE_IN => '0',
      GT0_EYESCANDATAERROR_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_EYESCANDATAERROR_OUT_UNCONNECTED,
      GT0_GTREFCLK0_COMMON_IN => '0',
      GT0_GTREFCLK0_IN => q0_clk0_refclk_i,
      GT0_GTXRXN_IN => MgtRxIn_n,
      GT0_GTXRXP_IN => MgtRxIn_p,
      GT0_GTXTXN_OUT => MgtTxOut_n,
      GT0_GTXTXP_OUT => MgtTxOut_p,
      GT0_LOOPBACK_IN(2 downto 0) => B"000",
      GT0_QPLLLOCKDETCLK_IN => DRP_CLK_IN,
      GT0_QPLLLOCK_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_QPLLLOCK_OUT_UNCONNECTED,
      GT0_RXBUFSTATUS_OUT(2 downto 0) => \^iladata\(57 downto 55),
      GT0_RXBYTEISALIGNED => \^iladata\(46),
      GT0_RXCDRLOCK_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCDRLOCK_OUT_UNCONNECTED,
      GT0_RXCHARISCOMMA_OUT(1 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCHARISCOMMA_OUT_UNCONNECTED(1 downto 0),
      GT0_RXCHARISK_OUT(1 downto 0) => \^iladata\(41 downto 40),
      GT0_RXCLKCORCNT_OUT(1 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCLKCORCNT_OUT_UNCONNECTED(1 downto 0),
      GT0_RXCOMMADET_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXCOMMADET_OUT_UNCONNECTED,
      GT0_RXDATA_OUT(15 downto 0) => \^iladata\(39 downto 24),
      GT0_RXDFELPMRESET_IN => '0',
      GT0_RXDISPERR_OUT(1 downto 0) => \^iladata\(43 downto 42),
      GT0_RXELECIDLE_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXELECIDLE_OUT_UNCONNECTED,
      GT0_RXMONITOROUT_OUT(6 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXMONITOROUT_OUT_UNCONNECTED(6 downto 0),
      GT0_RXNOTINTABLE_OUT(1 downto 0) => \^iladata\(45 downto 44),
      GT0_RXPMARESET_IN => \^iladata\(0),
      GT0_RXPRBSCNTRESET_IN => '0',
      GT0_RXPRBSERR_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXPRBSERR_OUT_UNCONNECTED,
      GT0_RXPRBSSEL_IN(2 downto 0) => B"000",
      GT0_RXRESETDONE_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RXRESETDONE_OUT_UNCONNECTED,
      GT0_RXUSRCLK2_IN => gt0_txusrclk_i,
      GT0_RXUSRCLK_IN => gt0_txusrclk_i,
      GT0_RX_FSM_RESET_DONE_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_RX_FSM_RESET_DONE_OUT_UNCONNECTED,
      GT0_TX8B10BBYPASS_IN(1 downto 0) => B"00",
      GT0_TXBUFSTATUS_OUT(1 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_GT0_TXBUFSTATUS_OUT_UNCONNECTED(1 downto 0),
      GT0_TXCHARDISPMODE_IN(1 downto 0) => B"00",
      GT0_TXCHARDISPVAL_IN(1 downto 0) => B"00",
      GT0_TXCHARISK_IN(1 downto 0) => \^iladata\(23 downto 22),
      GT0_TXDATA_IN(15 downto 0) => \^iladata\(21 downto 6),
      GT0_TXOUTCLKFABRIC_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_TXOUTCLKFABRIC_OUT_UNCONNECTED,
      GT0_TXOUTCLKPCS_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_TXOUTCLKPCS_OUT_UNCONNECTED,
      GT0_TXOUTCLK_OUT => gt0_txoutclk_i,
      GT0_TXPRBSFORCEERR_IN => '0',
      GT0_TXPRBSSEL_IN(2 downto 0) => B"000",
      GT0_TXPRECURSOR_IN(4 downto 0) => B"00000",
      GT0_TXRESETDONE_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_TXRESETDONE_OUT_UNCONNECTED,
      GT0_TXUSRCLK2_IN => gt0_txusrclk_i,
      GT0_TXUSRCLK_IN => gt0_txusrclk_i,
      GT0_TX_FSM_RESET_DONE_OUT => NLW_gtx_1lane_16bits_2G_init_i_GT0_TX_FSM_RESET_DONE_OUT_UNCONNECTED,
      ILA_DATA_INIT_OUT(127 downto 52) => NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_INIT_OUT_UNCONNECTED(127 downto 52),
      ILA_DATA_INIT_OUT(51 downto 16) => \^iladata\(93 downto 58),
      ILA_DATA_INIT_OUT(15 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_INIT_OUT_UNCONNECTED(15 downto 0),
      ILA_DATA_INIT_SM_OUT(127 downto 17) => NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_INIT_SM_OUT_UNCONNECTED(127 downto 17),
      ILA_DATA_INIT_SM_OUT(16 downto 0) => \^iladata\(110 downto 94),
      ILA_DATA_RX_FSM_OUT(127 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_RX_FSM_OUT_UNCONNECTED(127 downto 0),
      ILA_DATA_TX_FSM_OUT(127 downto 0) => NLW_gtx_1lane_16bits_2G_init_i_ILA_DATA_TX_FSM_OUT_UNCONNECTED(127 downto 0),
      LOS_port1 => \^iladata\(2),
      LinkUp_Status => \^linkupout\,
      PhyError => NLW_gtx_1lane_16bits_2G_init_i_PhyError_UNCONNECTED,
      RXSTARTUP_adapt_done => NLW_gtx_1lane_16bits_2G_init_i_RXSTARTUP_adapt_done_UNCONNECTED,
      SOFT_RESET_IN => \^iladata\(0),
      SYSCLK_IN => DRP_CLK_IN,
      TestMode => '0',
      TxDisable_port1 => NLW_gtx_1lane_16bits_2G_init_i_TxDisable_port1_UNCONNECTED,
      TxFault_port1 => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_RTDS_InterfaceModule\ is
  port (
    SFP_RX_N : in STD_LOGIC;
    SFP_RX_P : in STD_LOGIC;
    SFP_LOS : in STD_LOGIC;
    UserTxWr : in STD_LOGIC;
    UserLockBank : in STD_LOGIC;
    UserFreeBank : in STD_LOGIC;
    CLKBUF_Q0_P : in STD_LOGIC;
    CLKBUF_Q0_N : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    Button_Reset : in STD_LOGIC;
    SFP_TX_N : out STD_LOGIC;
    SFP_TX_P : out STD_LOGIC;
    LinkUp : out STD_LOGIC;
    CardDetected : out STD_LOGIC;
    CaseReset : out STD_LOGIC;
    CaseInit : out STD_LOGIC;
    UserTxFull : out STD_LOGIC;
    UserTxInProgress : out STD_LOGIC;
    UserRxValid : out STD_LOGIC;
    UserTstepPulse : out STD_LOGIC;
    Clk100M : out STD_LOGIC;
    PowerOnRst : out STD_LOGIC;
    UserTxAdr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    UserTxData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    UserVersion : in STD_LOGIC_VECTOR ( 15 downto 0 );
    UserRxAdr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    UserRxData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ila_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ila_data1 : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute BUS_INFO : string;
  attribute BUS_INFO of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "128:OUTPUT:ila_data1<127:0>";
  attribute NLW_MACRO_ALIAS : string;
  attribute NLW_MACRO_ALIAS of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "RTDS_InterfaceModule_RTDS_InterfaceModule";
  attribute NLW_MACRO_TAG : integer;
  attribute NLW_MACRO_TAG of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is 0;
  attribute NLW_UNIQUE_ID : integer;
  attribute NLW_UNIQUE_ID of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is 0;
  attribute SHREG_EXTRACT_NGC : string;
  attribute SHREG_EXTRACT_NGC of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "YES";
  attribute SHREG_MIN_SIZE : string;
  attribute SHREG_MIN_SIZE of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "2";
  attribute \TYPE\ : string;
  attribute \TYPE\ of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "RTDS_InterfaceModule";
  attribute X_CORE_INFO_LIST : string;
  attribute X_CORE_INFO_LIST of \top_rtds_axis_0_0_RTDS_InterfaceModule\ : entity is "fifo_generator_v9_3, Xilinx CORE Generator 14.7";
end \top_rtds_axis_0_0_RTDS_InterfaceModule\;

architecture STRUCTURE of \top_rtds_axis_0_0_RTDS_InterfaceModule\ is
  signal \^clk100m\ : STD_LOGIC;
  signal DNA : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal GT_RXCHARISK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal GT_RXDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GT_TXCHARISK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal GT_TXDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GT_TXWR : STD_LOGIC;
  signal Load_alternate_config : STD_LOGIC;
  signal Mcount_ResetCount_cy : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal Mcount_ResetCount_lut : STD_LOGIC_VECTOR ( 0 to 0 );
  signal N01 : STD_LOGIC;
  signal ResetCount : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \ResetCount[25]_PWR_8_o_equal_39_o_inv\ : STD_LOGIC;
  signal Result : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \Result<2>1\ : STD_LOGIC;
  signal \Result<3>1\ : STD_LOGIC;
  signal \Result<4>1\ : STD_LOGIC;
  signal \Result<5>1\ : STD_LOGIC;
  signal \Result<6>1\ : STD_LOGIC;
  signal \Result<7>1\ : STD_LOGIC;
  signal RstPulse : STD_LOGIC;
  signal \^rststretch\ : STD_LOGIC;
  signal \^rststretch_rstpot\ : STD_LOGIC;
  signal Rst_d : STD_LOGIC;
  signal STABLE_CLK_BY_2 : STD_LOGIC;
  signal \^sendtortds_state\ : STD_LOGIC;
  signal \^sendtortds_state_rstpot\ : STD_LOGIC;
  signal \^writediaginfo\ : STD_LOGIC;
  signal \^writediaginfo_rstpot\ : STD_LOGIC;
  signal \_n0128\ : STD_LOGIC;
  signal \_n0188\ : STD_LOGIC_VECTOR ( 31 downto 25 );
  signal count_diag : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \count_diag[7]_GND_8_o_equal_27_o\ : STD_LOGIC;
  signal iLINKUP : STD_LOGIC;
  signal iTILE_REFCLKOUT_OUT : STD_LOGIC;
  attribute NOMERGE : boolean;
  attribute NOMERGE of iTILE_REFCLKOUT_OUT : signal is std.standard.true;
  signal \iUserRxAdr[11]_GND_8_o_equal_24_o\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^iuserrxadr[11]_gnd_8_o_equal_24_o<11>1\ : STD_LOGIC;
  signal iUserTxAdr_diag : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal iUserTxAdr_diag_dly1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal iUserTxData_diag : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^iusertxsof_diag\ : STD_LOGIC;
  signal \^iusertxsof_diag_dly1\ : STD_LOGIC;
  signal \^iusertxwr_diag\ : STD_LOGIC;
  signal \^iusertxwr_diag_dly1\ : STD_LOGIC;
  signal \^ila_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \ila_data<20>_inv\ : STD_LOGIC;
  signal out1 : STD_LOGIC;
  signal out2 : STD_LOGIC;
  signal out3 : STD_LOGIC;
  signal out4 : STD_LOGIC;
  signal \^rst_usrclk\ : STD_LOGIC;
  signal \NLW_Mcount_ResetCount_cy<24>_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_ResetCount_cy<24>_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Mcount_ResetCount_cy<24>_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Mcount_ResetCount_cy<24>_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_i_RtdsGtx_Clock125MHzOut_UNCONNECTED : STD_LOGIC;
  signal NLW_i_RtdsGtx_PhyErrorOut_UNCONNECTED : STD_LOGIC;
  signal NLW_i_RtdsGtx_IlaData_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal NLW_i_RtdsGtx_IlaTrigger_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_i_RtdsGtx_PhyErrorStatus_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_i_UserIF_UserBankSel_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_i_UserIF_ila_data_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of linkup_RnM : label is "FDC";
  attribute XSTLIB : boolean;
  attribute XSTLIB of linkup_RnM : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Maccum_count_diag_xor<2>11_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Maccum_count_diag_xor<2>11_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Maccum_count_diag_xor<2>11_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM : string;
  attribute PK_HLUTNM of \Maccum_count_diag_xor<3>11\ : label is "___XLNM___165___Maccum_count_diag_xor<3>11";
  attribute XSTLIB of \Maccum_count_diag_xor<3>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Maccum_count_diag_xor<4>11\ : label is "___XLNM___165___Maccum_count_diag_xor<3>11";
  attribute XSTLIB of \Maccum_count_diag_xor<4>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Maccum_count_diag_xor<5>11\ : label is "___XLNM___160___Maccum_count_diag_xor<5>11";
  attribute XSTLIB of \Maccum_count_diag_xor<5>11\ : label is std.standard.true;
  attribute PK_HLUTNM of \Maccum_count_diag_xor<6>11\ : label is "___XLNM___160___Maccum_count_diag_xor<5>11";
  attribute XSTLIB of \Maccum_count_diag_xor<6>11\ : label is std.standard.true;
  attribute XSTLIB of \Maccum_count_diag_xor<7>11\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<0>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<0>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<12>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<12>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<16>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<16>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<20>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<20>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<24>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<24>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<4>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<4>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_cy<8>_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XSTLIB of \Mcount_ResetCount_cy<8>_CARRY4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \Mcount_ResetCount_lut<0>_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \Mcount_ResetCount_lut<0>_INV_0\ : label is "I:I0";
  attribute XSTLIB of \Mcount_ResetCount_lut<0>_INV_0\ : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_UserRxValid11 : label is "___XLNM___166___Mmux_UserRxValid11";
  attribute XSTLIB of Mmux_UserRxValid11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_UserTxSOF11 : label is "___XLNM___187___Mmux_iUserTxWr11";
  attribute XSTLIB of Mmux_UserTxSOF11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr11 : label is "___XLNM___186___Mmux_iUserTxAdr21";
  attribute XSTLIB of Mmux_iUserTxAdr11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr21 : label is "___XLNM___186___Mmux_iUserTxAdr21";
  attribute XSTLIB of Mmux_iUserTxAdr21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr31 : label is "___XLNM___183___Mmux_iUserTxAdr41";
  attribute XSTLIB of Mmux_iUserTxAdr31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr41 : label is "___XLNM___183___Mmux_iUserTxAdr41";
  attribute XSTLIB of Mmux_iUserTxAdr41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr51 : label is "___XLNM___184___Mmux_iUserTxAdr61";
  attribute XSTLIB of Mmux_iUserTxAdr51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr61 : label is "___XLNM___184___Mmux_iUserTxAdr61";
  attribute XSTLIB of Mmux_iUserTxAdr61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr71 : label is "___XLNM___185___Mmux_iUserTxAdr81";
  attribute XSTLIB of Mmux_iUserTxAdr71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxAdr81 : label is "___XLNM___185___Mmux_iUserTxAdr81";
  attribute XSTLIB of Mmux_iUserTxAdr81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData101 : label is "___XLNM___167___Mmux_iUserTxData111";
  attribute XSTLIB of Mmux_iUserTxData101 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData11 : label is "___XLNM___178___Mmux_iUserTxData21";
  attribute XSTLIB of Mmux_iUserTxData11 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData111 : label is "___XLNM___167___Mmux_iUserTxData111";
  attribute XSTLIB of Mmux_iUserTxData111 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData121 : label is "___XLNM___168___Mmux_iUserTxData131";
  attribute XSTLIB of Mmux_iUserTxData121 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData131 : label is "___XLNM___168___Mmux_iUserTxData131";
  attribute XSTLIB of Mmux_iUserTxData131 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData141 : label is "___XLNM___169___Mmux_iUserTxData151";
  attribute XSTLIB of Mmux_iUserTxData141 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData151 : label is "___XLNM___169___Mmux_iUserTxData151";
  attribute XSTLIB of Mmux_iUserTxData151 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData161 : label is "___XLNM___170___Mmux_iUserTxData171";
  attribute XSTLIB of Mmux_iUserTxData161 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData171 : label is "___XLNM___170___Mmux_iUserTxData171";
  attribute XSTLIB of Mmux_iUserTxData171 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData181 : label is "___XLNM___171___Mmux_iUserTxData191";
  attribute XSTLIB of Mmux_iUserTxData181 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData191 : label is "___XLNM___171___Mmux_iUserTxData191";
  attribute XSTLIB of Mmux_iUserTxData191 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData201 : label is "___XLNM___172___Mmux_iUserTxData211";
  attribute XSTLIB of Mmux_iUserTxData201 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData21 : label is "___XLNM___178___Mmux_iUserTxData21";
  attribute XSTLIB of Mmux_iUserTxData21 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData211 : label is "___XLNM___172___Mmux_iUserTxData211";
  attribute XSTLIB of Mmux_iUserTxData211 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData221 : label is "___XLNM___173___Mmux_iUserTxData231";
  attribute XSTLIB of Mmux_iUserTxData221 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData231 : label is "___XLNM___173___Mmux_iUserTxData231";
  attribute XSTLIB of Mmux_iUserTxData231 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData241 : label is "___XLNM___174___Mmux_iUserTxData251";
  attribute XSTLIB of Mmux_iUserTxData241 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData251 : label is "___XLNM___174___Mmux_iUserTxData251";
  attribute XSTLIB of Mmux_iUserTxData251 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData261 : label is "___XLNM___175___Mmux_iUserTxData271";
  attribute XSTLIB of Mmux_iUserTxData261 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData271 : label is "___XLNM___175___Mmux_iUserTxData271";
  attribute XSTLIB of Mmux_iUserTxData271 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData281 : label is "___XLNM___176___Mmux_iUserTxData291";
  attribute XSTLIB of Mmux_iUserTxData281 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData291 : label is "___XLNM___176___Mmux_iUserTxData291";
  attribute XSTLIB of Mmux_iUserTxData291 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData301 : label is "___XLNM___177___Mmux_iUserTxData311";
  attribute XSTLIB of Mmux_iUserTxData301 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData31 : label is "___XLNM___179___Mmux_iUserTxData41";
  attribute XSTLIB of Mmux_iUserTxData31 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData311 : label is "___XLNM___177___Mmux_iUserTxData311";
  attribute XSTLIB of Mmux_iUserTxData311 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData321 : label is "___XLNM___182___Mmux_iUserTxData321";
  attribute XSTLIB of Mmux_iUserTxData321 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData41 : label is "___XLNM___179___Mmux_iUserTxData41";
  attribute XSTLIB of Mmux_iUserTxData41 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData51 : label is "___XLNM___180___Mmux_iUserTxData61";
  attribute XSTLIB of Mmux_iUserTxData51 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData61 : label is "___XLNM___180___Mmux_iUserTxData61";
  attribute XSTLIB of Mmux_iUserTxData61 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData71 : label is "___XLNM___181___Mmux_iUserTxData81";
  attribute XSTLIB of Mmux_iUserTxData71 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData81 : label is "___XLNM___181___Mmux_iUserTxData81";
  attribute XSTLIB of Mmux_iUserTxData81 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxData91 : label is "___XLNM___182___Mmux_iUserTxData321";
  attribute XSTLIB of Mmux_iUserTxData91 : label is std.standard.true;
  attribute PK_HLUTNM of Mmux_iUserTxWr11 : label is "___XLNM___187___Mmux_iUserTxWr11";
  attribute XSTLIB of Mmux_iUserTxWr11 : label is std.standard.true;
  attribute XSTLIB of \ResetCount[25]_PWR_8_o_equal_39_o_inv1\ : label is std.standard.true;
  attribute XSTLIB of ResetCount_0 : label is std.standard.true;
  attribute XSTLIB of ResetCount_1 : label is std.standard.true;
  attribute XSTLIB of ResetCount_10 : label is std.standard.true;
  attribute XSTLIB of ResetCount_11 : label is std.standard.true;
  attribute XSTLIB of ResetCount_12 : label is std.standard.true;
  attribute XSTLIB of ResetCount_13 : label is std.standard.true;
  attribute XSTLIB of ResetCount_14 : label is std.standard.true;
  attribute XSTLIB of ResetCount_15 : label is std.standard.true;
  attribute XSTLIB of ResetCount_16 : label is std.standard.true;
  attribute XSTLIB of ResetCount_17 : label is std.standard.true;
  attribute XSTLIB of ResetCount_18 : label is std.standard.true;
  attribute XSTLIB of ResetCount_19 : label is std.standard.true;
  attribute XSTLIB of ResetCount_2 : label is std.standard.true;
  attribute XSTLIB of ResetCount_20 : label is std.standard.true;
  attribute XSTLIB of ResetCount_21 : label is std.standard.true;
  attribute XSTLIB of ResetCount_22 : label is std.standard.true;
  attribute XSTLIB of ResetCount_23 : label is std.standard.true;
  attribute XSTLIB of ResetCount_24 : label is std.standard.true;
  attribute XSTLIB of ResetCount_25 : label is std.standard.true;
  attribute XSTLIB of ResetCount_3 : label is std.standard.true;
  attribute XSTLIB of ResetCount_4 : label is std.standard.true;
  attribute XSTLIB of ResetCount_5 : label is std.standard.true;
  attribute XSTLIB of ResetCount_6 : label is std.standard.true;
  attribute XSTLIB of ResetCount_7 : label is std.standard.true;
  attribute XSTLIB of ResetCount_8 : label is std.standard.true;
  attribute XSTLIB of ResetCount_9 : label is std.standard.true;
  attribute PK_HLUTNM of RstPulse1 : label is "___XLNM___164___RstPulse1";
  attribute XSTLIB of RstPulse1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of RstStretch : label is "FD";
  attribute XSTLIB of RstStretch : label is std.standard.true;
  attribute XSTLIB of RstStretch_rstpot : label is std.standard.true;
  attribute PK_HLUTNM of Rst_d1 : label is "___XLNM___164___RstPulse1";
  attribute XSTLIB of Rst_d1 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC : string;
  attribute OPTIMIZE_PRIMITIVES_NGC of Rstflop : label is "no";
  attribute XSTLIB of Rstflop : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of SendToRTDS_state : label is "FDC";
  attribute XSTLIB of SendToRTDS_state : label is std.standard.true;
  attribute XSTLIB of SendToRTDS_state_rstpot : label is std.standard.true;
  attribute NLW_MACRO_ALIAS of SysClk_DivideByTwo_i : label is "clk_wiz_v3_6_200Mhz_to_100Mhz_SysClk_DivideByTwo_i";
  attribute NLW_MACRO_TAG of SysClk_DivideByTwo_i : label is 24;
  attribute NLW_UNIQUE_ID of SysClk_DivideByTwo_i : label is 0;
  attribute XILINX_LEGACY_PRIM of WriteDiagInfo : label is "FD";
  attribute XSTLIB of WriteDiagInfo : label is std.standard.true;
  attribute PK_HLUTNM of WriteDiagInfo_rstpot : label is "___XLNM___166___Mmux_UserRxValid11";
  attribute XSTLIB of WriteDiagInfo_rstpot : label is std.standard.true;
  attribute XSTLIB of XST_GND : label is std.standard.true;
  attribute XSTLIB of \_n01281\ : label is std.standard.true;
  attribute XSTLIB of \_n0137_inv_SW0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \_n01721_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \_n01721_INV_0\ : label is "I:I0";
  attribute XSTLIB of \_n01721_INV_0\ : label is std.standard.true;
  attribute XSTLIB of \_n0188<25>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<26>1\ : label is "___XLNM___163____n0188<26>1";
  attribute XSTLIB of \_n0188<26>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<27>1\ : label is "___XLNM___163____n0188<26>1";
  attribute XSTLIB of \_n0188<27>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<28>1\ : label is "___XLNM___162____n0188<28>1";
  attribute XSTLIB of \_n0188<28>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<29>1\ : label is "___XLNM___162____n0188<28>1";
  attribute XSTLIB of \_n0188<29>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<30>1\ : label is "___XLNM___161____n0188<30>1";
  attribute XSTLIB of \_n0188<30>1\ : label is std.standard.true;
  attribute PK_HLUTNM of \_n0188<31>1\ : label is "___XLNM___161____n0188<30>1";
  attribute XSTLIB of \_n0188<31>1\ : label is std.standard.true;
  attribute XSTLIB of \count_diag[7]_GND_8_o_equal_27_o<7>1\ : label is std.standard.true;
  attribute XSTLIB of count_diag_2 : label is std.standard.true;
  attribute XSTLIB of count_diag_3 : label is std.standard.true;
  attribute XSTLIB of count_diag_4 : label is std.standard.true;
  attribute XSTLIB of count_diag_5 : label is std.standard.true;
  attribute XSTLIB of count_diag_6 : label is std.standard.true;
  attribute XSTLIB of count_diag_7 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of flop1 : label is "no";
  attribute XSTLIB of flop1 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of flop2 : label is "no";
  attribute XSTLIB of flop2 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of flop3 : label is "no";
  attribute XSTLIB of flop3 : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of flop4 : label is "no";
  attribute XSTLIB of flop4 : label is std.standard.true;
  attribute XSTLIB of \iUserRxAdr[11]_GND_8_o_equal_24_o<11>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserRxAdr[11]_GND_8_o_equal_24_o<11>2\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<0>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<10>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<11>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<12>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<13>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<14>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<15>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<16>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<17>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<18>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<19>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<1>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<20>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<21>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<22>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<23>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<24>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<2>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<3>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<4>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<5>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<6>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<7>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<8>1\ : label is std.standard.true;
  attribute XSTLIB of \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<9>1\ : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_2 : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_3 : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_4 : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_5 : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_6 : label is std.standard.true;
  attribute XSTLIB of iUserTxAdr_diag_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_2 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_3 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_4 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_5 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_6 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxAdr_diag_dly1_7 : label is "FD";
  attribute XSTLIB of iUserTxAdr_diag_dly1_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_0 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_0 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_1 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_10 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_10 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_11 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_11 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_12 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_12 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_13 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_13 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_14 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_14 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_15 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_15 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_16 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_16 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_17 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_17 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_18 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_18 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_19 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_19 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_2 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_2 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_20 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_20 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_21 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_21 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_22 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_22 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_23 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_23 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_24 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_24 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_25 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_25 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_26 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_26 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_27 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_27 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_28 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_28 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_29 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_29 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_3 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_3 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_30 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_30 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_31 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_31 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_4 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_4 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_5 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_5 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_6 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_6 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_7 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_7 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_8 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_8 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxData_diag_9 : label is "FD";
  attribute XSTLIB of iUserTxData_diag_9 : label is std.standard.true;
  attribute XSTLIB of iUserTxSOF_diag : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxSOF_diag_dly1 : label is "FD";
  attribute XSTLIB of iUserTxSOF_diag_dly1 : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxWr_diag : label is "FDC";
  attribute XSTLIB of iUserTxWr_diag : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of iUserTxWr_diag_dly1 : label is "FD";
  attribute XSTLIB of iUserTxWr_diag_dly1 : label is std.standard.true;
  attribute NLW_MACRO_ALIAS of i_MultiBoot : label is "MultiBoot_v7_i_MultiBoot";
  attribute NLW_MACRO_TAG of i_MultiBoot : label is 25;
  attribute NLW_UNIQUE_ID of i_MultiBoot : label is 0;
  attribute BUS_INFO of i_ReadDNA : label is "57:OUTPUT:DnaDataOut<56:0>";
  attribute NLW_MACRO_ALIAS of i_ReadDNA : label is "ReadDNA_i_ReadDNA";
  attribute NLW_MACRO_TAG of i_ReadDNA : label is 26;
  attribute NLW_UNIQUE_ID of i_ReadDNA : label is 0;
  attribute BUS_INFO of i_RtdsGtx : label is "8:OUTPUT:IlaTrigger<7:0>";
  attribute NLW_MACRO_ALIAS of i_RtdsGtx : label is "RtdsGtx_v7_i_RtdsGtx";
  attribute NLW_MACRO_TAG of i_RtdsGtx : label is 8;
  attribute NLW_UNIQUE_ID of i_RtdsGtx : label is 0;
  attribute BUS_INFO of i_UserIF : label is "128:OUTPUT:ila_data<127:0>";
  attribute NLW_MACRO_ALIAS of i_UserIF : label is "UserIF_i_UserIF";
  attribute NLW_MACRO_TAG of i_UserIF : label is 1;
  attribute NLW_UNIQUE_ID of i_UserIF : label is 0;
  attribute XILINX_LEGACY_PRIM of \ila_data<20>_inv1_INV_0\ : label is "INV";
  attribute XILINX_TRANSFORM_PINMAP of \ila_data<20>_inv1_INV_0\ : label is "I:I0";
  attribute XSTLIB of \ila_data<20>_inv1_INV_0\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of rst_usrclk : label is "FDP";
  attribute XSTLIB of rst_usrclk : label is std.standard.true;
  attribute OPTIMIZE_PRIMITIVES_NGC of usrclk_bufg_i : label is "no";
  attribute XSTLIB of usrclk_bufg_i : label is std.standard.true;
begin
  Clk100M <= \^clk100m\;
  PowerOnRst <= \^rst_usrclk\;
  UserRxAdr(23 downto 0) <= \^ila_data\(127 downto 104);
  ila_data(127 downto 28) <= \^ila_data\(127 downto 28);
  ila_data(27) <= \^ila_data\(16);
  ila_data(26) <= \^ila_data\(16);
  ila_data(25) <= \^ila_data\(16);
  ila_data(24) <= \^ila_data\(16);
  ila_data(23) <= \^ila_data\(16);
  ila_data(22) <= \^ila_data\(16);
  ila_data(21 downto 20) <= \^ila_data\(21 downto 20);
  ila_data(19) <= \^ila_data\(16);
  ila_data(18) <= \^ila_data\(16);
  ila_data(17) <= \^ila_data\(16);
  ila_data(16) <= \^ila_data\(16);
  ila_data(15) <= \^ila_data\(9);
  ila_data(14) <= \^ila_data\(14);
  ila_data(13) <= \^ila_data\(9);
  ila_data(12) <= \^ila_data\(9);
  ila_data(11) <= \^ila_data\(11);
  ila_data(10) <= \^writediaginfo\;
  ila_data(9 downto 0) <= \^ila_data\(9 downto 0);
linkup_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      CLR => \^ila_data\(20),
      D => iLINKUP,
      Q => LinkUp
    );
\Maccum_count_diag_xor<2>11_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_diag(2),
      O => \Result<2>1\
    );
\Maccum_count_diag_xor<3>11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_diag(3),
      I1 => count_diag(2),
      O => \Result<3>1\
    );
\Maccum_count_diag_xor<4>11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count_diag(4),
      I1 => count_diag(2),
      I2 => count_diag(3),
      O => \Result<4>1\
    );
\Maccum_count_diag_xor<5>11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_diag(5),
      I1 => count_diag(2),
      I2 => count_diag(3),
      I3 => count_diag(4),
      O => \Result<5>1\
    );
\Maccum_count_diag_xor<6>11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count_diag(6),
      I1 => count_diag(2),
      I2 => count_diag(3),
      I3 => count_diag(4),
      I4 => count_diag(5),
      O => \Result<6>1\
    );
\Maccum_count_diag_xor<7>11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_diag(7),
      I1 => count_diag(2),
      I2 => count_diag(3),
      I3 => count_diag(4),
      I4 => count_diag(5),
      I5 => count_diag(6),
      O => \Result<7>1\
    );
\Mcount_ResetCount_cy<0>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => Mcount_ResetCount_cy(3 downto 0),
      CYINIT => \^ila_data\(16),
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => '1',
      O(3 downto 0) => Result(3 downto 0),
      S(3 downto 1) => ResetCount(3 downto 1),
      S(0) => Mcount_ResetCount_lut(0)
    );
\Mcount_ResetCount_cy<12>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(11),
      CO(3 downto 0) => Mcount_ResetCount_cy(15 downto 12),
      CYINIT => '0',
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => \^ila_data\(16),
      O(3 downto 0) => Result(15 downto 12),
      S(3 downto 0) => ResetCount(15 downto 12)
    );
\Mcount_ResetCount_cy<16>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(15),
      CO(3 downto 0) => Mcount_ResetCount_cy(19 downto 16),
      CYINIT => '0',
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => \^ila_data\(16),
      O(3 downto 0) => Result(19 downto 16),
      S(3 downto 0) => ResetCount(19 downto 16)
    );
\Mcount_ResetCount_cy<20>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(19),
      CO(3 downto 0) => Mcount_ResetCount_cy(23 downto 20),
      CYINIT => '0',
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => \^ila_data\(16),
      O(3 downto 0) => Result(23 downto 20),
      S(3 downto 0) => ResetCount(23 downto 20)
    );
\Mcount_ResetCount_cy<24>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(23),
      CO(3 downto 1) => \NLW_Mcount_ResetCount_cy<24>_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => Mcount_ResetCount_cy(24),
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Mcount_ResetCount_cy<24>_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \^ila_data\(16),
      O(3 downto 2) => \NLW_Mcount_ResetCount_cy<24>_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Result(25 downto 24),
      S(3 downto 2) => \NLW_Mcount_ResetCount_cy<24>_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => ResetCount(25 downto 24)
    );
\Mcount_ResetCount_cy<4>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(3),
      CO(3 downto 0) => Mcount_ResetCount_cy(7 downto 4),
      CYINIT => '0',
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => \^ila_data\(16),
      O(3 downto 0) => Result(7 downto 4),
      S(3 downto 0) => ResetCount(7 downto 4)
    );
\Mcount_ResetCount_cy<8>_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Mcount_ResetCount_cy(7),
      CO(3 downto 0) => Mcount_ResetCount_cy(11 downto 8),
      CYINIT => '0',
      DI(3) => \^ila_data\(16),
      DI(2) => \^ila_data\(16),
      DI(1) => \^ila_data\(16),
      DI(0) => \^ila_data\(16),
      O(3 downto 0) => Result(11 downto 8),
      S(3 downto 0) => ResetCount(11 downto 8)
    );
\Mcount_ResetCount_lut<0>_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ResetCount(0),
      O => Mcount_ResetCount_lut(0)
    );
Mmux_UserRxValid11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => \^ila_data\(3),
      O => UserRxValid
    );
Mmux_UserTxSOF11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^iusertxsof_diag_dly1\,
      I1 => \^ila_data\(9),
      O => \^ila_data\(11)
    );
Mmux_iUserTxAdr11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(0),
      O => \^ila_data\(64)
    );
Mmux_iUserTxAdr21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(1),
      O => \^ila_data\(65)
    );
Mmux_iUserTxAdr31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(2),
      I2 => iUserTxAdr_diag_dly1(2),
      O => \^ila_data\(66)
    );
Mmux_iUserTxAdr41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(3),
      I2 => iUserTxAdr_diag_dly1(3),
      O => \^ila_data\(67)
    );
Mmux_iUserTxAdr51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(4),
      I2 => iUserTxAdr_diag_dly1(4),
      O => \^ila_data\(68)
    );
Mmux_iUserTxAdr61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(5),
      I2 => iUserTxAdr_diag_dly1(5),
      O => \^ila_data\(69)
    );
Mmux_iUserTxAdr71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(6),
      I2 => iUserTxAdr_diag_dly1(6),
      O => \^ila_data\(70)
    );
Mmux_iUserTxAdr81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxAdr(7),
      I2 => iUserTxAdr_diag_dly1(7),
      O => \^ila_data\(71)
    );
Mmux_iUserTxData101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(5),
      I2 => iUserTxData_diag(5),
      O => \^ila_data\(77)
    );
Mmux_iUserTxData11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(28),
      I2 => iUserTxData_diag(28),
      O => \^ila_data\(100)
    );
Mmux_iUserTxData111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(6),
      I2 => iUserTxData_diag(6),
      O => \^ila_data\(78)
    );
Mmux_iUserTxData121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(7),
      I2 => iUserTxData_diag(7),
      O => \^ila_data\(79)
    );
Mmux_iUserTxData131: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(8),
      I2 => iUserTxData_diag(8),
      O => \^ila_data\(80)
    );
Mmux_iUserTxData141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(9),
      I2 => iUserTxData_diag(9),
      O => \^ila_data\(81)
    );
Mmux_iUserTxData151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(10),
      I2 => iUserTxData_diag(10),
      O => \^ila_data\(82)
    );
Mmux_iUserTxData161: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(11),
      I2 => iUserTxData_diag(11),
      O => \^ila_data\(83)
    );
Mmux_iUserTxData171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(12),
      I2 => iUserTxData_diag(12),
      O => \^ila_data\(84)
    );
Mmux_iUserTxData181: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(13),
      I2 => iUserTxData_diag(13),
      O => \^ila_data\(85)
    );
Mmux_iUserTxData191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(14),
      I2 => iUserTxData_diag(14),
      O => \^ila_data\(86)
    );
Mmux_iUserTxData201: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(15),
      I2 => iUserTxData_diag(15),
      O => \^ila_data\(87)
    );
Mmux_iUserTxData21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(29),
      I2 => iUserTxData_diag(29),
      O => \^ila_data\(101)
    );
Mmux_iUserTxData211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(16),
      I2 => iUserTxData_diag(16),
      O => \^ila_data\(88)
    );
Mmux_iUserTxData221: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(17),
      I2 => iUserTxData_diag(17),
      O => \^ila_data\(89)
    );
Mmux_iUserTxData231: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(18),
      I2 => iUserTxData_diag(18),
      O => \^ila_data\(90)
    );
Mmux_iUserTxData241: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(19),
      I2 => iUserTxData_diag(19),
      O => \^ila_data\(91)
    );
Mmux_iUserTxData251: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(20),
      I2 => iUserTxData_diag(20),
      O => \^ila_data\(92)
    );
Mmux_iUserTxData261: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(21),
      I2 => iUserTxData_diag(21),
      O => \^ila_data\(93)
    );
Mmux_iUserTxData271: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(22),
      I2 => iUserTxData_diag(22),
      O => \^ila_data\(94)
    );
Mmux_iUserTxData281: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(23),
      I2 => iUserTxData_diag(23),
      O => \^ila_data\(95)
    );
Mmux_iUserTxData291: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(24),
      I2 => iUserTxData_diag(24),
      O => \^ila_data\(96)
    );
Mmux_iUserTxData301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(25),
      I2 => iUserTxData_diag(25),
      O => \^ila_data\(97)
    );
Mmux_iUserTxData31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(30),
      I2 => iUserTxData_diag(30),
      O => \^ila_data\(102)
    );
Mmux_iUserTxData311: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(26),
      I2 => iUserTxData_diag(26),
      O => \^ila_data\(98)
    );
Mmux_iUserTxData321: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(27),
      I2 => iUserTxData_diag(27),
      O => \^ila_data\(99)
    );
Mmux_iUserTxData41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(31),
      I2 => iUserTxData_diag(31),
      O => \^ila_data\(103)
    );
Mmux_iUserTxData51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(0),
      I2 => iUserTxData_diag(0),
      O => \^ila_data\(72)
    );
Mmux_iUserTxData61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(1),
      I2 => iUserTxData_diag(1),
      O => \^ila_data\(73)
    );
Mmux_iUserTxData71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(2),
      I2 => iUserTxData_diag(2),
      O => \^ila_data\(74)
    );
Mmux_iUserTxData81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(3),
      I2 => iUserTxData_diag(3),
      O => \^ila_data\(75)
    );
Mmux_iUserTxData91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxData(4),
      I2 => iUserTxData_diag(4),
      O => \^ila_data\(76)
    );
Mmux_iUserTxWr11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \^ila_data\(9),
      I1 => UserTxWr,
      I2 => \^iusertxwr_diag_dly1\,
      O => \^ila_data\(8)
    );
\ResetCount[25]_PWR_8_o_equal_39_o_inv1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ResetCount(24),
      I1 => ResetCount(25),
      O => \ResetCount[25]_PWR_8_o_equal_39_o_inv\
    );
ResetCount_0: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(0),
      Q => ResetCount(0),
      R => RstPulse
    );
ResetCount_1: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(1),
      Q => ResetCount(1),
      R => RstPulse
    );
ResetCount_10: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(10),
      Q => ResetCount(10),
      R => RstPulse
    );
ResetCount_11: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(11),
      Q => ResetCount(11),
      R => RstPulse
    );
ResetCount_12: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(12),
      Q => ResetCount(12),
      R => RstPulse
    );
ResetCount_13: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(13),
      Q => ResetCount(13),
      R => RstPulse
    );
ResetCount_14: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(14),
      Q => ResetCount(14),
      R => RstPulse
    );
ResetCount_15: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(15),
      Q => ResetCount(15),
      R => RstPulse
    );
ResetCount_16: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(16),
      Q => ResetCount(16),
      R => RstPulse
    );
ResetCount_17: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(17),
      Q => ResetCount(17),
      R => RstPulse
    );
ResetCount_18: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(18),
      Q => ResetCount(18),
      R => RstPulse
    );
ResetCount_19: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(19),
      Q => ResetCount(19),
      R => RstPulse
    );
ResetCount_2: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(2),
      Q => ResetCount(2),
      R => RstPulse
    );
ResetCount_20: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(20),
      Q => ResetCount(20),
      R => RstPulse
    );
ResetCount_21: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(21),
      Q => ResetCount(21),
      R => RstPulse
    );
ResetCount_22: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(22),
      Q => ResetCount(22),
      R => RstPulse
    );
ResetCount_23: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(23),
      Q => ResetCount(23),
      R => RstPulse
    );
ResetCount_24: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(24),
      Q => ResetCount(24),
      R => RstPulse
    );
ResetCount_25: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(25),
      Q => ResetCount(25),
      R => RstPulse
    );
ResetCount_3: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(3),
      Q => ResetCount(3),
      R => RstPulse
    );
ResetCount_4: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(4),
      Q => ResetCount(4),
      R => RstPulse
    );
ResetCount_5: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(5),
      Q => ResetCount(5),
      R => RstPulse
    );
ResetCount_6: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(6),
      Q => ResetCount(6),
      R => RstPulse
    );
ResetCount_7: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(7),
      Q => ResetCount(7),
      R => RstPulse
    );
ResetCount_8: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(8),
      Q => ResetCount(8),
      R => RstPulse
    );
ResetCount_9: unisim.vcomponents.FDRE
     port map (
      C => STABLE_CLK_BY_2,
      CE => \ResetCount[25]_PWR_8_o_equal_39_o_inv\,
      D => Result(9),
      Q => ResetCount(9),
      R => RstPulse
    );
RstPulse1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => out3,
      I1 => out4,
      I2 => out2,
      O => RstPulse
    );
RstStretch: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => '1',
      D => \^rststretch_rstpot\,
      Q => \^rststretch\,
      R => '0'
    );
RstStretch_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF2A"
    )
        port map (
      I0 => \^rststretch\,
      I1 => ResetCount(24),
      I2 => ResetCount(25),
      I3 => out2,
      I4 => out3,
      I5 => out4,
      O => \^rststretch_rstpot\
    );
Rst_d1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => out2,
      I1 => out3,
      I2 => out1,
      I3 => \^rststretch\,
      I4 => out4,
      O => Rst_d
    );
Rstflop: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => \^ila_data\(21),
      D => Rst_d,
      Q => \^ila_data\(20),
      S => \^ila_data\(16)
    );
SendToRTDS_state: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      CLR => \^ila_data\(20),
      D => \^sendtortds_state_rstpot\,
      Q => \^sendtortds_state\
    );
SendToRTDS_state_rstpot: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FAAAAAA2A"
    )
        port map (
      I0 => \^sendtortds_state\,
      I1 => count_diag(2),
      I2 => count_diag(3),
      I3 => N01,
      I4 => count_diag(7),
      I5 => \^writediaginfo\,
      O => \^sendtortds_state_rstpot\
    );
SysClk_DivideByTwo_i: entity work.\top_rtds_axis_0_0_clk_wiz_v3_6_200Mhz_to_100Mhz\
     port map (
      CLK_IN1 => SYS_CLK,
      CLK_OUT1 => STABLE_CLK_BY_2,
      LOCKED => \^ila_data\(21),
      RESET => \^ila_data\(16)
    );
WriteDiagInfo: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \^writediaginfo_rstpot\,
      Q => \^writediaginfo\,
      R => '0'
    );
WriteDiagInfo_rstpot: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \iUserRxAdr[11]_GND_8_o_equal_24_o\(11),
      I1 => \^iuserrxadr[11]_gnd_8_o_equal_24_o<11>1\,
      I2 => \^ila_data\(3),
      I3 => \^ila_data\(9),
      O => \^writediaginfo_rstpot\
    );
XST_GND: unisim.vcomponents.GND
     port map (
      G => \^ila_data\(16)
    );
\_n01281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ila_data\(20),
      I1 => \^sendtortds_state\,
      O => \_n0128\
    );
\_n0137_inv_SW0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => count_diag(6),
      I1 => count_diag(5),
      I2 => count_diag(4),
      O => N01
    );
\_n01721_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ila_data\(9),
      O => \^ila_data\(14)
    );
\_n0188<25>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(25),
      O => \_n0188\(25)
    );
\_n0188<26>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(26),
      O => \_n0188\(26)
    );
\_n0188<27>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(27),
      O => \_n0188\(27)
    );
\_n0188<28>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(28),
      O => \_n0188\(28)
    );
\_n0188<29>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(29),
      O => \_n0188\(29)
    );
\_n0188<30>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(30),
      O => \_n0188\(30)
    );
\_n0188<31>1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => iUserTxAdr_diag(2),
      I1 => iUserTxAdr_diag(3),
      I2 => iUserTxAdr_diag(4),
      I3 => DNA(31),
      O => \_n0188\(31)
    );
\count_diag[7]_GND_8_o_equal_27_o<7>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count_diag(2),
      I1 => count_diag(3),
      I2 => count_diag(4),
      I3 => count_diag(5),
      I4 => count_diag(6),
      I5 => count_diag(7),
      O => \count_diag[7]_GND_8_o_equal_27_o\
    );
count_diag_2: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<2>1\,
      Q => count_diag(2),
      R => \_n0128\
    );
count_diag_3: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<3>1\,
      Q => count_diag(3),
      R => \_n0128\
    );
count_diag_4: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<4>1\,
      Q => count_diag(4),
      R => \_n0128\
    );
count_diag_5: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<5>1\,
      Q => count_diag(5),
      R => \_n0128\
    );
count_diag_6: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<6>1\,
      Q => count_diag(6),
      R => \_n0128\
    );
count_diag_7: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \Result<7>1\,
      Q => count_diag(7),
      R => \_n0128\
    );
flop1: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => \^ila_data\(21),
      D => \^ila_data\(16),
      Q => out1,
      S => \^ila_data\(16)
    );
flop2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => \^ila_data\(21),
      D => out1,
      Q => out2,
      R => \^ila_data\(16)
    );
flop3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => \^ila_data\(21),
      D => out2,
      Q => out3,
      R => \^ila_data\(16)
    );
flop4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => STABLE_CLK_BY_2,
      CE => \^ila_data\(21),
      D => out3,
      Q => out4,
      R => \^ila_data\(16)
    );
\iUserRxAdr[11]_GND_8_o_equal_24_o<11>1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ila_data\(105),
      I1 => \^ila_data\(104),
      I2 => \^ila_data\(106),
      I3 => \^ila_data\(107),
      I4 => \^ila_data\(108),
      I5 => \^ila_data\(109),
      O => \iUserRxAdr[11]_GND_8_o_equal_24_o\(11)
    );
\iUserRxAdr[11]_GND_8_o_equal_24_o<11>2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ila_data\(111),
      I1 => \^ila_data\(110),
      I2 => \^ila_data\(112),
      I3 => \^ila_data\(113),
      I4 => \^ila_data\(114),
      I5 => \^ila_data\(115),
      O => \^iuserrxadr[11]_gnd_8_o_equal_24_o<11>1\
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<0>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405555"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => DNA(0),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(32),
      I4 => iUserTxAdr_diag(3),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(0)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<10>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(42),
      I4 => DNA(10),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(10)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<11>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(43),
      I4 => DNA(11),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(11)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<12>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(44),
      I4 => DNA(12),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(12)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<13>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(45),
      I4 => DNA(13),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(13)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<14>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(46),
      I4 => DNA(14),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(14)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<15>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(47),
      I4 => DNA(15),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(15)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<16>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(48),
      I4 => DNA(16),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(16)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<17>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(49),
      I4 => DNA(17),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(17)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<18>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(50),
      I4 => DNA(18),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(18)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<19>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(51),
      I4 => DNA(19),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(19)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<1>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(1),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(33),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(1)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<20>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(52),
      I4 => DNA(20),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(20)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<21>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(53),
      I4 => DNA(21),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(21)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<22>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(54),
      I4 => DNA(22),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(22)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<23>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(55),
      I4 => DNA(23),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(23)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<24>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(56),
      I4 => DNA(24),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(24)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<2>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(2),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(34),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(2)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<3>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(3),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(35),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(3)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<4>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(4),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(36),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(4)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<5>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(5),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(37),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(5)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<6>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(6),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(38),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(6)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<7>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(7),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(39),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(7)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<8>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51444044"
    )
        port map (
      I0 => iUserTxAdr_diag(4),
      I1 => iUserTxAdr_diag(2),
      I2 => DNA(8),
      I3 => iUserTxAdr_diag(3),
      I4 => DNA(40),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(8)
    );
\iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT<9>1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200200"
    )
        port map (
      I0 => iUserTxAdr_diag(3),
      I1 => iUserTxAdr_diag(4),
      I2 => iUserTxAdr_diag(2),
      I3 => DNA(41),
      I4 => DNA(9),
      O => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(9)
    );
iUserTxAdr_diag_2: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(2),
      Q => iUserTxAdr_diag(2)
    );
iUserTxAdr_diag_3: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(3),
      Q => iUserTxAdr_diag(3)
    );
iUserTxAdr_diag_4: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(4),
      Q => iUserTxAdr_diag(4)
    );
iUserTxAdr_diag_5: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(5),
      Q => iUserTxAdr_diag(5)
    );
iUserTxAdr_diag_6: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(6),
      Q => iUserTxAdr_diag(6)
    );
iUserTxAdr_diag_7: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \^sendtortds_state\,
      CLR => \^ila_data\(20),
      D => count_diag(7),
      Q => iUserTxAdr_diag(7)
    );
iUserTxAdr_diag_dly1_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(2),
      Q => iUserTxAdr_diag_dly1(2),
      R => '0'
    );
iUserTxAdr_diag_dly1_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(3),
      Q => iUserTxAdr_diag_dly1(3),
      R => '0'
    );
iUserTxAdr_diag_dly1_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(4),
      Q => iUserTxAdr_diag_dly1(4),
      R => '0'
    );
iUserTxAdr_diag_dly1_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(5),
      Q => iUserTxAdr_diag_dly1(5),
      R => '0'
    );
iUserTxAdr_diag_dly1_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(6),
      Q => iUserTxAdr_diag_dly1(6),
      R => '0'
    );
iUserTxAdr_diag_dly1_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => iUserTxAdr_diag(7),
      Q => iUserTxAdr_diag_dly1(7),
      R => '0'
    );
iUserTxData_diag_0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(0),
      Q => iUserTxData_diag(0),
      R => '0'
    );
iUserTxData_diag_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(1),
      Q => iUserTxData_diag(1),
      R => '0'
    );
iUserTxData_diag_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(10),
      Q => iUserTxData_diag(10),
      R => '0'
    );
iUserTxData_diag_11: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(11),
      Q => iUserTxData_diag(11),
      R => '0'
    );
iUserTxData_diag_12: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(12),
      Q => iUserTxData_diag(12),
      R => '0'
    );
iUserTxData_diag_13: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(13),
      Q => iUserTxData_diag(13),
      R => '0'
    );
iUserTxData_diag_14: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(14),
      Q => iUserTxData_diag(14),
      R => '0'
    );
iUserTxData_diag_15: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(15),
      Q => iUserTxData_diag(15),
      R => '0'
    );
iUserTxData_diag_16: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(16),
      Q => iUserTxData_diag(16),
      R => '0'
    );
iUserTxData_diag_17: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(17),
      Q => iUserTxData_diag(17),
      R => '0'
    );
iUserTxData_diag_18: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(18),
      Q => iUserTxData_diag(18),
      R => '0'
    );
iUserTxData_diag_19: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(19),
      Q => iUserTxData_diag(19),
      R => '0'
    );
iUserTxData_diag_2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(2),
      Q => iUserTxData_diag(2),
      R => '0'
    );
iUserTxData_diag_20: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(20),
      Q => iUserTxData_diag(20),
      R => '0'
    );
iUserTxData_diag_21: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(21),
      Q => iUserTxData_diag(21),
      R => '0'
    );
iUserTxData_diag_22: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(22),
      Q => iUserTxData_diag(22),
      R => '0'
    );
iUserTxData_diag_23: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(23),
      Q => iUserTxData_diag(23),
      R => '0'
    );
iUserTxData_diag_24: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(24),
      Q => iUserTxData_diag(24),
      R => '0'
    );
iUserTxData_diag_25: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(25),
      Q => iUserTxData_diag(25),
      R => '0'
    );
iUserTxData_diag_26: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(26),
      Q => iUserTxData_diag(26),
      R => '0'
    );
iUserTxData_diag_27: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(27),
      Q => iUserTxData_diag(27),
      R => '0'
    );
iUserTxData_diag_28: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(28),
      Q => iUserTxData_diag(28),
      R => '0'
    );
iUserTxData_diag_29: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(29),
      Q => iUserTxData_diag(29),
      R => '0'
    );
iUserTxData_diag_3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(3),
      Q => iUserTxData_diag(3),
      R => '0'
    );
iUserTxData_diag_30: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(30),
      Q => iUserTxData_diag(30),
      R => '0'
    );
iUserTxData_diag_31: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \_n0188\(31),
      Q => iUserTxData_diag(31),
      R => '0'
    );
iUserTxData_diag_4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(4),
      Q => iUserTxData_diag(4),
      R => '0'
    );
iUserTxData_diag_5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(5),
      Q => iUserTxData_diag(5),
      R => '0'
    );
iUserTxData_diag_6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(6),
      Q => iUserTxData_diag(6),
      R => '0'
    );
iUserTxData_diag_7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(7),
      Q => iUserTxData_diag(7),
      R => '0'
    );
iUserTxData_diag_8: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(8),
      Q => iUserTxData_diag(8),
      R => '0'
    );
iUserTxData_diag_9: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \iUserTxAdr_diag[4]_GND_8_o_wide_mux_36_OUT\(9),
      Q => iUserTxData_diag(9),
      R => '0'
    );
iUserTxSOF_diag: unisim.vcomponents.FDRE
     port map (
      C => \^clk100m\,
      CE => \ila_data<20>_inv\,
      D => \count_diag[7]_GND_8_o_equal_27_o\,
      Q => \^iusertxsof_diag\,
      R => \_n0128\
    );
iUserTxSOF_diag_dly1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \^iusertxsof_diag\,
      Q => \^iusertxsof_diag_dly1\,
      R => '0'
    );
iUserTxWr_diag: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      CLR => \^ila_data\(20),
      D => \^sendtortds_state\,
      Q => \^iusertxwr_diag\
    );
iUserTxWr_diag_dly1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \^iusertxwr_diag\,
      Q => \^iusertxwr_diag_dly1\,
      R => '0'
    );
i_MultiBoot: entity work.\top_rtds_axis_0_0_MultiBoot_v7\
     port map (
      ClockIn => \^clk100m\,
      LinkUpIn => iLINKUP,
      LoadNewConfigIn => Load_alternate_config
    );
i_ReadDNA: entity work.\top_rtds_axis_0_0_ReadDNA\
     port map (
      Clock100MHzIn => \^clk100m\,
      DnaDataOut(56 downto 0) => DNA(56 downto 0),
      Rst => \^rst_usrclk\
    );
i_RtdsGtx: entity work.\top_rtds_axis_0_0_RtdsGtx_v7\
     port map (
      Clock100MHzOut => iTILE_REFCLKOUT_OUT,
      Clock125MHzOut => NLW_i_RtdsGtx_Clock125MHzOut_UNCONNECTED,
      DRP_CLK_IN => STABLE_CLK_BY_2,
      IlaData(255 downto 128) => NLW_i_RtdsGtx_IlaData_UNCONNECTED(255 downto 128),
      IlaData(127 downto 0) => ila_data1(127 downto 0),
      IlaTrigger(7 downto 0) => NLW_i_RtdsGtx_IlaTrigger_UNCONNECTED(7 downto 0),
      LOSIn => SFP_LOS,
      LinkUpOut => iLINKUP,
      MgtRefClock_n => CLKBUF_Q0_N,
      MgtRefClock_p => CLKBUF_Q0_P,
      MgtRxIn_n => SFP_RX_N,
      MgtRxIn_p => SFP_RX_P,
      MgtTxOut_n => SFP_TX_N,
      MgtTxOut_p => SFP_TX_P,
      PhyErrorOut => NLW_i_RtdsGtx_PhyErrorOut_UNCONNECTED,
      PhyErrorStatus(7 downto 0) => NLW_i_RtdsGtx_PhyErrorStatus_UNCONNECTED(7 downto 0),
      ResetIn => \^ila_data\(20),
      RxDataOut(15 downto 0) => GT_RXDATA(15 downto 0),
      RxSpecialCharacterOut(1 downto 0) => GT_RXCHARISK(1 downto 0),
      SYSCLK_IN => STABLE_CLK_BY_2,
      TxDataIn(15 downto 0) => GT_TXDATA(15 downto 0),
      TxSpecialCharacterIn(1 downto 0) => GT_TXCHARISK(1 downto 0),
      TxWriteIn => GT_TXWR
    );
i_UserIF: entity work.\top_rtds_axis_0_0_UserIF\
     port map (
      Application_version(15 downto 0) => UserVersion(15 downto 0),
      CardDetected => CardDetected,
      CaseDiagnosticEn => \^ila_data\(9),
      CaseInit => CaseInit,
      CaseReset => CaseReset,
      Clk => \^clk100m\,
      LinkUp => iLINKUP,
      Load_alternate_config => Load_alternate_config,
      RXCHARISK_IN(1 downto 0) => GT_RXCHARISK(1 downto 0),
      RXDATA_IN(15 downto 0) => GT_RXDATA(15 downto 0),
      Rst => \^ila_data\(20),
      SerialNum(63) => \^ila_data\(16),
      SerialNum(62) => \^ila_data\(16),
      SerialNum(61) => \^ila_data\(16),
      SerialNum(60) => \^ila_data\(16),
      SerialNum(59) => \^ila_data\(16),
      SerialNum(58) => \^ila_data\(16),
      SerialNum(57) => \^ila_data\(16),
      SerialNum(56 downto 0) => DNA(56 downto 0),
      TXCHARISK_OUT(1 downto 0) => GT_TXCHARISK(1 downto 0),
      TXDATA_OUT(15 downto 0) => GT_TXDATA(15 downto 0),
      TXWR_OUT => GT_TXWR,
      TX_RDY_IN => iLINKUP,
      UserBankSel(7 downto 0) => NLW_i_UserIF_UserBankSel_UNCONNECTED(7 downto 0),
      UserFreeBank => UserFreeBank,
      UserLockBank => UserLockBank,
      UserRxAdr(23 downto 0) => \^ila_data\(127 downto 104),
      UserRxData(31 downto 0) => UserRxData(31 downto 0),
      UserRxValid => \^ila_data\(3),
      UserTstepPulse => UserTstepPulse,
      UserTxAdr(7 downto 0) => \^ila_data\(71 downto 64),
      UserTxData(31 downto 0) => \^ila_data\(103 downto 72),
      UserTxFull => UserTxFull,
      UserTxInProgress => UserTxInProgress,
      UserTxLen(7) => \^ila_data\(16),
      UserTxLen(6) => \^ila_data\(16),
      UserTxLen(5) => \^ila_data\(16),
      UserTxLen(4) => \^ila_data\(16),
      UserTxLen(3) => \^ila_data\(9),
      UserTxLen(2) => \^ila_data\(14),
      UserTxLen(1) => \^ila_data\(9),
      UserTxLen(0) => \^ila_data\(9),
      UserTxSOF => \^ila_data\(11),
      UserTxWr => \^ila_data\(8),
      ila_data(127 downto 64) => NLW_i_UserIF_ila_data_UNCONNECTED(127 downto 64),
      ila_data(63 downto 28) => \^ila_data\(63 downto 28),
      ila_data(27 downto 8) => NLW_i_UserIF_ila_data_UNCONNECTED(27 downto 8),
      ila_data(7 downto 4) => \^ila_data\(7 downto 4),
      ila_data(3) => NLW_i_UserIF_ila_data_UNCONNECTED(3),
      ila_data(2 downto 0) => \^ila_data\(2 downto 0)
    );
\ila_data<20>_inv1_INV_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ila_data\(20),
      O => \ila_data<20>_inv\
    );
rst_usrclk: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk100m\,
      CE => '1',
      D => \^ila_data\(20),
      PRE => \^ila_data\(20),
      Q => \^rst_usrclk\
    );
usrclk_bufg_i: unisim.vcomponents.BUFG
     port map (
      I => iTILE_REFCLKOUT_OUT,
      O => \^clk100m\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0_rtds_axis\ is
  port (
    clk100m : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    axi_resetn : out STD_LOGIC;
    CLKBUF_Q0_N : in STD_LOGIC;
    CLKBUF_Q0_P : in STD_LOGIC;
    SFP_RX_N : in STD_LOGIC;
    SFP_RX_P : in STD_LOGIC;
    SFP_TX_N : out STD_LOGIC;
    SFP_TX_P : out STD_LOGIC;
    SFP_LOS : in STD_LOGIC;
    SFP_TX_DISABLE : out STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    irq_ts : out STD_LOGIC;
    irq_overflow : out STD_LOGIC;
    irq_case : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctl_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctl_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC
  );
  attribute C_S_AXI_CTL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTL_ADDR_WIDTH of \top_rtds_axis_0_0_rtds_axis\ : entity is 6;
  attribute C_S_AXI_CTL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTL_DATA_WIDTH of \top_rtds_axis_0_0_rtds_axis\ : entity is 32;
end \top_rtds_axis_0_0_rtds_axis\;

architecture STRUCTURE of \top_rtds_axis_0_0_rtds_axis\ is
  signal CardDetected : STD_LOGIC;
  signal LinkUp : STD_LOGIC;
  signal RST_CDC_n_1 : STD_LOGIC;
  signal RST_CDC_n_2 : STD_LOGIC;
  signal UserFreeBank : STD_LOGIC;
  signal UserLockBank : STD_LOGIC;
  signal UserTxAdr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal UserTxData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal UserTxWr : STD_LOGIC;
  signal \^axi_resetn\ : STD_LOGIC;
  signal case_inreset_i_1_n_0 : STD_LOGIC;
  signal case_inreset_reg_n_0 : STD_LOGIC;
  signal case_running2 : STD_LOGIC;
  signal case_running_i_10_n_0 : STD_LOGIC;
  signal case_running_i_11_n_0 : STD_LOGIC;
  signal case_running_i_12_n_0 : STD_LOGIC;
  signal case_running_i_13_n_0 : STD_LOGIC;
  signal case_running_i_14_n_0 : STD_LOGIC;
  signal case_running_i_15_n_0 : STD_LOGIC;
  signal case_running_i_16_n_0 : STD_LOGIC;
  signal case_running_i_17_n_0 : STD_LOGIC;
  signal case_running_i_18_n_0 : STD_LOGIC;
  signal case_running_i_19_n_0 : STD_LOGIC;
  signal case_running_i_1_n_0 : STD_LOGIC;
  signal case_running_i_20_n_0 : STD_LOGIC;
  signal case_running_i_21_n_0 : STD_LOGIC;
  signal case_running_i_4_n_0 : STD_LOGIC;
  signal case_running_i_6_n_0 : STD_LOGIC;
  signal case_running_i_7_n_0 : STD_LOGIC;
  signal case_running_i_8_n_0 : STD_LOGIC;
  signal case_running_i_9_n_0 : STD_LOGIC;
  signal case_running_reg_i_3_n_0 : STD_LOGIC;
  signal case_running_reg_i_3_n_1 : STD_LOGIC;
  signal case_running_reg_i_3_n_2 : STD_LOGIC;
  signal case_running_reg_i_3_n_3 : STD_LOGIC;
  signal case_running_reg_i_5_n_0 : STD_LOGIC;
  signal case_running_reg_i_5_n_1 : STD_LOGIC;
  signal case_running_reg_i_5_n_2 : STD_LOGIC;
  signal case_running_reg_i_5_n_3 : STD_LOGIC;
  signal case_running_reg_n_0 : STD_LOGIC;
  signal \^clk100m\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^irq_case\ : STD_LOGIC;
  signal irq_ts_INST_0_i_11_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_11_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_12_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_12_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_12_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_12_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_13_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_13_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_13_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_13_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_18_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_18_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_18_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_18_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_19_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_19_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_19_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_19_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_20_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_20_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_20_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_20_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_32_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_32_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_32_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_32_n_3 : STD_LOGIC;
  signal irq_ts_INST_0_i_33_n_0 : STD_LOGIC;
  signal irq_ts_INST_0_i_33_n_1 : STD_LOGIC;
  signal irq_ts_INST_0_i_33_n_2 : STD_LOGIC;
  signal irq_ts_INST_0_i_33_n_3 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rx_addr : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rx_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_valid : STD_LOGIC;
  signal ts_active : STD_LOGIC;
  signal \ts_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \ts_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[32]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[32]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[32]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[32]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[36]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[36]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[36]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[36]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \ts_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \ts_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ts_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \ts_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \ts_coalesc_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal ts_coalesc_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ts_coalesc_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ts_coalesc_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \ts_period_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal ts_period_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ts_period_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ts_period_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ts_period_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ts_period_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ts_period_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal ts_prev_period_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ts_prev_period_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \ts_prev_period_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal ts_pulse : STD_LOGIC;
  signal tx_full : STD_LOGIC;
  signal tx_inprogress : STD_LOGIC;
  signal tx_inprogress_1d : STD_LOGIC;
  signal version : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_IFM_CaseInit_UNCONNECTED : STD_LOGIC;
  signal NLW_IFM_PowerOnRst_UNCONNECTED : STD_LOGIC;
  signal NLW_IFM_ila_data_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_IFM_ila_data1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_case_running_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_case_running_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_case_running_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_case_running_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_ts_INST_0_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_irq_ts_INST_0_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ts_cnt_reg[36]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ts_coalesc_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ts_period_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of case_running_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of irq_ts_INST_0 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[12]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[13]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[15]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ts_prev_period_cnt[9]_i_1\ : label is "soft_lutpair30";
begin
  axi_resetn <= \^axi_resetn\;
  clk100m <= \^clk100m\;
  irq_case <= \^irq_case\;
AXI_SLAVE: entity work.\top_rtds_axis_0_0_rtds_axis_axi_slv\
     port map (
      CO(0) => ts_active,
      CardDetected => CardDetected,
      Clk100M => \^clk100m\,
      LinkUp => LinkUp,
      Q(15 downto 0) => version(15 downto 0),
      SFP_TX_DISABLE => SFP_TX_DISABLE,
      SR(0) => RST_CDC_n_1,
      UserTxFull => tx_full,
      UserTxInProgress => tx_inprogress,
      case_inreset_reg => case_inreset_reg_n_0,
      case_running_reg => case_running_reg_n_0,
      data3(7 downto 0) => data3(7 downto 0),
      plusOp(30 downto 0) => plusOp(31 downto 1),
      s_axi_ctl_araddr(3 downto 0) => s_axi_ctl_araddr(5 downto 2),
      s_axi_ctl_arready => s_axi_ctl_arready,
      s_axi_ctl_arvalid => s_axi_ctl_arvalid,
      s_axi_ctl_awaddr(3 downto 0) => s_axi_ctl_awaddr(5 downto 2),
      s_axi_ctl_awready => s_axi_ctl_awready,
      s_axi_ctl_awvalid => s_axi_ctl_awvalid,
      s_axi_ctl_bready => s_axi_ctl_bready,
      s_axi_ctl_bvalid => s_axi_ctl_bvalid,
      s_axi_ctl_rdata(31 downto 0) => s_axi_ctl_rdata(31 downto 0),
      s_axi_ctl_rready => s_axi_ctl_rready,
      s_axi_ctl_rvalid => s_axi_ctl_rvalid,
      s_axi_ctl_wdata(31 downto 0) => s_axi_ctl_wdata(31 downto 0),
      s_axi_ctl_wready => s_axi_ctl_wready,
      s_axi_ctl_wstrb(3 downto 0) => s_axi_ctl_wstrb(3 downto 0),
      s_axi_ctl_wvalid => s_axi_ctl_wvalid,
      \ts_cnt_reg[0]\ => \ts_cnt_reg_n_0_[0]\,
      \ts_cnt_reg[10]\ => \ts_cnt_reg_n_0_[10]\,
      \ts_cnt_reg[11]\ => \ts_cnt_reg_n_0_[11]\,
      \ts_cnt_reg[12]\ => \ts_cnt_reg_n_0_[12]\,
      \ts_cnt_reg[13]\ => \ts_cnt_reg_n_0_[13]\,
      \ts_cnt_reg[14]\ => \ts_cnt_reg_n_0_[14]\,
      \ts_cnt_reg[15]\ => \ts_cnt_reg_n_0_[15]\,
      \ts_cnt_reg[16]\ => \ts_cnt_reg_n_0_[16]\,
      \ts_cnt_reg[17]\ => \ts_cnt_reg_n_0_[17]\,
      \ts_cnt_reg[18]\ => \ts_cnt_reg_n_0_[18]\,
      \ts_cnt_reg[19]\ => \ts_cnt_reg_n_0_[19]\,
      \ts_cnt_reg[1]\ => \ts_cnt_reg_n_0_[1]\,
      \ts_cnt_reg[20]\ => \ts_cnt_reg_n_0_[20]\,
      \ts_cnt_reg[21]\ => \ts_cnt_reg_n_0_[21]\,
      \ts_cnt_reg[22]\ => \ts_cnt_reg_n_0_[22]\,
      \ts_cnt_reg[23]\ => \ts_cnt_reg_n_0_[23]\,
      \ts_cnt_reg[24]\ => \ts_cnt_reg_n_0_[24]\,
      \ts_cnt_reg[25]\ => \ts_cnt_reg_n_0_[25]\,
      \ts_cnt_reg[26]\ => \ts_cnt_reg_n_0_[26]\,
      \ts_cnt_reg[27]\ => \ts_cnt_reg_n_0_[27]\,
      \ts_cnt_reg[28]\ => \ts_cnt_reg_n_0_[28]\,
      \ts_cnt_reg[29]\ => \ts_cnt_reg_n_0_[29]\,
      \ts_cnt_reg[2]\ => \ts_cnt_reg_n_0_[2]\,
      \ts_cnt_reg[30]\ => \ts_cnt_reg_n_0_[30]\,
      \ts_cnt_reg[31]\ => \ts_cnt_reg_n_0_[31]\,
      \ts_cnt_reg[3]\ => \ts_cnt_reg_n_0_[3]\,
      \ts_cnt_reg[4]\ => \ts_cnt_reg_n_0_[4]\,
      \ts_cnt_reg[5]\ => \ts_cnt_reg_n_0_[5]\,
      \ts_cnt_reg[6]\ => \ts_cnt_reg_n_0_[6]\,
      \ts_cnt_reg[7]\ => \ts_cnt_reg_n_0_[7]\,
      \ts_cnt_reg[8]\ => \ts_cnt_reg_n_0_[8]\,
      \ts_cnt_reg[9]\ => \ts_cnt_reg_n_0_[9]\,
      ts_coalesc_cnt_reg(0) => ts_coalesc_cnt_reg(0),
      \ts_prev_period_cnt_reg[15]\(15 downto 0) => ts_prev_period_cnt(15 downto 0)
    );
FSM_AXIS2RTDS: entity work.\top_rtds_axis_0_0_rtds_axis_fsm_axis2rtds\
     port map (
      Clk100M => \^clk100m\,
      Q(31 downto 0) => UserTxData(31 downto 0),
      SR(0) => RST_CDC_n_1,
      UserFreeBank => UserFreeBank,
      UserLockBank => UserLockBank,
      UserTstepPulse => ts_pulse,
      UserTxFull => tx_full,
      UserTxInProgress => tx_inprogress,
      UserTxWr => UserTxWr,
      case_running_reg => case_running_reg_n_0,
      irq_overflow => irq_overflow,
      meta_signal_1d_reg => RST_CDC_n_2,
      \out\ => \^axi_resetn\,
      \rx_data_prev_reg[31]\(5 downto 0) => UserTxAdr(7 downto 2),
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      tx_inprogress_1d => tx_inprogress_1d
    );
FSM_RTDS2AXIS: entity work.\top_rtds_axis_0_0_rtds_axis_fsm_rtds2axis\
     port map (
      Clk100M => \^clk100m\,
      D(31 downto 0) => rx_data(31 downto 0),
      SR(0) => RST_CDC_n_1,
      UserRxAdr(23 downto 0) => rx_addr(23 downto 0),
      UserRxValid => rx_valid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tvalid => m_axis_tvalid,
      \out\ => \^axi_resetn\
    );
IFM: entity work.\top_rtds_axis_0_0_RTDS_InterfaceModule\
     port map (
      Button_Reset => '0',
      CLKBUF_Q0_N => CLKBUF_Q0_N,
      CLKBUF_Q0_P => CLKBUF_Q0_P,
      CardDetected => CardDetected,
      CaseInit => NLW_IFM_CaseInit_UNCONNECTED,
      CaseReset => \^irq_case\,
      Clk100M => \^clk100m\,
      LinkUp => LinkUp,
      PowerOnRst => NLW_IFM_PowerOnRst_UNCONNECTED,
      SFP_LOS => SFP_LOS,
      SFP_RX_N => SFP_RX_N,
      SFP_RX_P => SFP_RX_P,
      SFP_TX_N => SFP_TX_N,
      SFP_TX_P => SFP_TX_P,
      SYS_CLK => SYS_CLK,
      UserFreeBank => UserFreeBank,
      UserLockBank => UserLockBank,
      UserRxAdr(23 downto 0) => rx_addr(23 downto 0),
      UserRxData(31 downto 0) => rx_data(31 downto 0),
      UserRxValid => rx_valid,
      UserTstepPulse => ts_pulse,
      UserTxAdr(7 downto 2) => UserTxAdr(7 downto 2),
      UserTxAdr(1 downto 0) => B"00",
      UserTxData(31 downto 0) => UserTxData(31 downto 0),
      UserTxFull => tx_full,
      UserTxInProgress => tx_inprogress,
      UserTxWr => UserTxWr,
      UserVersion(15 downto 0) => version(15 downto 0),
      ila_data(127 downto 0) => NLW_IFM_ila_data_UNCONNECTED(127 downto 0),
      ila_data1(127 downto 0) => NLW_IFM_ila_data1_UNCONNECTED(127 downto 0)
    );
RST_CDC: entity work.\top_rtds_axis_0_0_two_flop_synchronizer\
     port map (
      Clk100M => \^clk100m\,
      SR(0) => RST_CDC_n_1,
      UserTxInProgress => tx_inprogress,
      aresetn => aresetn,
      \out\ => \^axi_resetn\,
      tx_inprogress_1d => tx_inprogress_1d,
      tx_inprogress_1d_reg => RST_CDC_n_2
    );
case_inreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^irq_case\,
      I1 => ts_pulse,
      O => case_inreset_i_1_n_0
    );
case_inreset_reg: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => case_inreset_i_1_n_0,
      Q => case_inreset_reg_n_0
    );
case_running_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => case_running2,
      I1 => case_running_reg_n_0,
      I2 => ts_pulse,
      O => case_running_i_1_n_0
    );
case_running_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(14),
      I1 => ts_prev_period_cnt(13),
      I2 => ts_period_cnt_reg(15),
      I3 => ts_prev_period_cnt(14),
      O => case_running_i_10_n_0
    );
case_running_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(12),
      I1 => ts_prev_period_cnt(11),
      I2 => ts_period_cnt_reg(13),
      I3 => ts_prev_period_cnt(12),
      O => case_running_i_11_n_0
    );
case_running_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(10),
      I1 => ts_prev_period_cnt(9),
      I2 => ts_period_cnt_reg(11),
      I3 => ts_prev_period_cnt(10),
      O => case_running_i_12_n_0
    );
case_running_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(8),
      I1 => ts_prev_period_cnt(7),
      I2 => ts_period_cnt_reg(9),
      I3 => ts_prev_period_cnt(8),
      O => case_running_i_13_n_0
    );
case_running_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(6),
      I1 => ts_prev_period_cnt(5),
      I2 => ts_prev_period_cnt(6),
      I3 => ts_period_cnt_reg(7),
      O => case_running_i_14_n_0
    );
case_running_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(4),
      I1 => ts_prev_period_cnt(3),
      I2 => ts_prev_period_cnt(4),
      I3 => ts_period_cnt_reg(5),
      O => case_running_i_15_n_0
    );
case_running_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(2),
      I1 => ts_prev_period_cnt(1),
      I2 => ts_prev_period_cnt(2),
      I3 => ts_period_cnt_reg(3),
      O => case_running_i_16_n_0
    );
case_running_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => ts_period_cnt_reg(0),
      I1 => ts_prev_period_cnt(0),
      I2 => ts_period_cnt_reg(1),
      O => case_running_i_17_n_0
    );
case_running_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(6),
      I1 => ts_prev_period_cnt(5),
      I2 => ts_period_cnt_reg(7),
      I3 => ts_prev_period_cnt(6),
      O => case_running_i_18_n_0
    );
case_running_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(4),
      I1 => ts_prev_period_cnt(3),
      I2 => ts_period_cnt_reg(5),
      I3 => ts_prev_period_cnt(4),
      O => case_running_i_19_n_0
    );
case_running_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ts_period_cnt_reg(2),
      I1 => ts_prev_period_cnt(1),
      I2 => ts_period_cnt_reg(3),
      I3 => ts_prev_period_cnt(2),
      O => case_running_i_20_n_0
    );
case_running_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => ts_period_cnt_reg(1),
      I1 => ts_prev_period_cnt(0),
      I2 => ts_period_cnt_reg(0),
      O => case_running_i_21_n_0
    );
case_running_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ts_prev_period_cnt(15),
      O => case_running_i_4_n_0
    );
case_running_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(14),
      I1 => ts_prev_period_cnt(13),
      I2 => ts_prev_period_cnt(14),
      I3 => ts_period_cnt_reg(15),
      O => case_running_i_6_n_0
    );
case_running_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(12),
      I1 => ts_prev_period_cnt(11),
      I2 => ts_prev_period_cnt(12),
      I3 => ts_period_cnt_reg(13),
      O => case_running_i_7_n_0
    );
case_running_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(10),
      I1 => ts_prev_period_cnt(9),
      I2 => ts_prev_period_cnt(10),
      I3 => ts_period_cnt_reg(11),
      O => case_running_i_8_n_0
    );
case_running_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ts_period_cnt_reg(8),
      I1 => ts_prev_period_cnt(7),
      I2 => ts_prev_period_cnt(8),
      I3 => ts_period_cnt_reg(9),
      O => case_running_i_9_n_0
    );
case_running_reg: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => '1',
      CLR => RST_CDC_n_1,
      D => case_running_i_1_n_0,
      Q => case_running_reg_n_0
    );
case_running_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => case_running_reg_i_3_n_0,
      CO(3 downto 1) => NLW_case_running_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => case_running2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_case_running_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => case_running_i_4_n_0
    );
case_running_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => case_running_reg_i_5_n_0,
      CO(3) => case_running_reg_i_3_n_0,
      CO(2) => case_running_reg_i_3_n_1,
      CO(1) => case_running_reg_i_3_n_2,
      CO(0) => case_running_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => case_running_i_6_n_0,
      DI(2) => case_running_i_7_n_0,
      DI(1) => case_running_i_8_n_0,
      DI(0) => case_running_i_9_n_0,
      O(3 downto 0) => NLW_case_running_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => case_running_i_10_n_0,
      S(2) => case_running_i_11_n_0,
      S(1) => case_running_i_12_n_0,
      S(0) => case_running_i_13_n_0
    );
case_running_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => case_running_reg_i_5_n_0,
      CO(2) => case_running_reg_i_5_n_1,
      CO(1) => case_running_reg_i_5_n_2,
      CO(0) => case_running_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => case_running_i_14_n_0,
      DI(2) => case_running_i_15_n_0,
      DI(1) => case_running_i_16_n_0,
      DI(0) => case_running_i_17_n_0,
      O(3 downto 0) => NLW_case_running_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => case_running_i_18_n_0,
      S(2) => case_running_i_19_n_0,
      S(1) => case_running_i_20_n_0,
      S(0) => case_running_i_21_n_0
    );
irq_ts_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ts_pulse,
      I1 => case_running_reg_n_0,
      I2 => case_inreset_reg_n_0,
      I3 => ts_active,
      O => irq_ts
    );
irq_ts_INST_0_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_12_n_0,
      CO(3 downto 2) => NLW_irq_ts_INST_0_i_11_CO_UNCONNECTED(3 downto 2),
      CO(1) => irq_ts_INST_0_i_11_n_2,
      CO(0) => irq_ts_INST_0_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_irq_ts_INST_0_i_11_O_UNCONNECTED(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ts_coalesc_cnt_reg(31 downto 29)
    );
irq_ts_INST_0_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_13_n_0,
      CO(3) => irq_ts_INST_0_i_12_n_0,
      CO(2) => irq_ts_INST_0_i_12_n_1,
      CO(1) => irq_ts_INST_0_i_12_n_2,
      CO(0) => irq_ts_INST_0_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => ts_coalesc_cnt_reg(28 downto 25)
    );
irq_ts_INST_0_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_18_n_0,
      CO(3) => irq_ts_INST_0_i_13_n_0,
      CO(2) => irq_ts_INST_0_i_13_n_1,
      CO(1) => irq_ts_INST_0_i_13_n_2,
      CO(0) => irq_ts_INST_0_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => ts_coalesc_cnt_reg(24 downto 21)
    );
irq_ts_INST_0_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_19_n_0,
      CO(3) => irq_ts_INST_0_i_18_n_0,
      CO(2) => irq_ts_INST_0_i_18_n_1,
      CO(1) => irq_ts_INST_0_i_18_n_2,
      CO(0) => irq_ts_INST_0_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => ts_coalesc_cnt_reg(20 downto 17)
    );
irq_ts_INST_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_20_n_0,
      CO(3) => irq_ts_INST_0_i_19_n_0,
      CO(2) => irq_ts_INST_0_i_19_n_1,
      CO(1) => irq_ts_INST_0_i_19_n_2,
      CO(0) => irq_ts_INST_0_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => ts_coalesc_cnt_reg(16 downto 13)
    );
irq_ts_INST_0_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_32_n_0,
      CO(3) => irq_ts_INST_0_i_20_n_0,
      CO(2) => irq_ts_INST_0_i_20_n_1,
      CO(1) => irq_ts_INST_0_i_20_n_2,
      CO(0) => irq_ts_INST_0_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => ts_coalesc_cnt_reg(12 downto 9)
    );
irq_ts_INST_0_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => irq_ts_INST_0_i_33_n_0,
      CO(3) => irq_ts_INST_0_i_32_n_0,
      CO(2) => irq_ts_INST_0_i_32_n_1,
      CO(1) => irq_ts_INST_0_i_32_n_2,
      CO(0) => irq_ts_INST_0_i_32_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => ts_coalesc_cnt_reg(8 downto 5)
    );
irq_ts_INST_0_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => irq_ts_INST_0_i_33_n_0,
      CO(2) => irq_ts_INST_0_i_33_n_1,
      CO(1) => irq_ts_INST_0_i_33_n_2,
      CO(0) => irq_ts_INST_0_i_33_n_3,
      CYINIT => ts_coalesc_cnt_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => ts_coalesc_cnt_reg(4 downto 1)
    );
\ts_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ts_pulse,
      I1 => \^irq_case\,
      O => \ts_cnt[0]_i_1_n_0\
    );
\ts_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[3]\,
      O => \ts_cnt[0]_i_3_n_0\
    );
\ts_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[2]\,
      O => \ts_cnt[0]_i_4_n_0\
    );
\ts_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[1]\,
      O => \ts_cnt[0]_i_5_n_0\
    );
\ts_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \ts_cnt_reg_n_0_[0]\,
      I1 => ts_pulse,
      O => \ts_cnt[0]_i_6_n_0\
    );
\ts_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[15]\,
      O => \ts_cnt[12]_i_2_n_0\
    );
\ts_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[14]\,
      O => \ts_cnt[12]_i_3_n_0\
    );
\ts_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[13]\,
      O => \ts_cnt[12]_i_4_n_0\
    );
\ts_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[12]\,
      O => \ts_cnt[12]_i_5_n_0\
    );
\ts_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[19]\,
      O => \ts_cnt[16]_i_2_n_0\
    );
\ts_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[18]\,
      O => \ts_cnt[16]_i_3_n_0\
    );
\ts_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[17]\,
      O => \ts_cnt[16]_i_4_n_0\
    );
\ts_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[16]\,
      O => \ts_cnt[16]_i_5_n_0\
    );
\ts_cnt[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[23]\,
      O => \ts_cnt[20]_i_2_n_0\
    );
\ts_cnt[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[22]\,
      O => \ts_cnt[20]_i_3_n_0\
    );
\ts_cnt[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[21]\,
      O => \ts_cnt[20]_i_4_n_0\
    );
\ts_cnt[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[20]\,
      O => \ts_cnt[20]_i_5_n_0\
    );
\ts_cnt[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[27]\,
      O => \ts_cnt[24]_i_2_n_0\
    );
\ts_cnt[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[26]\,
      O => \ts_cnt[24]_i_3_n_0\
    );
\ts_cnt[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[25]\,
      O => \ts_cnt[24]_i_4_n_0\
    );
\ts_cnt[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[24]\,
      O => \ts_cnt[24]_i_5_n_0\
    );
\ts_cnt[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[31]\,
      O => \ts_cnt[28]_i_2_n_0\
    );
\ts_cnt[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[30]\,
      O => \ts_cnt[28]_i_3_n_0\
    );
\ts_cnt[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[29]\,
      O => \ts_cnt[28]_i_4_n_0\
    );
\ts_cnt[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[28]\,
      O => \ts_cnt[28]_i_5_n_0\
    );
\ts_cnt[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(3),
      O => \ts_cnt[32]_i_2_n_0\
    );
\ts_cnt[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(2),
      O => \ts_cnt[32]_i_3_n_0\
    );
\ts_cnt[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(1),
      O => \ts_cnt[32]_i_4_n_0\
    );
\ts_cnt[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(0),
      O => \ts_cnt[32]_i_5_n_0\
    );
\ts_cnt[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(7),
      O => \ts_cnt[36]_i_2_n_0\
    );
\ts_cnt[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(6),
      O => \ts_cnt[36]_i_3_n_0\
    );
\ts_cnt[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(5),
      O => \ts_cnt[36]_i_4_n_0\
    );
\ts_cnt[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => data3(4),
      O => \ts_cnt[36]_i_5_n_0\
    );
\ts_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[7]\,
      O => \ts_cnt[4]_i_2_n_0\
    );
\ts_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[6]\,
      O => \ts_cnt[4]_i_3_n_0\
    );
\ts_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[5]\,
      O => \ts_cnt[4]_i_4_n_0\
    );
\ts_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[4]\,
      O => \ts_cnt[4]_i_5_n_0\
    );
\ts_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[11]\,
      O => \ts_cnt[8]_i_2_n_0\
    );
\ts_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[10]\,
      O => \ts_cnt[8]_i_3_n_0\
    );
\ts_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[9]\,
      O => \ts_cnt[8]_i_4_n_0\
    );
\ts_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_cnt_reg_n_0_[8]\,
      O => \ts_cnt[8]_i_5_n_0\
    );
\ts_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[0]_i_2_n_7\,
      Q => \ts_cnt_reg_n_0_[0]\
    );
\ts_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ts_cnt_reg[0]_i_2_n_0\,
      CO(2) => \ts_cnt_reg[0]_i_2_n_1\,
      CO(1) => \ts_cnt_reg[0]_i_2_n_2\,
      CO(0) => \ts_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ts_pulse,
      O(3) => \ts_cnt_reg[0]_i_2_n_4\,
      O(2) => \ts_cnt_reg[0]_i_2_n_5\,
      O(1) => \ts_cnt_reg[0]_i_2_n_6\,
      O(0) => \ts_cnt_reg[0]_i_2_n_7\,
      S(3) => \ts_cnt[0]_i_3_n_0\,
      S(2) => \ts_cnt[0]_i_4_n_0\,
      S(1) => \ts_cnt[0]_i_5_n_0\,
      S(0) => \ts_cnt[0]_i_6_n_0\
    );
\ts_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[8]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[10]\
    );
\ts_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[8]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[11]\
    );
\ts_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[12]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[12]\
    );
\ts_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[8]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[12]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[12]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[12]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[12]_i_1_n_4\,
      O(2) => \ts_cnt_reg[12]_i_1_n_5\,
      O(1) => \ts_cnt_reg[12]_i_1_n_6\,
      O(0) => \ts_cnt_reg[12]_i_1_n_7\,
      S(3) => \ts_cnt[12]_i_2_n_0\,
      S(2) => \ts_cnt[12]_i_3_n_0\,
      S(1) => \ts_cnt[12]_i_4_n_0\,
      S(0) => \ts_cnt[12]_i_5_n_0\
    );
\ts_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[12]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[13]\
    );
\ts_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[12]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[14]\
    );
\ts_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[12]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[15]\
    );
\ts_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[16]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[16]\
    );
\ts_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[12]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[16]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[16]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[16]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[16]_i_1_n_4\,
      O(2) => \ts_cnt_reg[16]_i_1_n_5\,
      O(1) => \ts_cnt_reg[16]_i_1_n_6\,
      O(0) => \ts_cnt_reg[16]_i_1_n_7\,
      S(3) => \ts_cnt[16]_i_2_n_0\,
      S(2) => \ts_cnt[16]_i_3_n_0\,
      S(1) => \ts_cnt[16]_i_4_n_0\,
      S(0) => \ts_cnt[16]_i_5_n_0\
    );
\ts_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[16]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[17]\
    );
\ts_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[16]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[18]\
    );
\ts_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[16]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[19]\
    );
\ts_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[0]_i_2_n_6\,
      Q => \ts_cnt_reg_n_0_[1]\
    );
\ts_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[20]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[20]\
    );
\ts_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[16]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[20]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[20]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[20]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[20]_i_1_n_4\,
      O(2) => \ts_cnt_reg[20]_i_1_n_5\,
      O(1) => \ts_cnt_reg[20]_i_1_n_6\,
      O(0) => \ts_cnt_reg[20]_i_1_n_7\,
      S(3) => \ts_cnt[20]_i_2_n_0\,
      S(2) => \ts_cnt[20]_i_3_n_0\,
      S(1) => \ts_cnt[20]_i_4_n_0\,
      S(0) => \ts_cnt[20]_i_5_n_0\
    );
\ts_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[20]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[21]\
    );
\ts_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[20]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[22]\
    );
\ts_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[20]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[23]\
    );
\ts_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[24]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[24]\
    );
\ts_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[20]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[24]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[24]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[24]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[24]_i_1_n_4\,
      O(2) => \ts_cnt_reg[24]_i_1_n_5\,
      O(1) => \ts_cnt_reg[24]_i_1_n_6\,
      O(0) => \ts_cnt_reg[24]_i_1_n_7\,
      S(3) => \ts_cnt[24]_i_2_n_0\,
      S(2) => \ts_cnt[24]_i_3_n_0\,
      S(1) => \ts_cnt[24]_i_4_n_0\,
      S(0) => \ts_cnt[24]_i_5_n_0\
    );
\ts_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[24]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[25]\
    );
\ts_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[24]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[26]\
    );
\ts_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[24]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[27]\
    );
\ts_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[28]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[28]\
    );
\ts_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[24]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[28]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[28]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[28]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[28]_i_1_n_4\,
      O(2) => \ts_cnt_reg[28]_i_1_n_5\,
      O(1) => \ts_cnt_reg[28]_i_1_n_6\,
      O(0) => \ts_cnt_reg[28]_i_1_n_7\,
      S(3) => \ts_cnt[28]_i_2_n_0\,
      S(2) => \ts_cnt[28]_i_3_n_0\,
      S(1) => \ts_cnt[28]_i_4_n_0\,
      S(0) => \ts_cnt[28]_i_5_n_0\
    );
\ts_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[28]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[29]\
    );
\ts_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[0]_i_2_n_5\,
      Q => \ts_cnt_reg_n_0_[2]\
    );
\ts_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[28]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[30]\
    );
\ts_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[28]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[31]\
    );
\ts_cnt_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[32]_i_1_n_7\,
      Q => data3(0)
    );
\ts_cnt_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[28]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[32]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[32]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[32]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[32]_i_1_n_4\,
      O(2) => \ts_cnt_reg[32]_i_1_n_5\,
      O(1) => \ts_cnt_reg[32]_i_1_n_6\,
      O(0) => \ts_cnt_reg[32]_i_1_n_7\,
      S(3) => \ts_cnt[32]_i_2_n_0\,
      S(2) => \ts_cnt[32]_i_3_n_0\,
      S(1) => \ts_cnt[32]_i_4_n_0\,
      S(0) => \ts_cnt[32]_i_5_n_0\
    );
\ts_cnt_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[32]_i_1_n_6\,
      Q => data3(1)
    );
\ts_cnt_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[32]_i_1_n_5\,
      Q => data3(2)
    );
\ts_cnt_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[32]_i_1_n_4\,
      Q => data3(3)
    );
\ts_cnt_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[36]_i_1_n_7\,
      Q => data3(4)
    );
\ts_cnt_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[32]_i_1_n_0\,
      CO(3) => \NLW_ts_cnt_reg[36]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ts_cnt_reg[36]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[36]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[36]_i_1_n_4\,
      O(2) => \ts_cnt_reg[36]_i_1_n_5\,
      O(1) => \ts_cnt_reg[36]_i_1_n_6\,
      O(0) => \ts_cnt_reg[36]_i_1_n_7\,
      S(3) => \ts_cnt[36]_i_2_n_0\,
      S(2) => \ts_cnt[36]_i_3_n_0\,
      S(1) => \ts_cnt[36]_i_4_n_0\,
      S(0) => \ts_cnt[36]_i_5_n_0\
    );
\ts_cnt_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[36]_i_1_n_6\,
      Q => data3(5)
    );
\ts_cnt_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[36]_i_1_n_5\,
      Q => data3(6)
    );
\ts_cnt_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[36]_i_1_n_4\,
      Q => data3(7)
    );
\ts_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[0]_i_2_n_4\,
      Q => \ts_cnt_reg_n_0_[3]\
    );
\ts_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[4]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[4]\
    );
\ts_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[0]_i_2_n_0\,
      CO(3) => \ts_cnt_reg[4]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[4]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[4]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[4]_i_1_n_4\,
      O(2) => \ts_cnt_reg[4]_i_1_n_5\,
      O(1) => \ts_cnt_reg[4]_i_1_n_6\,
      O(0) => \ts_cnt_reg[4]_i_1_n_7\,
      S(3) => \ts_cnt[4]_i_2_n_0\,
      S(2) => \ts_cnt[4]_i_3_n_0\,
      S(1) => \ts_cnt[4]_i_4_n_0\,
      S(0) => \ts_cnt[4]_i_5_n_0\
    );
\ts_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[4]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[5]\
    );
\ts_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[4]_i_1_n_5\,
      Q => \ts_cnt_reg_n_0_[6]\
    );
\ts_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[4]_i_1_n_4\,
      Q => \ts_cnt_reg_n_0_[7]\
    );
\ts_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[8]_i_1_n_7\,
      Q => \ts_cnt_reg_n_0_[8]\
    );
\ts_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_cnt_reg[4]_i_1_n_0\,
      CO(3) => \ts_cnt_reg[8]_i_1_n_0\,
      CO(2) => \ts_cnt_reg[8]_i_1_n_1\,
      CO(1) => \ts_cnt_reg[8]_i_1_n_2\,
      CO(0) => \ts_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_cnt_reg[8]_i_1_n_4\,
      O(2) => \ts_cnt_reg[8]_i_1_n_5\,
      O(1) => \ts_cnt_reg[8]_i_1_n_6\,
      O(0) => \ts_cnt_reg[8]_i_1_n_7\,
      S(3) => \ts_cnt[8]_i_2_n_0\,
      S(2) => \ts_cnt[8]_i_3_n_0\,
      S(1) => \ts_cnt[8]_i_4_n_0\,
      S(0) => \ts_cnt[8]_i_5_n_0\
    );
\ts_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_cnt_reg[8]_i_1_n_6\,
      Q => \ts_cnt_reg_n_0_[9]\
    );
\ts_coalesc_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(0),
      I1 => ts_active,
      O => \ts_coalesc_cnt[0]_i_2_n_0\
    );
\ts_coalesc_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(3),
      I1 => ts_active,
      O => \ts_coalesc_cnt[0]_i_3_n_0\
    );
\ts_coalesc_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(2),
      I1 => ts_active,
      O => \ts_coalesc_cnt[0]_i_4_n_0\
    );
\ts_coalesc_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(1),
      I1 => ts_active,
      O => \ts_coalesc_cnt[0]_i_5_n_0\
    );
\ts_coalesc_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(0),
      I1 => ts_active,
      O => \ts_coalesc_cnt[0]_i_6_n_0\
    );
\ts_coalesc_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(15),
      I1 => ts_active,
      O => \ts_coalesc_cnt[12]_i_2_n_0\
    );
\ts_coalesc_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(14),
      I1 => ts_active,
      O => \ts_coalesc_cnt[12]_i_3_n_0\
    );
\ts_coalesc_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(13),
      I1 => ts_active,
      O => \ts_coalesc_cnt[12]_i_4_n_0\
    );
\ts_coalesc_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(12),
      I1 => ts_active,
      O => \ts_coalesc_cnt[12]_i_5_n_0\
    );
\ts_coalesc_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(19),
      I1 => ts_active,
      O => \ts_coalesc_cnt[16]_i_2_n_0\
    );
\ts_coalesc_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(18),
      I1 => ts_active,
      O => \ts_coalesc_cnt[16]_i_3_n_0\
    );
\ts_coalesc_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(17),
      I1 => ts_active,
      O => \ts_coalesc_cnt[16]_i_4_n_0\
    );
\ts_coalesc_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(16),
      I1 => ts_active,
      O => \ts_coalesc_cnt[16]_i_5_n_0\
    );
\ts_coalesc_cnt[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(23),
      I1 => ts_active,
      O => \ts_coalesc_cnt[20]_i_2_n_0\
    );
\ts_coalesc_cnt[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(22),
      I1 => ts_active,
      O => \ts_coalesc_cnt[20]_i_3_n_0\
    );
\ts_coalesc_cnt[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(21),
      I1 => ts_active,
      O => \ts_coalesc_cnt[20]_i_4_n_0\
    );
\ts_coalesc_cnt[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(20),
      I1 => ts_active,
      O => \ts_coalesc_cnt[20]_i_5_n_0\
    );
\ts_coalesc_cnt[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(27),
      I1 => ts_active,
      O => \ts_coalesc_cnt[24]_i_2_n_0\
    );
\ts_coalesc_cnt[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(26),
      I1 => ts_active,
      O => \ts_coalesc_cnt[24]_i_3_n_0\
    );
\ts_coalesc_cnt[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(25),
      I1 => ts_active,
      O => \ts_coalesc_cnt[24]_i_4_n_0\
    );
\ts_coalesc_cnt[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(24),
      I1 => ts_active,
      O => \ts_coalesc_cnt[24]_i_5_n_0\
    );
\ts_coalesc_cnt[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(31),
      I1 => ts_active,
      O => \ts_coalesc_cnt[28]_i_2_n_0\
    );
\ts_coalesc_cnt[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(30),
      I1 => ts_active,
      O => \ts_coalesc_cnt[28]_i_3_n_0\
    );
\ts_coalesc_cnt[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(29),
      I1 => ts_active,
      O => \ts_coalesc_cnt[28]_i_4_n_0\
    );
\ts_coalesc_cnt[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(28),
      I1 => ts_active,
      O => \ts_coalesc_cnt[28]_i_5_n_0\
    );
\ts_coalesc_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(7),
      I1 => ts_active,
      O => \ts_coalesc_cnt[4]_i_2_n_0\
    );
\ts_coalesc_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(6),
      I1 => ts_active,
      O => \ts_coalesc_cnt[4]_i_3_n_0\
    );
\ts_coalesc_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(5),
      I1 => ts_active,
      O => \ts_coalesc_cnt[4]_i_4_n_0\
    );
\ts_coalesc_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(4),
      I1 => ts_active,
      O => \ts_coalesc_cnt[4]_i_5_n_0\
    );
\ts_coalesc_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(11),
      I1 => ts_active,
      O => \ts_coalesc_cnt[8]_i_2_n_0\
    );
\ts_coalesc_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(10),
      I1 => ts_active,
      O => \ts_coalesc_cnt[8]_i_3_n_0\
    );
\ts_coalesc_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(9),
      I1 => ts_active,
      O => \ts_coalesc_cnt[8]_i_4_n_0\
    );
\ts_coalesc_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_coalesc_cnt_reg(8),
      I1 => ts_active,
      O => \ts_coalesc_cnt[8]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[0]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(0)
    );
\ts_coalesc_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ts_coalesc_cnt_reg[0]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[0]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[0]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ts_coalesc_cnt[0]_i_2_n_0\,
      O(3) => \ts_coalesc_cnt_reg[0]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[0]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[0]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[0]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[0]_i_3_n_0\,
      S(2) => \ts_coalesc_cnt[0]_i_4_n_0\,
      S(1) => \ts_coalesc_cnt[0]_i_5_n_0\,
      S(0) => \ts_coalesc_cnt[0]_i_6_n_0\
    );
\ts_coalesc_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[8]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(10)
    );
\ts_coalesc_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[8]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(11)
    );
\ts_coalesc_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[12]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(12)
    );
\ts_coalesc_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[8]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[12]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[12]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[12]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[12]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[12]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[12]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[12]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[12]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[12]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[12]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[12]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[12]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(13)
    );
\ts_coalesc_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[12]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(14)
    );
\ts_coalesc_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[12]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(15)
    );
\ts_coalesc_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[16]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(16)
    );
\ts_coalesc_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[12]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[16]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[16]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[16]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[16]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[16]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[16]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[16]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[16]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[16]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[16]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[16]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[16]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(17)
    );
\ts_coalesc_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[16]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(18)
    );
\ts_coalesc_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[16]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(19)
    );
\ts_coalesc_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[0]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(1)
    );
\ts_coalesc_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[20]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(20)
    );
\ts_coalesc_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[16]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[20]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[20]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[20]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[20]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[20]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[20]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[20]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[20]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[20]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[20]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[20]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[20]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(21)
    );
\ts_coalesc_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[20]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(22)
    );
\ts_coalesc_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[20]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(23)
    );
\ts_coalesc_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[24]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(24)
    );
\ts_coalesc_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[20]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[24]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[24]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[24]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[24]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[24]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[24]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[24]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[24]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[24]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[24]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[24]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[24]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(25)
    );
\ts_coalesc_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[24]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(26)
    );
\ts_coalesc_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[24]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(27)
    );
\ts_coalesc_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[28]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(28)
    );
\ts_coalesc_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ts_coalesc_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ts_coalesc_cnt_reg[28]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[28]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[28]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[28]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[28]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[28]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[28]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[28]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[28]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[28]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[28]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(29)
    );
\ts_coalesc_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[0]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(2)
    );
\ts_coalesc_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[28]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(30)
    );
\ts_coalesc_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[28]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(31)
    );
\ts_coalesc_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[0]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(3)
    );
\ts_coalesc_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[4]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(4)
    );
\ts_coalesc_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[0]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[4]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[4]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[4]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[4]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[4]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[4]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[4]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[4]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[4]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[4]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[4]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[4]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(5)
    );
\ts_coalesc_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[4]_i_1_n_5\,
      Q => ts_coalesc_cnt_reg(6)
    );
\ts_coalesc_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[4]_i_1_n_4\,
      Q => ts_coalesc_cnt_reg(7)
    );
\ts_coalesc_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[8]_i_1_n_7\,
      Q => ts_coalesc_cnt_reg(8)
    );
\ts_coalesc_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_coalesc_cnt_reg[4]_i_1_n_0\,
      CO(3) => \ts_coalesc_cnt_reg[8]_i_1_n_0\,
      CO(2) => \ts_coalesc_cnt_reg[8]_i_1_n_1\,
      CO(1) => \ts_coalesc_cnt_reg[8]_i_1_n_2\,
      CO(0) => \ts_coalesc_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_coalesc_cnt_reg[8]_i_1_n_4\,
      O(2) => \ts_coalesc_cnt_reg[8]_i_1_n_5\,
      O(1) => \ts_coalesc_cnt_reg[8]_i_1_n_6\,
      O(0) => \ts_coalesc_cnt_reg[8]_i_1_n_7\,
      S(3) => \ts_coalesc_cnt[8]_i_2_n_0\,
      S(2) => \ts_coalesc_cnt[8]_i_3_n_0\,
      S(1) => \ts_coalesc_cnt[8]_i_4_n_0\,
      S(0) => \ts_coalesc_cnt[8]_i_5_n_0\
    );
\ts_coalesc_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => ts_pulse,
      CLR => RST_CDC_n_1,
      D => \ts_coalesc_cnt_reg[8]_i_1_n_6\,
      Q => ts_coalesc_cnt_reg(9)
    );
\ts_period_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFE"
    )
        port map (
      I0 => ts_pulse,
      I1 => \ts_period_cnt[0]_i_3_n_0\,
      I2 => \ts_period_cnt[0]_i_4_n_0\,
      I3 => \ts_period_cnt[0]_i_5_n_0\,
      I4 => \ts_period_cnt[0]_i_6_n_0\,
      I5 => \^irq_case\,
      O => \ts_period_cnt[0]_i_1_n_0\
    );
\ts_period_cnt[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(1),
      I1 => ts_pulse,
      O => \ts_period_cnt[0]_i_10_n_0\
    );
\ts_period_cnt[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => ts_period_cnt_reg(0),
      I1 => ts_pulse,
      O => \ts_period_cnt[0]_i_11_n_0\
    );
\ts_period_cnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ts_period_cnt_reg(10),
      I1 => ts_period_cnt_reg(11),
      I2 => ts_period_cnt_reg(8),
      I3 => ts_period_cnt_reg(9),
      O => \ts_period_cnt[0]_i_3_n_0\
    );
\ts_period_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ts_period_cnt_reg(15),
      I1 => ts_period_cnt_reg(14),
      I2 => ts_period_cnt_reg(12),
      I3 => ts_period_cnt_reg(13),
      O => \ts_period_cnt[0]_i_4_n_0\
    );
\ts_period_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ts_period_cnt_reg(2),
      I1 => ts_period_cnt_reg(3),
      I2 => ts_period_cnt_reg(0),
      I3 => ts_period_cnt_reg(1),
      O => \ts_period_cnt[0]_i_5_n_0\
    );
\ts_period_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ts_period_cnt_reg(6),
      I1 => ts_period_cnt_reg(7),
      I2 => ts_period_cnt_reg(4),
      I3 => ts_period_cnt_reg(5),
      O => \ts_period_cnt[0]_i_6_n_0\
    );
\ts_period_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ts_pulse,
      I1 => ts_period_cnt_reg(0),
      O => \ts_period_cnt[0]_i_7_n_0\
    );
\ts_period_cnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(3),
      I1 => ts_pulse,
      O => \ts_period_cnt[0]_i_8_n_0\
    );
\ts_period_cnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(2),
      I1 => ts_pulse,
      O => \ts_period_cnt[0]_i_9_n_0\
    );
\ts_period_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(15),
      I1 => ts_pulse,
      O => \ts_period_cnt[12]_i_2_n_0\
    );
\ts_period_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(14),
      I1 => ts_pulse,
      O => \ts_period_cnt[12]_i_3_n_0\
    );
\ts_period_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(13),
      I1 => ts_pulse,
      O => \ts_period_cnt[12]_i_4_n_0\
    );
\ts_period_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(12),
      I1 => ts_pulse,
      O => \ts_period_cnt[12]_i_5_n_0\
    );
\ts_period_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(7),
      I1 => ts_pulse,
      O => \ts_period_cnt[4]_i_2_n_0\
    );
\ts_period_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(6),
      I1 => ts_pulse,
      O => \ts_period_cnt[4]_i_3_n_0\
    );
\ts_period_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(5),
      I1 => ts_pulse,
      O => \ts_period_cnt[4]_i_4_n_0\
    );
\ts_period_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(4),
      I1 => ts_pulse,
      O => \ts_period_cnt[4]_i_5_n_0\
    );
\ts_period_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(11),
      I1 => ts_pulse,
      O => \ts_period_cnt[8]_i_2_n_0\
    );
\ts_period_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(10),
      I1 => ts_pulse,
      O => \ts_period_cnt[8]_i_3_n_0\
    );
\ts_period_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(9),
      I1 => ts_pulse,
      O => \ts_period_cnt[8]_i_4_n_0\
    );
\ts_period_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ts_period_cnt_reg(8),
      I1 => ts_pulse,
      O => \ts_period_cnt[8]_i_5_n_0\
    );
\ts_period_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[0]_i_2_n_7\,
      Q => ts_period_cnt_reg(0)
    );
\ts_period_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ts_period_cnt_reg[0]_i_2_n_0\,
      CO(2) => \ts_period_cnt_reg[0]_i_2_n_1\,
      CO(1) => \ts_period_cnt_reg[0]_i_2_n_2\,
      CO(0) => \ts_period_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ts_period_cnt[0]_i_7_n_0\,
      O(3) => \ts_period_cnt_reg[0]_i_2_n_4\,
      O(2) => \ts_period_cnt_reg[0]_i_2_n_5\,
      O(1) => \ts_period_cnt_reg[0]_i_2_n_6\,
      O(0) => \ts_period_cnt_reg[0]_i_2_n_7\,
      S(3) => \ts_period_cnt[0]_i_8_n_0\,
      S(2) => \ts_period_cnt[0]_i_9_n_0\,
      S(1) => \ts_period_cnt[0]_i_10_n_0\,
      S(0) => \ts_period_cnt[0]_i_11_n_0\
    );
\ts_period_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[8]_i_1_n_5\,
      Q => ts_period_cnt_reg(10)
    );
\ts_period_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[8]_i_1_n_4\,
      Q => ts_period_cnt_reg(11)
    );
\ts_period_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[12]_i_1_n_7\,
      Q => ts_period_cnt_reg(12)
    );
\ts_period_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_period_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_ts_period_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ts_period_cnt_reg[12]_i_1_n_1\,
      CO(1) => \ts_period_cnt_reg[12]_i_1_n_2\,
      CO(0) => \ts_period_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_period_cnt_reg[12]_i_1_n_4\,
      O(2) => \ts_period_cnt_reg[12]_i_1_n_5\,
      O(1) => \ts_period_cnt_reg[12]_i_1_n_6\,
      O(0) => \ts_period_cnt_reg[12]_i_1_n_7\,
      S(3) => \ts_period_cnt[12]_i_2_n_0\,
      S(2) => \ts_period_cnt[12]_i_3_n_0\,
      S(1) => \ts_period_cnt[12]_i_4_n_0\,
      S(0) => \ts_period_cnt[12]_i_5_n_0\
    );
\ts_period_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[12]_i_1_n_6\,
      Q => ts_period_cnt_reg(13)
    );
\ts_period_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[12]_i_1_n_5\,
      Q => ts_period_cnt_reg(14)
    );
\ts_period_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[12]_i_1_n_4\,
      Q => ts_period_cnt_reg(15)
    );
\ts_period_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[0]_i_2_n_6\,
      Q => ts_period_cnt_reg(1)
    );
\ts_period_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[0]_i_2_n_5\,
      Q => ts_period_cnt_reg(2)
    );
\ts_period_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[0]_i_2_n_4\,
      Q => ts_period_cnt_reg(3)
    );
\ts_period_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[4]_i_1_n_7\,
      Q => ts_period_cnt_reg(4)
    );
\ts_period_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_period_cnt_reg[0]_i_2_n_0\,
      CO(3) => \ts_period_cnt_reg[4]_i_1_n_0\,
      CO(2) => \ts_period_cnt_reg[4]_i_1_n_1\,
      CO(1) => \ts_period_cnt_reg[4]_i_1_n_2\,
      CO(0) => \ts_period_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_period_cnt_reg[4]_i_1_n_4\,
      O(2) => \ts_period_cnt_reg[4]_i_1_n_5\,
      O(1) => \ts_period_cnt_reg[4]_i_1_n_6\,
      O(0) => \ts_period_cnt_reg[4]_i_1_n_7\,
      S(3) => \ts_period_cnt[4]_i_2_n_0\,
      S(2) => \ts_period_cnt[4]_i_3_n_0\,
      S(1) => \ts_period_cnt[4]_i_4_n_0\,
      S(0) => \ts_period_cnt[4]_i_5_n_0\
    );
\ts_period_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[4]_i_1_n_6\,
      Q => ts_period_cnt_reg(5)
    );
\ts_period_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[4]_i_1_n_5\,
      Q => ts_period_cnt_reg(6)
    );
\ts_period_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[4]_i_1_n_4\,
      Q => ts_period_cnt_reg(7)
    );
\ts_period_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[8]_i_1_n_7\,
      Q => ts_period_cnt_reg(8)
    );
\ts_period_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ts_period_cnt_reg[4]_i_1_n_0\,
      CO(3) => \ts_period_cnt_reg[8]_i_1_n_0\,
      CO(2) => \ts_period_cnt_reg[8]_i_1_n_1\,
      CO(1) => \ts_period_cnt_reg[8]_i_1_n_2\,
      CO(0) => \ts_period_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ts_period_cnt_reg[8]_i_1_n_4\,
      O(2) => \ts_period_cnt_reg[8]_i_1_n_5\,
      O(1) => \ts_period_cnt_reg[8]_i_1_n_6\,
      O(0) => \ts_period_cnt_reg[8]_i_1_n_7\,
      S(3) => \ts_period_cnt[8]_i_2_n_0\,
      S(2) => \ts_period_cnt[8]_i_3_n_0\,
      S(1) => \ts_period_cnt[8]_i_4_n_0\,
      S(0) => \ts_period_cnt[8]_i_5_n_0\
    );
\ts_period_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk100m\,
      CE => \ts_period_cnt[0]_i_1_n_0\,
      CLR => RST_CDC_n_1,
      D => \ts_period_cnt_reg[8]_i_1_n_6\,
      Q => ts_period_cnt_reg(9)
    );
\ts_prev_period_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(0),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[0]_i_1_n_0\
    );
\ts_prev_period_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(10),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[10]_i_1_n_0\
    );
\ts_prev_period_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(11),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[11]_i_1_n_0\
    );
\ts_prev_period_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(12),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[12]_i_1_n_0\
    );
\ts_prev_period_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(13),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[13]_i_1_n_0\
    );
\ts_prev_period_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(14),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[14]_i_1_n_0\
    );
\ts_prev_period_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => case_running_reg_n_0,
      I1 => ts_pulse,
      I2 => \^irq_case\,
      O => \ts_prev_period_cnt[15]_i_1_n_0\
    );
\ts_prev_period_cnt[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(15),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[15]_i_2_n_0\
    );
\ts_prev_period_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(1),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[1]_i_1_n_0\
    );
\ts_prev_period_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(2),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[2]_i_1_n_0\
    );
\ts_prev_period_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(3),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[3]_i_1_n_0\
    );
\ts_prev_period_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(4),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[4]_i_1_n_0\
    );
\ts_prev_period_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(5),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[5]_i_1_n_0\
    );
\ts_prev_period_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(6),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[6]_i_1_n_0\
    );
\ts_prev_period_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(7),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[7]_i_1_n_0\
    );
\ts_prev_period_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(8),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[8]_i_1_n_0\
    );
\ts_prev_period_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ts_period_cnt_reg(9),
      I1 => \^irq_case\,
      I2 => ts_pulse,
      O => \ts_prev_period_cnt[9]_i_1_n_0\
    );
\ts_prev_period_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[0]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(0)
    );
\ts_prev_period_cnt_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[10]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(10)
    );
\ts_prev_period_cnt_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[11]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(11)
    );
\ts_prev_period_cnt_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[12]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(12)
    );
\ts_prev_period_cnt_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[13]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(13)
    );
\ts_prev_period_cnt_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[14]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(14)
    );
\ts_prev_period_cnt_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[15]_i_2_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(15)
    );
\ts_prev_period_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[1]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(1)
    );
\ts_prev_period_cnt_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[2]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(2)
    );
\ts_prev_period_cnt_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[3]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(3)
    );
\ts_prev_period_cnt_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[4]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(4)
    );
\ts_prev_period_cnt_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[5]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(5)
    );
\ts_prev_period_cnt_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[6]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(6)
    );
\ts_prev_period_cnt_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[7]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(7)
    );
\ts_prev_period_cnt_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[8]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(8)
    );
\ts_prev_period_cnt_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => \^clk100m\,
      CE => \ts_prev_period_cnt[15]_i_1_n_0\,
      D => \ts_prev_period_cnt[9]_i_1_n_0\,
      PRE => RST_CDC_n_1,
      Q => ts_prev_period_cnt(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_rtds_axis_0_0\ is
  port (
    clk100m : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    axi_resetn : out STD_LOGIC;
    CLKBUF_Q0_N : in STD_LOGIC;
    CLKBUF_Q0_P : in STD_LOGIC;
    SFP_RX_N : in STD_LOGIC;
    SFP_RX_P : in STD_LOGIC;
    SFP_TX_N : out STD_LOGIC;
    SFP_TX_P : out STD_LOGIC;
    SFP_LOS : in STD_LOGIC;
    SFP_TX_DISABLE : out STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    irq_ts : out STD_LOGIC;
    irq_overflow : out STD_LOGIC;
    irq_case : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctl_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctl_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of \top_rtds_axis_0_0\ : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_rtds_axis_0_0\ : entity is "top_rtds_axis_0_0,rtds_axis,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \top_rtds_axis_0_0\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \top_rtds_axis_0_0\ : entity is "rtds_axis,Vivado 2016.1";
end \top_rtds_axis_0_0\;

architecture STRUCTURE of \top_rtds_axis_0_0\ is
  attribute C_S_AXI_CTL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTL_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_CTL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTL_DATA_WIDTH of U0 : label is 32;
begin
U0: entity work.\top_rtds_axis_0_0_rtds_axis\
     port map (
      CLKBUF_Q0_N => CLKBUF_Q0_N,
      CLKBUF_Q0_P => CLKBUF_Q0_P,
      SFP_LOS => SFP_LOS,
      SFP_RX_N => SFP_RX_N,
      SFP_RX_P => SFP_RX_P,
      SFP_TX_DISABLE => SFP_TX_DISABLE,
      SFP_TX_N => SFP_TX_N,
      SFP_TX_P => SFP_TX_P,
      SYS_CLK => SYS_CLK,
      aresetn => aresetn,
      axi_resetn => axi_resetn,
      clk100m => clk100m,
      irq_case => irq_case,
      irq_overflow => irq_overflow,
      irq_ts => irq_ts,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axi_ctl_araddr(5 downto 0) => s_axi_ctl_araddr(5 downto 0),
      s_axi_ctl_arprot(2 downto 0) => s_axi_ctl_arprot(2 downto 0),
      s_axi_ctl_arready => s_axi_ctl_arready,
      s_axi_ctl_arvalid => s_axi_ctl_arvalid,
      s_axi_ctl_awaddr(5 downto 0) => s_axi_ctl_awaddr(5 downto 0),
      s_axi_ctl_awprot(2 downto 0) => s_axi_ctl_awprot(2 downto 0),
      s_axi_ctl_awready => s_axi_ctl_awready,
      s_axi_ctl_awvalid => s_axi_ctl_awvalid,
      s_axi_ctl_bready => s_axi_ctl_bready,
      s_axi_ctl_bvalid => s_axi_ctl_bvalid,
      s_axi_ctl_rdata(31 downto 0) => s_axi_ctl_rdata(31 downto 0),
      s_axi_ctl_rready => s_axi_ctl_rready,
      s_axi_ctl_rvalid => s_axi_ctl_rvalid,
      s_axi_ctl_wdata(31 downto 0) => s_axi_ctl_wdata(31 downto 0),
      s_axi_ctl_wready => s_axi_ctl_wready,
      s_axi_ctl_wstrb(3 downto 0) => s_axi_ctl_wstrb(3 downto 0),
      s_axi_ctl_wvalid => s_axi_ctl_wvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
