# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b03
.inputs clock reset request1 request2 request3 request4
.outputs grant_o[0] grant_o[1] grant_o[2] grant_o[3]
.names $false
.names $true
1
.names $undef
.names stato[0] stato[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$400[1]
10 1
.names stato[1] fu3 fu4 stato[0] fu1 fu2 $abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names ru2 ru3 fu2 fu3 ru4 fu4 $abc$3160$new_n48_
000000 1
000001 1
000011 1
000100 1
000101 1
000111 1
001000 1
001001 1
001011 1
001100 1
001101 1
001111 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011110 1
011111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names stato[0] ru1 $abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637 $abc$3160$new_n48_ fu1 $abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.names coda2[0] stato[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[0]
10 1
.names coda2[1] stato[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[1]
10 1
.names coda2[2] stato[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[2]
10 1
.names stato[1] coda3[0] coda1[0] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[0]
001 1
011 1
110 1
111 1
.names stato[1] coda3[1] coda1[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[1]
001 1
011 1
110 1
111 1
.names stato[1] coda3[2] coda1[2] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[2]
001 1
011 1
110 1
111 1
.names stato[1] coda2[0] coda0[0] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[0]
001 1
011 1
110 1
111 1
.names stato[1] coda2[1] coda0[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[1]
001 1
011 1
110 1
111 1
.names stato[1] coda2[2] coda0[2] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[2]
001 1
011 1
110 1
111 1
.names stato[1] coda1[0] ru2 ru1 $abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[0]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names stato[1] ru1 coda1[1] ru3 ru2 $abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[1]
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names stato[1] coda1[2] ru1 ru3 ru2 $abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[2]
00000 1
00100 1
00101 1
00110 1
00111 1
01000 1
01100 1
01101 1
01110 1
01111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names coda0[2] coda0[1] coda0[0] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[4]
111 1
.names coda0[0] coda0[2] coda0[1] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[5]
100 1
.names coda0[1] coda0[2] coda0[0] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[6]
100 1
.names coda0[2] coda0[1] coda0[0] $abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[7]
100 1
.names reset $abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y
0 1
.names $abc$2551$auto$simplemap.cc:309:simplemap_bmux$400[1] $abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684
0 1
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[2] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda2[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[1] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda2[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$435[0] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda2[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[2] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda1[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[1] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda1[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$446[0] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda1[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[2] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda0[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[1] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda0[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$457[0] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda0[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=ru4 E=stato[0] Q=fu4 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684 E=$true Q=stato[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$400[1] E=$true Q=stato[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=ru1 E=stato[0] Q=fu1 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=ru2 E=stato[0] Q=fu2 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=ru3 E=stato[0] Q=fu3 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=grant[3] E=stato[0] Q=grant_o[3] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=grant[2] E=stato[0] Q=grant_o[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=grant[1] E=stato[0] Q=grant_o[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=grant[0] E=stato[0] Q=grant_o[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[7] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637 Q=grant[3] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[6] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637 Q=grant[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[5] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637 Q=grant[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$461[4] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$637 Q=grant[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=request4 E=$abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684 Q=ru4 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=request3 E=$abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684 Q=ru3 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=request2 E=$abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684 Q=ru2 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=request1 E=$abc$2551$auto$opt_dff.cc:194:make_patterns_logic$684 Q=ru1 R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[2] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda3[2] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[1] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda3[1] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.subckt dffsre C=clock D=$abc$2551$auto$simplemap.cc:309:simplemap_bmux$424[0] E=$abc$2551$auto$opt_dff.cc:219:make_patterns_logic$1081 Q=coda3[0] R=$abc$3160$techmap$techmap2713$auto$ff.cc:262:slice$475.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$2651_Y S=$true
.end
