Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 26 18:56:19 2021
| Host         : parrot running 64-bit Parrot GNU/Linux 4.10
| Command      : report_control_sets -verbose -file mfp_nexys4_ddr_control_sets_placed.rpt
| Design       : mfp_nexys4_ddr
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   171 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           25 |
| No           | No                    | Yes                    |             121 |           59 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |           13 |
| Yes          | No                    | Yes                    |            1438 |          718 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                            Enable Signal                            |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_RGB_DC7_out                                       | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[7]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[5]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[4]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[3]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[2]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[1]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[0]_i_1_n_0        |                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_RGB_PEN1_out                                      | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_RGB_RST5_out                                      | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_RGB_SPI_CS9_out                                   | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/rgb_spi/o_SPI_MOSI_i_1_n_0                           | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_RGB_VCC_EN3_out                                   | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_tx_1/r_Clock_Count[8]_i_2_n_0    |                                                                     |                1 |              1 |         1.00 |
|  scint_sys/gpio/sevensegtimer/counter16/CLK |                                                                     | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              3 |         3.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/tx_complete_reg[0]          | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/rgb_spi/r_SPI_Clk_Edges[4]_i_1_n_0                   | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_tx_1/E[0]                        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              5 |         2.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/out_buf[4][6]_i_1_n_0                 | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              6 |         3.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_0        |                                                                     |                4 |              6 |         1.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/E[0]                        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                3 |              7 |         2.33 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[0][0]        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[1][0]        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                1 |              7 |         7.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[1]_0[0]      | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[2][0]        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[3]_1[0]      | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[3][0]        | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                1 |              7 |         7.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[3]_2[0]      | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                1 |              7 |         7.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[3]_0[0]      | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1_clk_wiz_0_en_clk   |                                                                     |                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_tx_1/r_Clock_Count[8]_i_2_n_0    | scint_sys/debug_if/debug_uart/uart_tx_1/r_Clock_Count[8]_i_1_n_0    |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/SEGEN_N                                              | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/SPIsend                                              | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/SPIsend11_out                                        | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/uart_rx_1/r_Clock_Count[8]_i_2__0_n_0 | scint_sys/debug_if/debug_uart/uart_rx_1/r_Clock_Count[8]_i_1__0_n_0 |                3 |              9 |         3.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/addr[10]_i_1_n_0                      | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                6 |              9 |         1.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/cpu_reset_ctr[7]_i_1_n_0              | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                2 |              9 |         4.50 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/pmod_als_spi_receiver/value[15]_i_1_n_0              | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                5 |             16 |         3.20 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/pmod_als_spi_receiver/sample_bit                     | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                2 |             16 |         8.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/IO_LED[15]_i_1_n_0                                   | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                4 |             16 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/out_buf                               | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                5 |             19 |         3.80 |
|  clk_wiz_0/inst/clk_out1                    |                                                                     | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |               10 |             21 |         2.10 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/out_buf[3][6]_i_1_n_0                 | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                8 |             24 |         3.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_4[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_6[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               21 |             32 |         1.52 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_0[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_1[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_2[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               21 |             32 |         1.52 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_3[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_4[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               19 |             32 |         1.68 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_5[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               19 |             32 |         1.68 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_7_6[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               21 |             32 |         1.52 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_0[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_1[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_2[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               23 |             32 |         1.39 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_3[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_in_reg                           | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |               20 |             32 |         1.60 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_5[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_8_6[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_0[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               23 |             32 |         1.39 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_1[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_2[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_3[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               19 |             32 |         1.68 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_4[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               19 |             32 |         1.68 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_9_5[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_4[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/milliscounter/millis                                 | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                8 |             32 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/gpio/SEGDIGITS_N                                          | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |                8 |             32 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_out[31]_i_1_n_0                  | scint_sys/debug_if/debug_uart/uart_tx_1/CPU_RESETN                  |                9 |             32 |         3.56 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/E[0]                                                 | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/q_reg[10]_31[0]                                      | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/q_reg[3]_0[0]                                        | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               22 |             32 |         1.45 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/q_reg[3]_1[0]                                        | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               12 |             32 |         2.67 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_5_0[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_5_1[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_5_2[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_0[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_1[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               20 |             32 |         1.60 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_2[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               22 |             32 |         1.45 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_3[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               11 |             32 |         2.91 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/imem/register[1][31]_i_6_5[0]                             | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                    |                                                                     |                                                                     |               24 |             46 |         1.92 |
|  clk_wiz_0/inst/clk_out1                    |                                                                     | scint_sys/debug_if/debug_uart/cpu_reset_p_reg_0                     |               48 |             97 |         2.02 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_out_ready_reg_1                  |                                                                     |               32 |            128 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_out_ready_reg_2                  |                                                                     |               32 |            128 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_imem_p_dmem_n_reg_3              |                                                                     |               32 |            128 |         4.00 |
|  clk_wiz_0/inst/clk_out1                    | scint_sys/debug_if/debug_uart/data_imem_p_dmem_n_reg_2              |                                                                     |               32 |            128 |         4.00 |
+---------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


