

================================================================
== Vitis HLS Report for 'positMul'
================================================================
* Date:           Tue Apr  8 14:33:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.528 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     219|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      24|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|       0|     243|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_30ns_30ns_60_1_1_U105  |mul_30ns_30ns_60_1_1  |        0|   4|  0|  24|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  24|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln757_1_fu_168_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln757_fu_162_p2       |         +|   0|  0|  16|           7|           7|
    |sf_r_1_fu_210_p2          |         +|   0|  0|  13|           6|           1|
    |sf_r_fu_178_p2            |         +|   0|  0|  16|           7|           7|
    |sign_2_fu_326_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln771_fu_196_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln803_fu_256_p2      |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln804_fu_262_p2      |      icmp|   0|  0|  13|           6|           6|
    |isZero_fu_140_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln820_1_fu_306_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln820_fu_284_p2        |        or|   0|  0|   2|           1|           1|
    |mantissa_2_fu_240_p3      |    select|   0|  0|  29|           1|          30|
    |mantissa_4_fu_312_p3      |    select|   0|  0|  29|           1|          30|
    |regime_1_fu_248_p3        |    select|   0|  0|   6|           1|           6|
    |regime_fu_290_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln804_fu_268_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln820_2_fu_298_p3  |    select|   0|  0|  30|           1|           1|
    |select_ln820_fu_276_p3    |    select|   0|  0|   5|           1|           1|
    |sf_r_3_fu_232_p3          |    select|   0|  0|   6|           1|           6|
    |sign_fu_134_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln820_fu_320_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 219|          50|         124|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|      positMul|  return value|
|ap_return_0  |  out|    1|  ap_ctrl_hs|      positMul|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|      positMul|  return value|
|ap_return_2  |  out|    6|  ap_ctrl_hs|      positMul|  return value|
|ap_return_3  |  out|   30|  ap_ctrl_hs|      positMul|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      positMul|  return value|
|x_sign       |   in|    1|     ap_none|        x_sign|        scalar|
|x_isZero     |   in|    1|     ap_none|      x_isZero|        scalar|
|x_regime1    |   in|    6|     ap_none|     x_regime1|        scalar|
|x_exponent2  |   in|    1|     ap_none|   x_exponent2|        scalar|
|x_mantissa   |   in|   30|     ap_none|    x_mantissa|        scalar|
|y_sign       |   in|    1|     ap_none|        y_sign|        scalar|
|y_isZero     |   in|    1|     ap_none|      y_isZero|        scalar|
|y_regime1    |   in|    6|     ap_none|     y_regime1|        scalar|
|y_exponent2  |   in|    1|     ap_none|   y_exponent2|        scalar|
|y_mantissa3  |   in|   30|     ap_none|   y_mantissa3|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_mantissa3_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %y_mantissa3" [posit_lib.cpp:731]   --->   Operation 2 'read' 'y_mantissa3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_exponent2" [posit_lib.cpp:731]   --->   Operation 3 'read' 'y_exponent2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y_regime1" [posit_lib.cpp:731]   --->   Operation 4 'read' 'y_regime1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_isZero" [posit_lib.cpp:731]   --->   Operation 5 'read' 'y_isZero_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_sign" [posit_lib.cpp:731]   --->   Operation 6 'read' 'y_sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_mantissa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa" [posit_lib.cpp:731]   --->   Operation 7 'read' 'x_mantissa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent2" [posit_lib.cpp:731]   --->   Operation 8 'read' 'x_exponent2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime1" [posit_lib.cpp:731]   --->   Operation 9 'read' 'x_regime1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_isZero" [posit_lib.cpp:731]   --->   Operation 10 'read' 'x_isZero_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign" [posit_lib.cpp:731]   --->   Operation 11 'read' 'x_sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln748 = zext i30 %x_mantissa_read" [posit_lib.cpp:748]   --->   Operation 12 'zext' 'zext_ln748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln748_1 = zext i30 %y_mantissa3_read" [posit_lib.cpp:748]   --->   Operation 13 'zext' 'zext_ln748_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%sign = xor i1 %x_sign_read, i1 %y_sign_read" [posit_lib.cpp:751]   --->   Operation 14 'xor' 'sign' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%isZero = or i1 %x_isZero_read, i1 %y_isZero_read" [posit_lib.cpp:753]   --->   Operation 15 'or' 'isZero' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln755 = sext i6 %x_regime1_read" [posit_lib.cpp:755]   --->   Operation 16 'sext' 'sext_ln755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i1 %x_exponent2_read" [posit_lib.cpp:756]   --->   Operation 17 'zext' 'zext_ln756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i6 %y_regime1_read" [posit_lib.cpp:756]   --->   Operation 18 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln757 = zext i1 %y_exponent2_read" [posit_lib.cpp:757]   --->   Operation 19 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln757 = add i7 %sext_ln755, i7 %sext_ln756" [posit_lib.cpp:757]   --->   Operation 20 'add' 'add_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.62ns)   --->   "%add_ln757_1 = add i2 %zext_ln756, i2 %zext_ln757" [posit_lib.cpp:757]   --->   Operation 21 'add' 'add_ln757_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln757_1 = zext i2 %add_ln757_1" [posit_lib.cpp:757]   --->   Operation 22 'zext' 'zext_ln757_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sf_r = add i7 %zext_ln757_1, i7 %add_ln757" [posit_lib.cpp:757]   --->   Operation 23 'add' 'sf_r' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln734 = trunc i7 %sf_r" [posit_lib.cpp:734]   --->   Operation 24 'trunc' 'trunc_ln734' <Predicate = (!icmp_ln771)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5" [posit_lib.cpp:771]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln771 = icmp_eq  i2 %tmp, i2 2" [posit_lib.cpp:771]   --->   Operation 26 'icmp' 'icmp_ln771' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (3.76ns)   --->   "%mant = mul i60 %zext_ln748_1, i60 %zext_ln748" [posit_lib.cpp:778]   --->   Operation 27 'mul' 'mant' <Predicate = true> <Delay = 3.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ovf = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant, i32 59" [posit_lib.cpp:779]   --->   Operation 28 'bitselect' 'ovf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%sf_r_1 = add i6 %trunc_ln734, i6 1" [posit_lib.cpp:781]   --->   Operation 29 'add' 'sf_r_1' <Predicate = (ovf & !icmp_ln771)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node mantissa_4)   --->   "%mantissa = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 30" [posit_lib.cpp:782]   --->   Operation 30 'partselect' 'mantissa' <Predicate = (ovf & !or_ln820_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node mantissa_4)   --->   "%mantissa_1 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 29" [posit_lib.cpp:785]   --->   Operation 31 'partselect' 'mantissa_1' <Predicate = (!ovf & !or_ln820_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node regime_1)   --->   "%sf_r_3 = select i1 %ovf, i6 %sf_r_1, i6 %trunc_ln734" [posit_lib.cpp:800]   --->   Operation 32 'select' 'sf_r_3' <Predicate = (!icmp_ln771)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node mantissa_4)   --->   "%mantissa_2 = select i1 %ovf, i30 %mantissa, i30 %mantissa_1" [posit_lib.cpp:779]   --->   Operation 33 'select' 'mantissa_2' <Predicate = (!or_ln820_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime_1 = select i1 %icmp_ln771, i6 34, i6 %sf_r_3" [posit_lib.cpp:771]   --->   Operation 34 'select' 'regime_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln803 = icmp_sgt  i6 %regime_1, i6 29" [posit_lib.cpp:803]   --->   Operation 35 'icmp' 'icmp_ln803' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln804 = icmp_sgt  i6 %regime_1, i6 34" [posit_lib.cpp:804]   --->   Operation 36 'icmp' 'icmp_ln804' <Predicate = (!or_ln820)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node regime)   --->   "%select_ln804 = select i1 %icmp_ln804, i6 %regime_1, i6 34" [posit_lib.cpp:804]   --->   Operation 37 'select' 'select_ln804' <Predicate = (!or_ln820)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node regime)   --->   "%select_ln820 = select i1 %isZero, i6 0, i6 30" [posit_lib.cpp:820]   --->   Operation 38 'select' 'select_ln820' <Predicate = (or_ln820)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node regime)   --->   "%or_ln820 = or i1 %isZero, i1 %icmp_ln803" [posit_lib.cpp:820]   --->   Operation 39 'or' 'or_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%regime = select i1 %or_ln820, i6 %select_ln820, i6 %select_ln804" [posit_lib.cpp:820]   --->   Operation 40 'select' 'regime' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node mantissa_4)   --->   "%select_ln820_2 = select i1 %isZero, i30 0, i30 536870912" [posit_lib.cpp:820]   --->   Operation 41 'select' 'select_ln820_2' <Predicate = (or_ln820_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node mantissa_4)   --->   "%or_ln820_1 = or i1 %isZero, i1 %icmp_ln771" [posit_lib.cpp:820]   --->   Operation 42 'or' 'or_ln820_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.46ns) (out node of the LUT)   --->   "%mantissa_4 = select i1 %or_ln820_1, i30 %select_ln820_2, i30 %mantissa_2" [posit_lib.cpp:820]   --->   Operation 43 'select' 'mantissa_4' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln820 = xor i1 %isZero, i1 1" [posit_lib.cpp:820]   --->   Operation 44 'xor' 'xor_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%sign_2 = and i1 %sign, i1 %xor_ln820" [posit_lib.cpp:820]   --->   Operation 45 'and' 'sign_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i38 <undef>, i1 %sign_2" [posit_lib.cpp:820]   --->   Operation 46 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i38 %newret1, i1 %isZero" [posit_lib.cpp:820]   --->   Operation 47 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i38 %newret3, i6 %regime" [posit_lib.cpp:820]   --->   Operation 48 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i38 %newret5, i30 %mantissa_4" [posit_lib.cpp:820]   --->   Operation 49 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln820 = ret i38 %newret7" [posit_lib.cpp:820]   --->   Operation 50 'ret' 'ret_ln820' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_isZero]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_regime1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_exponent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_mantissa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_isZero]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_regime1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_exponent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_mantissa3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_mantissa3_read (read       ) [ 00]
y_exponent2_read (read       ) [ 00]
y_regime1_read   (read       ) [ 00]
y_isZero_read    (read       ) [ 00]
y_sign_read      (read       ) [ 00]
x_mantissa_read  (read       ) [ 00]
x_exponent2_read (read       ) [ 00]
x_regime1_read   (read       ) [ 00]
x_isZero_read    (read       ) [ 00]
x_sign_read      (read       ) [ 00]
zext_ln748       (zext       ) [ 00]
zext_ln748_1     (zext       ) [ 00]
sign             (xor        ) [ 00]
isZero           (or         ) [ 00]
sext_ln755       (sext       ) [ 00]
zext_ln756       (zext       ) [ 00]
sext_ln756       (sext       ) [ 00]
zext_ln757       (zext       ) [ 00]
add_ln757        (add        ) [ 00]
add_ln757_1      (add        ) [ 00]
zext_ln757_1     (zext       ) [ 00]
sf_r             (add        ) [ 00]
trunc_ln734      (trunc      ) [ 00]
tmp              (partselect ) [ 00]
icmp_ln771       (icmp       ) [ 01]
mant             (mul        ) [ 00]
ovf              (bitselect  ) [ 01]
sf_r_1           (add        ) [ 00]
mantissa         (partselect ) [ 00]
mantissa_1       (partselect ) [ 00]
sf_r_3           (select     ) [ 00]
mantissa_2       (select     ) [ 00]
regime_1         (select     ) [ 00]
icmp_ln803       (icmp       ) [ 00]
icmp_ln804       (icmp       ) [ 00]
select_ln804     (select     ) [ 00]
select_ln820     (select     ) [ 00]
or_ln820         (or         ) [ 01]
regime           (select     ) [ 00]
select_ln820_2   (select     ) [ 00]
or_ln820_1       (or         ) [ 01]
mantissa_4       (select     ) [ 00]
xor_ln820        (xor        ) [ 00]
sign_2           (and        ) [ 00]
newret1          (insertvalue) [ 00]
newret3          (insertvalue) [ 00]
newret5          (insertvalue) [ 00]
newret7          (insertvalue) [ 00]
ret_ln820        (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_sign">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sign"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_isZero">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_isZero"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_regime1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_regime1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_exponent2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_exponent2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_mantissa">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mantissa"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_sign">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sign"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_isZero">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_isZero"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_regime1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_regime1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_exponent2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_exponent2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="y_mantissa3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_mantissa3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_mantissa3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="30" slack="0"/>
<pin id="62" dir="0" index="1" bw="30" slack="0"/>
<pin id="63" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_mantissa3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="y_exponent2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_exponent2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_regime1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_regime1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_isZero_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_isZero_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_sign_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_sign_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_mantissa_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="0" index="1" bw="30" slack="0"/>
<pin id="93" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_mantissa_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_exponent2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_exponent2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_regime1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_regime1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_isZero_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_isZero_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_sign_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sign_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mant_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="0" index="1" bw="30" slack="0"/>
<pin id="123" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mant/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln748_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln748/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln748_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="30" slack="0"/>
<pin id="131" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln748_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sign/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="isZero_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="isZero/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln755_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln755/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln756_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln756/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln756_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln756/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln757_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln757_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln757_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln757_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sf_r_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln734_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln734/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln771_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln771/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ovf_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="60" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ovf/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sf_r_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_r_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mantissa_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="30" slack="0"/>
<pin id="218" dir="0" index="1" bw="60" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mantissa_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="30" slack="0"/>
<pin id="226" dir="0" index="1" bw="60" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mantissa_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sf_r_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_r_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mantissa_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="30" slack="0"/>
<pin id="243" dir="0" index="2" bw="30" slack="0"/>
<pin id="244" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="regime_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln803_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln803/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln804_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln804/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln804_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln820_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln820_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="regime_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="regime/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln820_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="30" slack="0"/>
<pin id="301" dir="0" index="2" bw="30" slack="0"/>
<pin id="302" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln820_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln820_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mantissa_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="30" slack="0"/>
<pin id="315" dir="0" index="2" bw="30" slack="0"/>
<pin id="316" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_4/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln820_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln820/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sign_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sign_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="newret1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="38" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="newret3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="38" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="newret5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="38" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="newret7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="38" slack="0"/>
<pin id="352" dir="0" index="1" bw="30" slack="0"/>
<pin id="353" dir="1" index="2" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="90" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="60" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="138"><net_src comp="114" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="84" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="108" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="102" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="66" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="146" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="158" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="162" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="178" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="184" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="120" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="120" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="202" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="210" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="184" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="202" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="216" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="224" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="196" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="248" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="248" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="140" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="140" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="256" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="276" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="268" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="140" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="140" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="196" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="240" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="140" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="134" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="140" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="290" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="312" pin="3"/><net_sink comp="350" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: positMul : x_sign | {1 }
	Port: positMul : x_isZero | {1 }
	Port: positMul : x_regime1 | {1 }
	Port: positMul : x_exponent2 | {1 }
	Port: positMul : x_mantissa | {1 }
	Port: positMul : y_sign | {1 }
	Port: positMul : y_isZero | {1 }
	Port: positMul : y_regime1 | {1 }
	Port: positMul : y_exponent2 | {1 }
	Port: positMul : y_mantissa3 | {1 }
  - Chain level:
	State 1
		add_ln757 : 1
		add_ln757_1 : 1
		zext_ln757_1 : 2
		sf_r : 3
		trunc_ln734 : 4
		tmp : 4
		icmp_ln771 : 5
		mant : 1
		ovf : 2
		sf_r_1 : 5
		mantissa : 2
		mantissa_1 : 2
		sf_r_3 : 6
		mantissa_2 : 3
		regime_1 : 7
		icmp_ln803 : 8
		icmp_ln804 : 8
		select_ln804 : 9
		or_ln820 : 9
		regime : 10
		or_ln820_1 : 6
		mantissa_4 : 6
		newret3 : 1
		newret5 : 11
		newret7 : 12
		ret_ln820 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        sf_r_3_fu_232        |    0    |    0    |    6    |
|          |      mantissa_2_fu_240      |    0    |    0    |    29   |
|          |       regime_1_fu_248       |    0    |    0    |    6    |
|  select  |     select_ln804_fu_268     |    0    |    0    |    6    |
|          |     select_ln820_fu_276     |    0    |    0    |    6    |
|          |        regime_fu_290        |    0    |    0    |    6    |
|          |    select_ln820_2_fu_298    |    0    |    0    |    29   |
|          |      mantissa_4_fu_312      |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln757_fu_162      |    0    |    0    |    13   |
|    add   |      add_ln757_1_fu_168     |    0    |    0    |    9    |
|          |         sf_r_fu_178         |    0    |    0    |    16   |
|          |        sf_r_1_fu_210        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln771_fu_196      |    0    |    0    |    9    |
|   icmp   |      icmp_ln803_fu_256      |    0    |    0    |    13   |
|          |      icmp_ln804_fu_262      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         mant_fu_120         |    4    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |        isZero_fu_140        |    0    |    0    |    2    |
|    or    |       or_ln820_fu_284       |    0    |    0    |    2    |
|          |      or_ln820_1_fu_306      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |         sign_fu_134         |    0    |    0    |    2    |
|          |       xor_ln820_fu_320      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |        sign_2_fu_326        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | y_mantissa3_read_read_fu_60 |    0    |    0    |    0    |
|          | y_exponent2_read_read_fu_66 |    0    |    0    |    0    |
|          |  y_regime1_read_read_fu_72  |    0    |    0    |    0    |
|          |   y_isZero_read_read_fu_78  |    0    |    0    |    0    |
|   read   |    y_sign_read_read_fu_84   |    0    |    0    |    0    |
|          |  x_mantissa_read_read_fu_90 |    0    |    0    |    0    |
|          | x_exponent2_read_read_fu_96 |    0    |    0    |    0    |
|          |  x_regime1_read_read_fu_102 |    0    |    0    |    0    |
|          |  x_isZero_read_read_fu_108  |    0    |    0    |    0    |
|          |   x_sign_read_read_fu_114   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln748_fu_124      |    0    |    0    |    0    |
|          |     zext_ln748_1_fu_129     |    0    |    0    |    0    |
|   zext   |      zext_ln756_fu_150      |    0    |    0    |    0    |
|          |      zext_ln757_fu_158      |    0    |    0    |    0    |
|          |     zext_ln757_1_fu_174     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln755_fu_146      |    0    |    0    |    0    |
|          |      sext_ln756_fu_154      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln734_fu_184     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_188         |    0    |    0    |    0    |
|partselect|       mantissa_fu_216       |    0    |    0    |    0    |
|          |      mantissa_1_fu_224      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          ovf_fu_202         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        newret1_fu_332       |    0    |    0    |    0    |
|insertvalue|        newret3_fu_338       |    0    |    0    |    0    |
|          |        newret5_fu_344       |    0    |    0    |    0    |
|          |        newret7_fu_350       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   239   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   239  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |   239  |
+-----------+--------+--------+--------+
