{"vcs1":{"timestamp_begin":1739348416.016685695, "rt":0.25, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739348416.341712356, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739348416.656603091, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348415.793844137}
{"VCS_COMP_START_TIME": 1739348415.793844137}
{"VCS_COMP_END_TIME": 1739348416.870105269}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150344}}
