{"Source Block": ["oh/spi/dv/dut_spi.v@43:53@HdlIdDef", "   wire\t\t\tm_miso;\t\t\t// From spi of spi.v\n   wire\t\t\tm_mosi;\t\t\t// From spi of spi.v\n   wire\t\t\tm_sclk;\t\t\t// From spi of spi.v\n   wire\t\t\tm_ss;\t\t\t// From spi of spi.v\n   wire [31:0]\t\treg_rdata;\t\t// From spi of spi.v\n   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n\n"], "Clone Blocks": [["oh/spi/dv/dut_spi.v@41:51", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_miso;\t\t\t// From spi of spi.v\n   wire\t\t\tm_mosi;\t\t\t// From spi of spi.v\n   wire\t\t\tm_sclk;\t\t\t// From spi of spi.v\n   wire\t\t\tm_ss;\t\t\t// From spi of spi.v\n   wire [31:0]\t\treg_rdata;\t\t// From spi of spi.v\n   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n"], ["oh/spi/dv/dut_spi.v@42:52", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_miso;\t\t\t// From spi of spi.v\n   wire\t\t\tm_mosi;\t\t\t// From spi of spi.v\n   wire\t\t\tm_sclk;\t\t\t// From spi of spi.v\n   wire\t\t\tm_ss;\t\t\t// From spi of spi.v\n   wire [31:0]\t\treg_rdata;\t\t// From spi of spi.v\n   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n"], ["oh/spi/dv/dut_spi.v@46:56", "   wire\t\t\tm_ss;\t\t\t// From spi of spi.v\n   wire [31:0]\t\treg_rdata;\t\t// From spi of spi.v\n   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n   // End of automatics\n\n   wire [AW-1:0] \tgpio_in;\t\t// To gpio of gpio.v\n   reg [N-1:0] \t\taccess_out;\n\n   //######################################################################\n   //DUT\n   //######################################################################\n"], ["oh/spi/dv/dut_spi.v@38:48", "   input [N-1:0]     wait_in;\n\n   /*AUTOINPUT*/ \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_miso;\t\t\t// From spi of spi.v\n   wire\t\t\tm_mosi;\t\t\t// From spi of spi.v\n   wire\t\t\tm_sclk;\t\t\t// From spi of spi.v\n   wire\t\t\tm_ss;\t\t\t// From spi of spi.v\n   wire [31:0]\t\treg_rdata;\t\t// From spi of spi.v\n   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n"]], "Diff Content": {"Delete": [[48, "   wire\t\t\tspi_irq;\t\t// From spi of spi.v\n"]], "Add": [[48, "   wire\t\t\tcore_spi_access;\t// From spi_slave of spi_slave.v\n"], [48, "   wire [PW-1:0]\tcore_spi_packet;\t// From spi_slave of spi_slave.v\n"], [48, "   wire\t\t\tcore_spi_wait;\t\t// From spi_slave of spi_slave.v\n"], [48, "   wire\t\t\tmiso;\t\t\t// From spi_slave of spi_slave.v\n"], [48, "   wire\t\t\tmosi;\t\t\t// From spi_master of spi_master.v\n"], [48, "   wire\t\t\tsclk;\t\t\t// From spi_master of spi_master.v\n"], [48, "   wire [SREGS*8-1:0]\tspi_regs;\t\t// From spi_slave of spi_slave.v\n"], [48, "   wire\t\t\tss;\t\t\t// From spi_master of spi_master.v\n"]]}}