$date
	Wed Mar 30 02:42:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Half_Substractor_test $end
$scope module Comb $end
$var wire 1 ! B $end
$var wire 1 " D $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
1!
1$
#10
0!
0$
1#
#15
0"
1$
#20
