static int F_1 ( int V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase V_2 :\r\ncase V_3 :\r\nreturn ( 1 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic void F_2 ( T_1 * V_4 )\r\n{\r\nV_4 -> V_5 . V_6 . V_7 [ V_8 ] = 0 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_9 ] = 2 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_10 ] = 4 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_11 ] = 0 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_12 ] = 2 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_13 ] = 4 ;\r\nV_4 -> V_5 . V_6 . V_7 [ V_14 ] = 3 ;\r\nV_4 -> V_15 . V_16 = V_4 -> V_5 . V_6 . V_17 [ 0 ] ;\r\nV_4 -> V_15 . V_18 = V_4 -> V_5 . V_6 . V_17 [ 2 ] ;\r\nV_4 -> V_15 . V_19 = V_4 -> V_5 . V_6 . V_17 [ 4 ] ;\r\nV_4 -> V_15 . V_20 = V_4 -> V_5 . V_6 . V_17 [ 0 ] ;\r\nV_4 -> V_15 . V_20 += V_21 ;\r\nV_4 -> V_15 . V_22 = V_4 -> V_5 . V_6 . V_17 [ 2 ] ;\r\nV_4 -> V_15 . V_22 += V_23 ;\r\nV_4 -> V_15 . V_24 = V_4 -> V_5 . V_6 . V_17 [ 4 ] ;\r\nV_4 -> V_15 . V_24 += V_25 ;\r\nV_4 -> V_15 . V_26 = V_4 -> V_5 . V_6 . V_27 [ 0 ] ;\r\nV_4 -> V_15 . V_28 = V_4 -> V_5 . V_6 . V_17 [ 3 ] ;\r\n}\r\nint F_3 ( T_1 * V_4 )\r\n{\r\nint V_27 = 0 ;\r\nint V_29 ;\r\nunsigned long V_30 [ 5 ] = {\r\nV_31 ,\r\n0x1000 ,\r\n0x2000 ,\r\n0x8000 ,\r\n0x1000\r\n} ;\r\nV_29 = F_1 ( V_4 -> V_32 ) ;\r\nif ( V_29 ) {\r\nV_30 [ 0 ] = V_33 ;\r\n}\r\nV_4 -> V_15 . V_34 = V_35 [ V_4 -> V_32 ] ;\r\nF_4 ((L_1, a->xdi_adapter.Properties.Name))\r\nfor ( V_27 = 0 ; V_27 < 5 ; V_27 ++ ) {\r\nV_4 -> V_5 . V_6 . V_27 [ V_27 ] =\r\nF_5 ( V_4 -> V_5 . V_6 . V_36 ,\r\nV_4 -> V_5 . V_6 . V_37 , V_27 ,\r\nV_4 -> V_5 . V_6 . V_38 ) ;\r\nif ( ! V_4 -> V_5 . V_6 . V_27 [ V_27 ]\r\n|| ( V_4 -> V_5 . V_6 . V_27 [ V_27 ] == 0xFFFFFFF0 ) ) {\r\nF_6 ((L_2, bar,\r\na->resources.pci.bar[bar]))\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nV_4 -> V_5 . V_6 . V_39 =\r\n( V_40 ) F_7 ( V_4 -> V_5 . V_6 . V_36 ,\r\nV_4 -> V_5 . V_6 . V_37 ,\r\nV_4 -> V_5 . V_6 . V_38 ) ;\r\nif ( ! V_4 -> V_5 . V_6 . V_39 ) {\r\nF_6 ( ( L_3 ) ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nfor ( V_27 = 0 ; V_27 < 5 ; V_27 ++ ) {\r\nV_4 -> V_5 . V_6 . V_17 [ V_27 ] =\r\nF_8 ( V_4 , V_27 , V_4 -> V_5 . V_6 . V_27 [ V_27 ] ,\r\nV_30 [ V_27 ] ) ;\r\nif ( ! V_4 -> V_5 . V_6 . V_17 [ V_27 ] ) {\r\nF_6 ((L_4,\r\na->controller, bar))\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nF_2 ( V_4 ) ;\r\nif ( F_10 ( V_4 ) ) {\r\nT_2 V_41 ;\r\nV_41 = V_4 -> V_5 . V_6 . V_27 [ 1 ] & 0xffff0000 ;\r\nV_41 |= ( ( T_2 ) V_4 -> V_5 . V_6 . V_36 ) << 8 ;\r\nV_41 += ( V_4 -> V_5 . V_6 . V_37 + V_4 -> V_42 + 1 ) ;\r\nV_4 -> V_15 . V_43 = V_41 & ~ 0xFF000000 ;\r\nF_6 ((L_5,\r\na->controller, a->xdi_adapter.serialNo))\r\n}\r\nif ( F_11 ( & V_4 -> V_15 . V_44 , L_6 ) ) {\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( F_11\r\n( & V_4 -> V_15 . V_45 , L_7 ) ) {\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nstrcpy ( V_4 -> V_15 . V_46 . V_47 , L_8 ) ;\r\nif ( F_12 ( & V_4 -> V_15 . V_46 ,\r\nV_48 , & V_4 -> V_15 ) ) {\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_4 -> V_15 . V_49 . V_50 =\r\nV_4 -> V_15 . V_46 . V_50 ;\r\nV_4 -> V_15 . V_51 = V_35 [ V_4 -> V_32 ] . V_51 ;\r\nV_4 -> V_15 . V_52 = V_35 [ V_4 -> V_32 ] . V_53 ;\r\nV_4 -> V_15 . V_54 =\r\nF_13 ( 0 , V_4 -> V_15 . V_52 * sizeof( V_55 ) ) ;\r\nif ( ! V_4 -> V_15 . V_54 ) {\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_4 -> V_15 . V_54 , 0x00 , V_4 -> V_15 . V_52 * sizeof( V_55 ) ) ;\r\nV_4 -> V_15 . V_4 . V_56 = & V_4 -> V_15 ;\r\nV_4 -> V_15 . V_57 = V_58 ;\r\nV_4 -> V_59 . V_60 = F_9 ;\r\nV_4 -> V_59 . V_61 = V_62 ;\r\nif ( V_29 ) {\r\nF_14 ( & V_4 -> V_15 ) ;\r\n} else {\r\nF_15 ( & V_4 -> V_15 ) ;\r\n}\r\nV_4 -> V_63 = F_16 ( V_4 ) ;\r\nif ( V_29 ) {\r\nF_17 ( V_4 -> V_5 . V_6 . V_38 ,\r\n(struct V_64 * * ) & V_4 -> V_15 . V_65 , 32 ) ;\r\n}\r\nV_4 -> V_15 . V_66 . V_67 = V_4 -> V_5 . V_6 . V_39 ;\r\nsprintf ( V_4 -> V_15 . V_66 . V_68 ,\r\nL_9 , ( long ) V_4 -> V_15 . V_43 ) ;\r\nif ( F_18 ( V_4 , V_4 -> V_15 . V_66 . V_67 ,\r\nV_4 -> V_15 . V_66 . V_68 ) ) {\r\nF_9 ( V_4 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_4 -> V_15 . V_66 . V_69 = 1 ;\r\nF_19 ( L_10 , V_4 -> V_15 . V_34 . V_70 ,\r\nV_4 -> V_5 . V_6 . V_39 , V_4 -> V_15 . V_43 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_9 ( T_1 * V_4 )\r\n{\r\nint V_27 = 0 ;\r\nif ( V_4 -> V_15 . V_71 ) {\r\nF_20 ( V_4 ) ;\r\n}\r\nif ( V_4 -> V_15 . V_66 . V_69 ) {\r\nF_21 ( V_4 , V_4 -> V_15 . V_66 . V_67 ) ;\r\n}\r\nV_4 -> V_15 . V_66 . V_69 = 0 ;\r\nfor ( V_27 = 0 ; V_27 < 5 ; V_27 ++ ) {\r\nif ( V_4 -> V_5 . V_6 . V_27 [ V_27 ]\r\n&& V_4 -> V_5 . V_6 . V_17 [ V_27 ] ) {\r\nF_22 ( V_4 -> V_5 . V_6 . V_17 [ V_27 ] ) ;\r\nV_4 -> V_5 . V_6 . V_27 [ V_27 ] = 0 ;\r\nV_4 -> V_5 . V_6 . V_17 [ V_27 ] = NULL ;\r\n}\r\n}\r\nF_23 ( & V_4 -> V_15 . V_49 ) ;\r\nF_23 ( & V_4 -> V_15 . V_46 ) ;\r\nF_24 ( & V_4 -> V_15 . V_46 ) ;\r\nV_4 -> V_15 . V_49 . V_50 = NULL ;\r\nF_25 ( & V_4 -> V_15 . V_44 , L_11 ) ;\r\nF_25 ( & V_4 -> V_15 . V_45 , L_11 ) ;\r\nif ( V_4 -> V_15 . V_54 ) {\r\nF_26 ( 0 , V_4 -> V_15 . V_54 ) ;\r\nV_4 -> V_15 . V_54 = NULL ;\r\n}\r\nV_4 -> V_15 . V_51 = 0 ;\r\nV_4 -> V_15 . V_52 = 0 ;\r\nF_27 ( V_4 -> V_5 . V_6 . V_38 ,\r\n(struct V_64 * ) V_4 -> V_15 .\r\nV_65 ) ;\r\nV_4 -> V_15 . V_65 = NULL ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_28 ( T_3 V_72 )\r\n{\r\nT_2 V_73 ;\r\nstruct V_74 T_4 * V_75 ;\r\nif ( ! V_72 -> V_16 || ! V_72 -> V_22 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( V_72 -> V_71 ) {\r\nF_6 ((L_12,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nV_75 = (struct V_74 T_4 * ) F_29 ( V_72 ) ;\r\nF_30 ( & V_75 -> V_76 , 0 ) ;\r\nF_31 ( V_72 , V_75 ) ;\r\nV_72 -> V_77 ( V_72 ) ;\r\nF_32 ( 10 ) ;\r\nV_75 = (struct V_74 T_4 * ) F_29 ( V_72 ) ;\r\nV_73 = F_33 ( & V_75 -> V_78 ) ;\r\nF_32 ( 10 ) ;\r\nif ( V_73 == F_33 ( & V_75 -> V_78 ) ) {\r\nF_31 ( V_72 , V_75 ) ;\r\nF_6 ((L_13,\r\nIoAdapter->ANum, IoAdapter->serialNo))\r\nreturn ( - 1 ) ;\r\n}\r\nif ( F_33 ( & V_75 -> V_76 ) ) {\r\nF_6 ((L_14,\r\nIoAdapter->ANum, IoAdapter->serialNo,\r\nREAD_DWORD(&boot->err)))\r\nF_31 ( V_72 , V_75 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nF_31 ( V_72 , V_75 ) ;\r\nV_72 -> V_79 = 0 ;\r\nif ( V_72 -> V_54 ) {\r\nmemset ( V_72 -> V_54 , 0x00 ,\r\nV_72 -> V_52 * sizeof( V_55 ) ) ;\r\n}\r\nV_72 -> V_80 = 0 ;\r\nV_72 -> V_81 = 0 ;\r\nV_72 -> V_82 = 0 ;\r\nV_72 -> V_83 = 0 ;\r\nmemset ( & V_72 -> V_4 . V_84 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_84 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_85 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_85 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_86 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_86 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_87 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_87 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_88 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_88 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_89 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_89 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_90 [ 0 ] , 0x00 ,\r\nsizeof( V_72 -> V_4 . V_90 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_91 [ 0 ] , 0x00 , sizeof( V_72 -> V_4 . V_91 ) ) ;\r\nmemset ( & V_72 -> V_4 . V_92 [ 0 ] , 0x00 , sizeof( V_72 -> V_4 . V_92 ) ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_34 ( T_3 V_72 ,\r\nT_2 V_93 ,\r\nconst V_40 * V_94 , T_2 V_95 , T_2 V_96 )\r\n{\r\nV_40 T_4 * V_97 = F_29 ( V_72 ) ;\r\nV_40 T_4 * V_98 = V_97 ;\r\nif ( ( ( V_93 + V_95 ) >= V_96 ) || ! V_98 ) {\r\nF_31 ( V_72 , V_97 ) ;\r\nF_6 ((L_15,\r\nIoAdapter->ANum, address + length))\r\nreturn ( - 1 ) ;\r\n}\r\nV_98 += V_93 ;\r\nwhile ( V_95 -- ) {\r\nF_35 ( V_98 ++ , * V_94 ++ ) ;\r\n}\r\nF_31 ( V_72 , V_97 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_36 ( T_3 V_72 ,\r\nT_2 V_99 , T_2 V_100 )\r\n{\r\nT_2 V_73 ;\r\nint V_101 = 0 ;\r\nV_40 T_4 * V_97 ;\r\nstruct V_74 T_4 * V_75 = (struct V_74 T_4 * ) F_29 ( V_72 ) ;\r\nT_5 * V_4 = & V_72 -> V_4 ;\r\nif ( V_72 -> V_71 ) {\r\nF_31 ( V_72 , V_75 ) ;\r\nF_6 ((L_16,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! V_75 ) {\r\nF_31 ( V_72 , V_75 ) ;\r\nF_6 ((L_17,\r\nIoAdapter->serialNo))\r\nreturn ( - 1 ) ;\r\n}\r\nsprintf ( V_72 -> V_70 , L_18 , ( int ) V_72 -> V_102 ) ;\r\nF_4 ((L_19, IoAdapter->ANum,\r\nstart_address))\r\nF_30 ( & V_75 -> V_17 , V_99 ) ;\r\nF_30 ( & V_75 -> V_103 , 3 ) ;\r\nfor ( V_73 = 0 ; V_73 < 300 ; ++ V_73 ) {\r\nF_32 ( 10 ) ;\r\nif ( ( F_33 ( & V_75 -> V_104 ) >> 16 ) == 0x4447 ) {\r\nF_4 ((L_20,\r\nIoAdapter->ANum, (i / 100), (i % 100)))\r\nV_101 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_101 ) {\r\nV_40 T_4 * V_97 = ( V_40 T_4 * ) V_75 ;\r\nT_2 V_105 ;\r\nT_2 V_106 ;\r\nV_105 = F_33 ( & V_97 [ 0x80 ] ) ;\r\nV_106 = F_33 ( & V_97 [ 0x1c ] ) ;\r\nF_6 ((L_21,\r\nIoAdapter->ANum, READ_DWORD(&boot->signature),\r\nTrapId, debug))\r\nF_31 ( V_72 , V_75 ) ;\r\nif ( V_72 -> V_107 ) {\r\n( * ( V_72 -> V_107 ) ) ( V_72 ) ;\r\n}\r\nV_72 -> V_108 ( V_72 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nF_31 ( V_72 , V_75 ) ;\r\nV_72 -> V_71 = true ;\r\nV_72 -> V_109 = 0 ;\r\nV_97 = F_37 ( V_72 ) ;\r\nF_30 ( V_97 , ( T_2 ) ~ 0x03E00000 ) ;\r\nF_38 ( V_72 , V_97 ) ;\r\nV_4 -> V_110 = 1 ;\r\nV_4 -> V_111 ( V_4 , & V_112 -> V_110 , 1 ) ;\r\nfor ( V_73 = 100 ; ! V_72 -> V_109 && ( V_73 -- > 0 ) ; F_32 ( 10 ) ) ;\r\nif ( ! V_72 -> V_109 ) {\r\nF_6 ((L_22,\r\nIoAdapter->ANum))\r\nV_72 -> V_71 = false ;\r\nV_72 -> V_108 ( V_72 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_72 -> V_34 . V_113 = ( V_114 ) V_100 ;\r\nF_39 ( V_72 -> V_102 ) ;\r\nF_4 ((L_23, IoAdapter->ANum))\r\nF_40 ( V_72 -> V_102 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic void F_41 ( T_1 * V_4 )\r\n{\r\nT_3 V_72 = & V_4 -> V_15 ;\r\nV_72 -> V_115 ( V_72 ) ;\r\nV_72 -> V_116 ( & V_72 -> V_4 ) ;\r\nV_72 -> V_117 ( & V_72 -> V_4 ) ;\r\nV_72 -> V_116 ( & V_72 -> V_4 ) ;\r\nF_23 ( & V_72 -> V_46 ) ;\r\nF_23 ( & V_72 -> V_49 ) ;\r\n}\r\nstatic int F_20 ( T_1 * V_4 )\r\n{\r\nT_3 V_72 = & V_4 -> V_15 ;\r\nint V_73 = 100 ;\r\nif ( ! V_72 -> V_20 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! V_72 -> V_71 ) {\r\nF_6 ((L_24,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nV_72 -> V_71 = 0 ;\r\nF_42 ( V_72 -> V_102 ) ;\r\nV_4 -> V_118 = F_41 ;\r\nV_72 -> V_4 . V_110 = 1 ;\r\nV_72 -> V_4 . V_119 ( & V_72 -> V_4 , & V_112 -> V_110 ) ;\r\ndo {\r\nF_43 ( 10 ) ;\r\n} while ( V_73 -- && V_4 -> V_118 );\r\nif ( V_4 -> V_118 ) {\r\nF_41 ( V_4 ) ;\r\nV_4 -> V_118 = NULL ;\r\nF_6 ((L_25,\r\nIoAdapter->ANum))\r\n}\r\nV_72 -> V_4 . V_110 = 0 ;\r\nV_72 -> V_108 ( V_72 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nV_62 ( struct V_120 * V_4 ,\r\nT_6 * V_103 , int V_95 )\r\n{\r\nint V_121 = - 1 ;\r\nif ( V_103 -> V_122 != V_4 -> V_42 ) {\r\nF_6 ((L_26,\r\ncmd->adapter, a->controller))\r\nreturn ( - 1 ) ;\r\n}\r\nswitch ( V_103 -> V_123 ) {\r\ncase V_124 :\r\nV_4 -> V_125 . V_126 = sizeof( T_2 ) ;\r\nV_4 -> V_125 . V_94 =\r\nF_13 ( 0 , V_4 -> V_125 . V_126 ) ;\r\nif ( V_4 -> V_125 . V_94 ) {\r\n* ( T_2 * ) V_4 -> V_125 . V_94 =\r\n( T_2 ) V_4 -> V_32 ;\r\nV_4 -> V_125 . V_127 = V_128 ;\r\nV_121 = 0 ;\r\n}\r\nbreak;\r\ncase V_129 :\r\nV_4 -> V_125 . V_126 = sizeof( T_2 ) ;\r\nV_4 -> V_125 . V_94 =\r\nF_13 ( 0 , V_4 -> V_125 . V_126 ) ;\r\nif ( V_4 -> V_125 . V_94 ) {\r\n* ( T_2 * ) V_4 -> V_125 . V_94 =\r\n( T_2 ) V_4 -> V_15 . V_43 ;\r\nV_4 -> V_125 . V_127 = V_128 ;\r\nV_121 = 0 ;\r\n}\r\nbreak;\r\ncase V_130 :\r\nV_4 -> V_125 . V_126 = sizeof( T_2 ) * 9 ;\r\nV_4 -> V_125 . V_94 =\r\nF_13 ( 0 , V_4 -> V_125 . V_126 ) ;\r\nif ( V_4 -> V_125 . V_94 ) {\r\nint V_73 ;\r\nT_2 * V_94 = ( T_2 * ) V_4 -> V_125 . V_94 ;\r\nfor ( V_73 = 0 ; V_73 < 8 ; V_73 ++ ) {\r\n* V_94 ++ = V_4 -> V_5 . V_6 . V_27 [ V_73 ] ;\r\n}\r\n* V_94 ++ = ( T_2 ) V_4 -> V_5 . V_6 . V_39 ;\r\nV_4 -> V_125 . V_127 = V_128 ;\r\nV_121 = 0 ;\r\n}\r\nbreak;\r\ncase V_131 :\r\nV_121 = F_28 ( & V_4 -> V_15 ) ;\r\nbreak;\r\ncase V_132 :\r\nV_121 = F_34 ( & V_4 -> V_15 ,\r\nV_103 -> V_133 .\r\nV_134 . V_135 ,\r\n( V_40 * ) & V_103 [ 1 ] ,\r\nV_103 -> V_133 .\r\nV_134 . V_95 ,\r\nF_1 ( V_4 ->\r\nV_32 )\r\n? V_33 :\r\nV_31 ) ;\r\nbreak;\r\ncase V_136 :\r\nV_121 = F_20 ( V_4 ) ;\r\nbreak;\r\ncase V_137 :\r\nV_121 = F_36 ( & V_4 -> V_15 ,\r\nV_103 -> V_133 . V_138 .\r\nV_135 ,\r\nV_103 -> V_133 . V_138 .\r\nV_100 ) ;\r\nbreak;\r\ncase V_139 :\r\nV_4 -> V_15 . V_100 =\r\nV_103 -> V_133 . V_100 . V_100 ;\r\nV_4 -> V_15 . V_4 . V_140 =\r\nV_4 -> V_15 . V_100 ;\r\nF_44 ((L_27,\r\na->xdi_adapter.features))\r\nV_121 = 0 ;\r\nbreak;\r\ncase V_141 :\r\nV_4 -> V_125 . V_126 = sizeof( T_2 ) ;\r\nV_4 -> V_125 . V_94 =\r\nF_13 ( 0 , V_4 -> V_125 . V_126 ) ;\r\nif ( V_4 -> V_125 . V_94 ) {\r\nT_2 * V_94 = ( T_2 * ) V_4 -> V_125 . V_94 ;\r\nif ( ! V_4 -> V_15 . V_20 ||\r\n! V_4 -> V_15 . V_22 ||\r\n! V_4 -> V_15 . V_24 ) {\r\n* V_94 = 3 ;\r\n} else if ( V_4 -> V_15 . V_83 ) {\r\n* V_94 = 2 ;\r\n} else if ( V_4 -> V_15 . V_71 ) {\r\n* V_94 = 1 ;\r\n} else {\r\n* V_94 = 0 ;\r\n}\r\nV_4 -> V_125 . V_127 = V_128 ;\r\nV_121 = 0 ;\r\n}\r\nbreak;\r\ncase V_142 :\r\nV_121 = F_45 ( V_4 ) ;\r\nbreak;\r\ncase V_143 :\r\nif ( V_4 -> V_15 . V_16 ) {\r\nif (\r\n( V_4 -> V_125 . V_126 =\r\nV_103 -> V_133 . V_144 . V_95 ) ) {\r\nif (\r\n( V_4 -> V_125 . V_126 +\r\nV_103 -> V_133 . V_144 . V_135 ) <\r\nV_4 -> V_15 . V_145 ) {\r\nV_4 -> V_125 . V_94 =\r\nF_13 ( 0 ,\r\nV_4 -> V_125 .\r\nV_126 ) ;\r\nif ( V_4 -> V_125 . V_94 ) {\r\nV_40 T_4 * V_97 = F_29 ( & V_4 -> V_15 ) ;\r\nV_40 T_4 * V_146 = V_97 ;\r\nV_40 * V_147 = V_4 -> V_125 . V_94 ;\r\nT_2 V_148 = V_4 -> V_125 . V_126 ;\r\nV_146 += V_103 -> V_133 . V_144 . V_135 ;\r\nwhile ( V_148 -- ) {\r\n* V_147 ++ = F_46 ( V_146 ++ ) ;\r\n}\r\nV_4 -> V_125 . V_127 = V_128 ;\r\nF_31 ( & V_4 -> V_15 , V_97 ) ;\r\nV_121 = 0 ;\r\n}\r\n}\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nF_6 ((L_28, a->controller,\r\ncmd->command))\r\n}\r\nreturn ( V_121 ) ;\r\n}\r\nstatic int F_10 ( T_1 * V_4 )\r\n{\r\nV_40 V_94 [ 64 ] ;\r\nint V_73 ;\r\nT_2 V_148 = sizeof( V_94 ) ;\r\nvolatile V_40 T_4 * V_149 ;\r\nvolatile V_40 T_4 * V_150 ;\r\nV_40 V_151 ;\r\nV_149 = F_47 ( & V_4 -> V_15 ) ;\r\nV_151 = F_46 ( & V_149 [ 0xc3c ] ) ;\r\nif ( ! ( V_151 & 0x08 ) ) {\r\nF_35 ( & V_149 [ 0xc3c ] , V_151 ) ;\r\n}\r\nF_35 ( & V_149 [ V_152 ] , 0x00 ) ;\r\nF_35 ( & V_149 [ V_153 ] , 0xFF ) ;\r\nF_48 ( & V_4 -> V_15 , V_149 ) ;\r\nmemset ( V_94 , '\0' , V_148 ) ;\r\nV_150 = F_49 ( & V_4 -> V_15 ) ;\r\nfor ( V_73 = 0 ; V_73 < V_148 ; V_73 ++ ) {\r\nV_94 [ V_73 ] = F_46 ( & V_150 [ 0x8000 - V_148 + V_73 ] ) ;\r\n}\r\nF_50 ( & V_4 -> V_15 , V_150 ) ;\r\nV_149 = F_47 ( & V_4 -> V_15 ) ;\r\nF_35 ( & V_149 [ V_152 ] , 0xFC ) ;\r\nF_35 ( & V_149 [ V_153 ] , 0xFF ) ;\r\nF_48 ( & V_4 -> V_15 , V_149 ) ;\r\nif ( memcmp ( & V_94 [ 48 ] , L_29 , 12 ) ) {\r\n#if ! F_51 ( V_154 )\r\nV_114 V_103 = 0 , V_155 ;\r\nvoid * V_17 ;\r\nT_2 V_156 , V_157 , V_158 ;\r\nV_40 V_159 , V_160 ;\r\nvoid * V_38 ;\r\nV_158 = V_4 -> V_5 . V_6 . V_27 [ 4 ] ;\r\nV_157 = V_4 -> V_5 . V_6 . V_27 [ 3 ] ;\r\nV_156 = V_4 -> V_5 . V_6 . V_27 [ 1 ] ;\r\nF_6 ((L_30))\r\nF_4 ((L_31,\r\ndata[0], data[1], data[2], data[3],\r\ndata[4], data[5], data[6], data[7]))\r\nV_159 = V_4 -> V_5 . V_6 . V_36 ;\r\nV_160 = V_4 -> V_5 . V_6 . V_37 ;\r\nV_38 = V_4 -> V_5 . V_6 . V_38 ;\r\nF_52 ( V_159 , V_160 , 0x04 , & V_155 , sizeof( V_155 ) , V_38 ) ;\r\nF_53 ( V_159 , V_160 , 0x04 , & V_103 , sizeof( V_103 ) , V_38 ) ;\r\nF_53 ( V_159 , V_160 , 0x14 , & V_158 , sizeof( V_158 ) , V_38 ) ;\r\nF_53 ( V_159 , V_160 , 0x20 , & V_156 , sizeof( V_156 ) , V_38 ) ;\r\nF_53 ( V_159 , V_160 , 0x04 , & V_155 , sizeof( V_155 ) , V_38 ) ;\r\nV_17 = V_4 -> V_5 . V_6 . V_17 [ 1 ] ;\r\nV_4 -> V_5 . V_6 . V_17 [ 1 ] = V_4 -> V_5 . V_6 . V_17 [ 4 ] ;\r\nV_4 -> V_5 . V_6 . V_17 [ 4 ] = V_17 ;\r\nV_156 = V_4 -> V_5 . V_6 . V_27 [ 1 ] ;\r\nV_4 -> V_5 . V_6 . V_27 [ 1 ] = V_4 -> V_5 . V_6 . V_27 [ 4 ] ;\r\nV_4 -> V_5 . V_6 . V_27 [ 4 ] = V_156 ;\r\nV_148 = sizeof( V_94 ) ;\r\nV_149 = F_47 ( & V_4 -> V_15 ) ;\r\nif ( ! ( V_149 [ 0xc3c ] & 0x08 ) ) {\r\nV_149 [ 0xc3c ] |= 0x08 ;\r\n}\r\nV_149 [ V_152 ] = 0x00 ;\r\nV_149 [ V_153 ] = 0xFF ;\r\nF_48 ( & V_4 -> V_15 , V_149 ) ;\r\nmemset ( V_94 , '\0' , V_148 ) ;\r\nV_150 = F_49 ( & V_4 -> V_15 ) ;\r\nfor ( V_73 = 0 ; V_73 < V_148 ; V_73 ++ ) {\r\nV_94 [ V_73 ] = V_150 [ 0x8000 - V_148 + V_73 ] ;\r\n}\r\nF_49 ( & V_4 -> V_15 , V_150 ) ;\r\nV_149 = F_47 ( & V_4 -> V_15 ) ;\r\nV_149 [ V_152 ] = 0xFC ;\r\nV_149 [ V_153 ] = 0xFF ;\r\nF_48 ( & V_4 -> V_15 , V_149 ) ;\r\nif ( memcmp ( & V_94 [ 48 ] , L_29 , 12 ) ) {\r\nF_6 ((L_32))\r\nF_4 ((L_31,\r\ndata[0], data[1], data[2], data[3],\r\ndata[4], data[5], data[6], data[7]))\r\nreturn ( - 1 ) ;\r\n}\r\n#else\r\nF_6 ((L_33))\r\nF_4 ((L_31,\r\ndata[0], data[1], data[2], data[3],\r\ndata[4], data[5], data[6], data[7]))\r\nF_4 ((L_34, data[47], data[46],\r\ndata[45], data[44]))\r\n#endif\r\n}\r\nV_4 -> V_15 . V_43 =\r\n( V_94 [ 47 ] << 24 ) | ( V_94 [ 46 ] << 16 ) | ( V_94 [ 45 ] << 8 ) |\r\nV_94 [ 44 ] ;\r\nif ( ! V_4 -> V_15 . V_43\r\n|| ( V_4 -> V_15 . V_43 == 0xffffffff ) ) {\r\nV_4 -> V_15 . V_43 = 0 ;\r\nF_6 ((L_32))\r\nreturn ( - 1 ) ;\r\n}\r\nF_4 ((L_35, a->xdi_adapter.serialNo))\r\nF_44 ((L_36, (int) data[41],\r\n(int) data[40]))\r\nF_44 ((L_37, (int) data[33],\r\n(int) data[32]))\r\nF_44 ((L_38, (int) data[37],\r\n(int) data[36]))\r\nF_44 ((L_39,\r\n(int) ((data[28] > 90) ? 1900 : 2000) +\r\n(int) data[28], (int) data[29], (int) data[30]))\r\nreturn ( 0 ) ;\r\n}\r\nvoid F_54 ( T_3 V_72 )\r\n{\r\n}\r\nvoid F_55 ( T_3 V_72 )\r\n{\r\n}\r\nstatic int\r\nF_56 ( volatile V_40 T_4 * V_17 , volatile V_40 T_4 * V_94 , int V_161 )\r\n{\r\nV_114 V_162 ;\r\nF_57 ( V_17 , 0x4000 ) ;\r\nF_57 ( V_94 , V_163 ) ;\r\nF_57 ( V_17 , 0x4000 ) ;\r\nV_162 = F_58 ( V_94 ) ;\r\nif ( V_162 != V_163 ) {\r\nF_44 ((L_40,\r\ndsp, pattern, DSP_SIGNATURE_PROBE_WORD))\r\nreturn ( - 1 ) ;\r\n}\r\nF_57 ( V_17 , 0x4000 ) ;\r\nF_57 ( V_94 , ~ V_163 ) ;\r\nF_57 ( V_17 , 0x4000 ) ;\r\nV_162 = F_58 ( V_94 ) ;\r\nif ( V_162 != ( V_114 ) ~ V_163 ) {\r\nF_6 ((L_41,\r\ndsp, pattern, (word)~DSP_SIGNATURE_PROBE_WORD))\r\nreturn ( - 2 ) ;\r\n}\r\nF_44 ((L_42, dsp))\r\nreturn ( 0 ) ;\r\n}\r\nstatic T_2 F_16 ( T_1 * V_4 )\r\n{\r\nV_40 T_4 * V_164 ;\r\nV_40 T_4 * V_97 ;\r\nT_2 V_121 = 0 ;\r\nT_2 V_165 [ 7 ] = {\r\n0x00000000 ,\r\n0x00000800 ,\r\n0x00000840 ,\r\n0x00001000 ,\r\n0x00001040 ,\r\n0x00000000\r\n} ;\r\nV_40 T_4 * V_166 ;\r\nV_40 T_4 * V_167 ;\r\nV_40 V_168 ;\r\nint V_169 = 0 , V_170 , V_171 ;\r\nif ( ! V_4 -> V_15 . V_18 || ! V_4 -> V_15 . V_22 ) {\r\nreturn ( 0 ) ;\r\n}\r\nV_97 = F_59 ( & V_4 -> V_15 ) ;\r\nF_35 ( V_97 , V_172 | V_173 ) ;\r\nF_60 ( & V_4 -> V_15 , V_97 ) ;\r\nF_32 ( 5 ) ;\r\nV_164 = F_61 ( & V_4 -> V_15 ) ;\r\nfor ( V_171 = 0 ; V_171 < 30 ; V_171 ++ ) {\r\nV_169 = V_171 / 7 + 1 ;\r\nV_170 = V_171 % 7 ;\r\nV_167 = V_164 ;\r\nV_166 = V_164 ;\r\nV_167 += V_165 [ V_169 ] ;\r\nV_166 += V_165 [ V_169 ] ;\r\nV_167 += ( V_170 * 8 ) ;\r\nV_166 += ( V_170 * 8 ) + 0x80 ;\r\nif ( ! F_56\r\n( V_166 , V_167 , V_171 + 1 ) ) {\r\nV_121 |= ( 1 << V_171 ) ;\r\n}\r\n}\r\nF_62 ( & V_4 -> V_15 , V_164 ) ;\r\nV_97 = F_59 ( & V_4 -> V_15 ) ;\r\nF_35 ( V_97 , V_172 | V_174 | V_175 ) ;\r\nF_60 ( & V_4 -> V_15 , V_97 ) ;\r\nF_32 ( 5 ) ;\r\nfor ( V_169 = 0 ; V_169 < 4 ; V_169 ++ ) {\r\nV_168 = ( ( V_121 >> ( V_169 * 7 ) ) & 0x7F ) ;\r\nif ( V_168 && ( V_168 != 0x7F ) ) {\r\nfor ( V_170 = 0 ; V_170 < 7 ; V_170 ++ ) {\r\nif ( ! ( V_168 & ( 1 << V_170 ) ) ) {\r\nF_6 ((L_43,\r\ndsp_row + 1,\r\ndsp_index + 1))\r\n}\r\n}\r\n}\r\n}\r\nif ( ! ( V_121 & 0x10000000 ) ) {\r\nF_6 ((L_44))\r\n}\r\nif ( ! ( V_121 & 0x20000000 ) ) {\r\nF_6 ((L_45))\r\n}\r\nF_4 ((L_46))\r\nF_4 ((L_47))\r\nF_4 ((L_46))\r\nF_4 ((L_48))\r\nF_4 ((L_46))\r\nF_4 ((L_49,\r\n((ret >> (0 * 7)) & 0x7F) ? L_50 : L_51,\r\n((ret >> (1 * 7)) & 0x7F) ? L_50 : L_51,\r\n((ret >> (2 * 7)) & 0x7F) ? L_50 : L_51,\r\n((ret >> (3 * 7)) & 0x7F) ? L_50 : L_51))\r\nF_4 ((L_46))\r\nF_4 ((L_52, ret,\r\n~ret & 0x3fffffff))\r\nreturn ( V_121 ) ;\r\n}
