$date
	Sat Mar 12 19:22:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! working $end
$var wire 64 " result [0:63] $end
$var wire 1 # done $end
$var reg 32 $ a [0:31] $end
$var reg 32 % b [0:31] $end
$var reg 1 & clock $end
$var reg 1 ' mul $end
$var reg 1 ( reset $end
$scope module top $end
$var wire 32 ) a [0:31] $end
$var wire 32 * b [0:31] $end
$var wire 1 & clk $end
$var wire 1 ' mul $end
$var wire 1 ( reset $end
$var wire 16 + b_l [0:15] $end
$var wire 16 , b_h [0:15] $end
$var wire 16 - a_l [0:15] $end
$var wire 16 . a_h [0:15] $end
$var reg 3 / CurrentState [0:2] $end
$var reg 32 0 H [0:31] $end
$var reg 32 1 L [0:31] $end
$var reg 3 2 NextState [0:2] $end
$var reg 32 3 P [0:31] $end
$var reg 32 4 Z [0:31] $end
$var reg 1 # done $end
$var reg 64 5 result [0:63] $end
$var reg 1 ! working $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
b0 4
b0 3
bx 2
b0 1
b0 0
bx /
b0 .
b10 -
b0 ,
b10 +
b10 *
b10 )
1(
0'
0&
b10 %
b10 $
x#
b0 "
x!
$end
#1
0#
0!
b0 2
b0 /
1&
#2
0&
0(
#3
1&
#4
0&
#5
b100 1
b1 /
1!
b10 2
1&
1'
#6
0&
#7
b100 3
b11 2
b10 /
1&
#8
0&
#9
b100 2
b11 /
1&
#10
0&
#11
1#
b100 "
b100 5
0!
b0 2
b100 /
1&
#12
0&
#13
0#
1!
b1 2
b0 /
1&
#14
0&
#15
b10 2
b1 /
1&
#16
0&
#17
b11 2
b10 /
1&
#18
0&
#19
b100 2
b11 /
1&
#20
0&
#21
1#
0!
b0 2
b100 /
1&
