{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412008881986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412008881986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:41:21 2014 " "Processing started: Mon Sep 29 11:41:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412008881986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412008881986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c Complete_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412008881987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412008882672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Complete_Adder.sv(257) " "Verilog HDL warning at Complete_Adder.sv(257): extended using \"x\" or \"z\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1412008882787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_adder.sv 11 11 " "Found 11 design units, including 11 entities, in source file complete_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Adder " "Found entity 1: Complete_Adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_ripple_adder " "Found entity 2: carry_ripple_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_one_mux " "Found entity 3: two_one_mux" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_select_adder " "Found entity 4: carry_select_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_unit " "Found entity 5: register_unit" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "7 half_adder " "Found entity 7: half_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "8 cla_adder4 " "Found entity 8: cla_adder4" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "9 carry_lookahead_adder " "Found entity 9: carry_lookahead_adder" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder4 " "Found entity 10: adder4" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""} { "Info" "ISGN_ENTITY_NAME" "11 HexDriver " "Found entity 11: HexDriver" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412008882792 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Complete_Adder.v " "Can't analyze file -- file Complete_Adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1412008882799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Adder " "Elaborating entity \"Complete_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412008882861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "Complete_Adder.sv" "reg_unit" { Text "C:/ece385/lab5/Complete_Adder.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412008882890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_ripple_adder carry_ripple_adder:cra " "Elaborating entity \"carry_ripple_adder\" for hierarchy \"carry_ripple_adder:cra\"" {  } { { "Complete_Adder.sv" "cra" { Text "C:/ece385/lab5/Complete_Adder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412008882922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 carry_ripple_adder:cra\|adder4:A41 " "Elaborating entity \"adder4\" for hierarchy \"carry_ripple_adder:cra\|adder4:A41\"" {  } { { "Complete_Adder.sv" "A41" { Text "C:/ece385/lab5/Complete_Adder.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412008882953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_ripple_adder:cra\|adder4:A41\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_ripple_adder:cra\|adder4:A41\|full_adder:FA0\"" {  } { { "Complete_Adder.sv" "FA0" { Text "C:/ece385/lab5/Complete_Adder.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412008882969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "Complete_Adder.sv" "Hex0" { Text "C:/ece385/lab5/Complete_Adder.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412008883004 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[15\] register_unit:reg_unit\|R\[15\]~_emulated register_unit:reg_unit\|R\[15\]~1 " "Register \"register_unit:reg_unit\|R\[15\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[15\]~_emulated\" and latch \"register_unit:reg_unit\|R\[15\]~1\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[14\] register_unit:reg_unit\|R\[14\]~_emulated register_unit:reg_unit\|R\[14\]~6 " "Register \"register_unit:reg_unit\|R\[14\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[14\]~_emulated\" and latch \"register_unit:reg_unit\|R\[14\]~6\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[13\] register_unit:reg_unit\|R\[13\]~_emulated register_unit:reg_unit\|R\[13\]~11 " "Register \"register_unit:reg_unit\|R\[13\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[13\]~_emulated\" and latch \"register_unit:reg_unit\|R\[13\]~11\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[12\] register_unit:reg_unit\|R\[12\]~_emulated register_unit:reg_unit\|R\[12\]~16 " "Register \"register_unit:reg_unit\|R\[12\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[12\]~_emulated\" and latch \"register_unit:reg_unit\|R\[12\]~16\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[11\] register_unit:reg_unit\|R\[11\]~_emulated register_unit:reg_unit\|R\[11\]~21 " "Register \"register_unit:reg_unit\|R\[11\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[11\]~_emulated\" and latch \"register_unit:reg_unit\|R\[11\]~21\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[10\] register_unit:reg_unit\|R\[10\]~_emulated register_unit:reg_unit\|R\[10\]~26 " "Register \"register_unit:reg_unit\|R\[10\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[10\]~_emulated\" and latch \"register_unit:reg_unit\|R\[10\]~26\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[9\] register_unit:reg_unit\|R\[9\]~_emulated register_unit:reg_unit\|R\[9\]~31 " "Register \"register_unit:reg_unit\|R\[9\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[9\]~_emulated\" and latch \"register_unit:reg_unit\|R\[9\]~31\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[8\] register_unit:reg_unit\|R\[8\]~_emulated register_unit:reg_unit\|R\[8\]~36 " "Register \"register_unit:reg_unit\|R\[8\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[8\]~_emulated\" and latch \"register_unit:reg_unit\|R\[8\]~36\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[7\] register_unit:reg_unit\|R\[7\]~_emulated register_unit:reg_unit\|R\[7\]~41 " "Register \"register_unit:reg_unit\|R\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[7\]~_emulated\" and latch \"register_unit:reg_unit\|R\[7\]~41\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[6\] register_unit:reg_unit\|R\[6\]~_emulated register_unit:reg_unit\|R\[6\]~46 " "Register \"register_unit:reg_unit\|R\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[6\]~_emulated\" and latch \"register_unit:reg_unit\|R\[6\]~46\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[5\] register_unit:reg_unit\|R\[5\]~_emulated register_unit:reg_unit\|R\[5\]~51 " "Register \"register_unit:reg_unit\|R\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[5\]~_emulated\" and latch \"register_unit:reg_unit\|R\[5\]~51\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[4\] register_unit:reg_unit\|R\[4\]~_emulated register_unit:reg_unit\|R\[4\]~56 " "Register \"register_unit:reg_unit\|R\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[4\]~_emulated\" and latch \"register_unit:reg_unit\|R\[4\]~56\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[3\] register_unit:reg_unit\|R\[3\]~_emulated register_unit:reg_unit\|R\[3\]~61 " "Register \"register_unit:reg_unit\|R\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[3\]~_emulated\" and latch \"register_unit:reg_unit\|R\[3\]~61\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[2\] register_unit:reg_unit\|R\[2\]~_emulated register_unit:reg_unit\|R\[2\]~66 " "Register \"register_unit:reg_unit\|R\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[2\]~_emulated\" and latch \"register_unit:reg_unit\|R\[2\]~66\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[0\] register_unit:reg_unit\|R\[0\]~_emulated register_unit:reg_unit\|R\[0\]~71 " "Register \"register_unit:reg_unit\|R\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[0\]~_emulated\" and latch \"register_unit:reg_unit\|R\[0\]~71\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|R\[1\] register_unit:reg_unit\|R\[1\]~_emulated register_unit:reg_unit\|R\[1\]~76 " "Register \"register_unit:reg_unit\|R\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|R\[1\]~_emulated\" and latch \"register_unit:reg_unit\|R\[1\]~76\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1412008884170 "|Complete_Adder|register_unit:reg_unit|R[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1412008884170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412008884455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385/lab5/output_files/Complete_Adder.map.smsg " "Generated suppressed messages file C:/ece385/lab5/output_files/Complete_Adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1412008886183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412008886443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412008886443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412008886592 "|Complete_Adder|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412008886592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412008886593 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412008886593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412008886593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412008886593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412008886656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:41:26 2014 " "Processing ended: Mon Sep 29 11:41:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412008886656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412008886656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412008886656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412008886656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412008890989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412008890990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:41:30 2014 " "Processing started: Mon Sep 29 11:41:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412008890990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1412008890990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1412008890991 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1412008891162 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1412008891164 ""}
{ "Info" "0" "" "Revision = Complete_Adder" {  } {  } 0 0 "Revision = Complete_Adder" 0 0 "Fitter" 0 0 1412008891164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1412008891329 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Complete_Adder EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Complete_Adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1412008891340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412008891478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412008891478 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1412008893313 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1412008893337 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412008893505 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1412008893505 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412008893511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412008893511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412008893511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412008893511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 331 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412008893511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1412008893511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1412008893516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1412008896444 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_Adder.sdc " "Synopsys Design Constraints File file not found: 'Complete_Adder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1412008896445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1412008896447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1412008896452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1412008896453 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1412008896454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_unit:reg_unit\|R\[15\]~127  " "Automatically promoted node register_unit:reg_unit\|R\[15\]~127 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[15\]~0 " "Destination node register_unit:reg_unit\|R\[15\]~0" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 141 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[15\]~2 " "Destination node register_unit:reg_unit\|R\[15\]~2" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 143 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[14\]~7 " "Destination node register_unit:reg_unit\|R\[14\]~7" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[14]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[13\]~12 " "Destination node register_unit:reg_unit\|R\[13\]~12" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[13]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[12\]~17 " "Destination node register_unit:reg_unit\|R\[12\]~17" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[12]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[11\]~22 " "Destination node register_unit:reg_unit\|R\[11\]~22" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[11]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[10\]~27 " "Destination node register_unit:reg_unit\|R\[10\]~27" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[10]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 168 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[9\]~32 " "Destination node register_unit:reg_unit\|R\[9\]~32" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[9]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 173 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[8\]~37 " "Destination node register_unit:reg_unit\|R\[8\]~37" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[8]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|R\[7\]~42 " "Destination node register_unit:reg_unit\|R\[7\]~42" {  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[7]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412008896475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1412008896475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1412008896475 ""}  } { { "Complete_Adder.sv" "" { Text "C:/ece385/lab5/Complete_Adder.sv" 159 -1 0 } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|R[15]~127 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ece385/lab5/" { { 0 { 0 ""} 0 265 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412008896475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1412008897352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412008897352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412008897353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412008897355 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412008897356 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1412008897357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1412008897357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1412008897358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1412008897358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1412008897359 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1412008897359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412008897508 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1412008897519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1412008911764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412008912018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1412008912106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1412008921137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412008921137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1412008921900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/ece385/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 11 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1412008931015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1412008931015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412008933222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1412008933222 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1412008933222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1412008933241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412008933403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412008934377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412008934528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412008935479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412008937060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385/lab5/output_files/Complete_Adder.fit.smsg " "Generated suppressed messages file C:/ece385/lab5/output_files/Complete_Adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1412008938017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412008938807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:42:18 2014 " "Processing ended: Mon Sep 29 11:42:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412008938807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412008938807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412008938807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1412008938807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1412008942995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412008942996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:42:22 2014 " "Processing started: Mon Sep 29 11:42:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412008942996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1412008942996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1412008942996 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1412008951936 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1412008952232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412008955454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:42:35 2014 " "Processing ended: Mon Sep 29 11:42:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412008955454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412008955454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412008955454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1412008955454 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1412008956163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1412008959848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412008959849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:42:39 2014 " "Processing started: Mon Sep 29 11:42:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412008959849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412008959849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c Complete_Adder " "Command: quartus_sta lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412008959849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1412008960026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412008960316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412008960458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412008960458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1412008960941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_Adder.sdc " "Synopsys Design Constraints File file not found: 'Complete_Adder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1412008961115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1412008961116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LoadB_L LoadB_L " "create_clock -period 1.000 -name LoadB_L LoadB_L" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1412008961117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Run Run " "create_clock -period 1.000 -name Run Run" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1412008961117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1412008961117 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1412008961120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412008961121 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1412008961123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1412008961146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1412008962772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1412008962772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.377 " "Worst-case setup slack is -4.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -66.560 Run  " "   -4.377             -66.560 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008962780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.140 " "Worst-case hold slack is 1.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 Run  " "    1.140               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008962790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.696 " "Worst-case recovery slack is -1.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696             -25.401 Run  " "   -1.696             -25.401 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008962799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.425 " "Worst-case removal slack is 1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 Run  " "    1.425               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008962808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 Run  " "   -3.000             -23.560 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB_L  " "   -3.000              -3.000 LoadB_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008962816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008962816 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1412008963002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1412008963058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1412008964279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964373 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1412008964394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1412008964394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.956 " "Worst-case setup slack is -3.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956             -60.269 Run  " "   -3.956             -60.269 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008964410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.028 " "Worst-case hold slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 Run  " "    1.028               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008964472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.565 " "Worst-case recovery slack is -1.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565             -23.523 Run  " "   -1.565             -23.523 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008964486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.301 " "Worst-case removal slack is 1.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 Run  " "    1.301               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008964537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 Run  " "   -3.000             -23.560 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB_L  " "   -3.000              -3.000 LoadB_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008964601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008964601 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1412008964830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1412008965196 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1412008965196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.658 " "Worst-case setup slack is -1.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -24.914 Run  " "   -1.658             -24.914 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008965215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.515 " "Worst-case hold slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 Run  " "    0.515               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008965236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.217 " "Worst-case recovery slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -2.543 Run  " "   -0.217              -2.543 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008965262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.697 " "Worst-case removal slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 Run  " "    0.697               0.000 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008965284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.582 Run  " "   -3.000             -21.582 Run " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB_L  " "   -3.000              -3.000 LoadB_L " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412008965305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412008965305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412008966591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412008966593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412008966879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:42:46 2014 " "Processing ended: Mon Sep 29 11:42:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412008966879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412008966879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412008966879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412008966879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412008971236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412008971237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 11:42:50 2014 " "Processing started: Mon Sep 29 11:42:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412008971237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412008971237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c Complete_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412008971237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_7_1200mv_85c_slow.svo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_7_1200mv_85c_slow.svo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_7_1200mv_0c_slow.svo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_7_1200mv_0c_slow.svo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_min_1200mv_0c_fast.svo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_min_1200mv_0c_fast.svo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder.svo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder.svo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_7_1200mv_85c_v_slow.sdo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_7_1200mv_85c_v_slow.sdo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_7_1200mv_0c_v_slow.sdo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_7_1200mv_0c_v_slow.sdo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972752 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_min_1200mv_0c_v_fast.sdo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_min_1200mv_0c_v_fast.sdo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Complete_Adder_v.sdo C:/ece385/lab5/simulation/modelsim/ simulation " "Generated file Complete_Adder_v.sdo in folder \"C:/ece385/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1412008972963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412008973097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 11:42:53 2014 " "Processing ended: Mon Sep 29 11:42:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412008973097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412008973097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412008973097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412008973097 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412008973842 ""}
