INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sha256_top -prj sha256.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sha256 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_sha256ctx_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_sha256ctx_bkb_ram
INFO: [VRFC 10-307] analyzing entity sha256_sha256ctx_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_final
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_sha256_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_transform_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_transform_m_ram
INFO: [VRFC 10-307] analyzing entity sha256_transform_m
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_transform_k.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_transform_k_rom
INFO: [VRFC 10-307] analyzing entity sha256_transform_k
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_seg_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_seg_buf_ram
INFO: [VRFC 10-307] analyzing entity sha256_seg_buf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_transform
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity sha256_AXILiteS_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/vhdl/sha256_update.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sha256_update
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.sha256_AXILiteS_s_axi_ram [\sha256_AXILiteS_s_axi_ram(depth...]
Compiling architecture behave of entity xil_defaultlib.sha256_AXILiteS_s_axi_ram [\sha256_AXILiteS_s_axi_ram(depth...]
Compiling architecture behave of entity xil_defaultlib.sha256_AXILiteS_s_axi [sha256_axilites_s_axi_default]
Compiling architecture rtl of entity xil_defaultlib.sha256_seg_buf_ram [\sha256_seg_buf_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.sha256_seg_buf [sha256_seg_buf_default]
Compiling architecture rtl of entity xil_defaultlib.sha256_sha256ctx_bkb_ram [\sha256_sha256ctx_bkb_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.sha256_sha256ctx_bkb [sha256_sha256ctx_bkb_default]
Compiling architecture rtl of entity xil_defaultlib.sha256_transform_k_rom [sha256_transform_k_rom_default]
Compiling architecture arch of entity xil_defaultlib.sha256_transform_k [sha256_transform_k_default]
Compiling architecture rtl of entity xil_defaultlib.sha256_transform_m_ram [\sha256_transform_m_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.sha256_transform_m [sha256_transform_m_default]
Compiling architecture behav of entity xil_defaultlib.sha256_transform [sha256_transform_default]
Compiling architecture behav of entity xil_defaultlib.sha256_final [sha256_final_default]
Compiling architecture behav of entity xil_defaultlib.sha256_update [sha256_update_default]
Compiling architecture behav of entity xil_defaultlib.sha256 [sha256_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_sha256_top
Built simulation snapshot sha256
