<stg><name>C_IO_L2_in_5_x1</name>


<trans_list>

<trans id="427" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18092" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18092" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp><and_exp><literal name="tmp_429" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="9" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="9" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="0"/>
</and_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="16" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="20" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="27" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="34" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x1126, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x1126, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln18082 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18082"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln18083 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18083"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln18092 = br void

]]></Node>
<StgValue><ssdm name="br_ln18092"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten141 = phi i5 0, void, i5 %add_ln890_225, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten141"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1173, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_5 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_225 = add i5 %indvar_flatten141, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_225"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten141, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890317 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890317"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln18092 = select i1 %icmp_ln890317, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln18092"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln18092 = or i1 %icmp_ln890317, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln18092"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln18092 = xor i1 %icmp_ln890317, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18092"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln18092 = and i1 %arb_5, i1 %xor_ln18092

]]></Node>
<StgValue><ssdm name="and_ln18092"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln18093 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1153

]]></Node>
<StgValue><ssdm name="specloopname_ln18093"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18092, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln18097 = br i1 %and_ln18092, void %.preheader16.preheader, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln18097"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18092" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0 %br_ln18099 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln18099"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln18172 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln18172"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln18262 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18262"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader16:0 %c3_25 = phi i4 %c3_27, void %.loopexit1216, i4 5, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="c3_25"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader16:1 %tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_25, i32 3

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:2 %br_ln18099 = br i1 %tmp_429, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18099"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1685

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_3 = zext i4 %c3_25

]]></Node>
<StgValue><ssdm name="zext_ln886_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_3 = icmp_ugt  i6 %zext_ln886_3, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln18101 = br i1 %icmp_ln886_3, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18101"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18104 = icmp_eq  i4 %c3_25, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln18104"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18104 = br i1 %icmp_ln18104, void %.preheader13.preheader, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln18104"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
<literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln890 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_429" val="0"/>
<literal name="icmp_ln886_3" val="0"/>
<literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0 %br_ln18114 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln18114"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp><and_exp><literal name="tmp_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln18138 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18138"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp><and_exp><literal name="tmp_429" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:0 %br_ln18146 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln18146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_25 = phi i4 %add_ln691_1184, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_25"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1184 = add i4 %c4_V_25, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1184"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:2 %icmp_ln890_1233 = icmp_eq  i4 %c4_V_25, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1233"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4 %br_ln18119 = br i1 %icmp_ln890_1233, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18119"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln18119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1133

]]></Node>
<StgValue><ssdm name="specloopname_ln18119"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln18121 = br void

]]></Node>
<StgValue><ssdm name="br_ln18121"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0 %c4_V_24 = phi i4 %add_ln691_1182, void, i4 0, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="c4_V_24"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1 %add_ln691_1182 = add i4 %c4_V_24, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1182"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="4">
<![CDATA[
.preheader14:2 %trunc_ln18114 = trunc i4 %c4_V_24

]]></Node>
<StgValue><ssdm name="trunc_ln18114"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader14:3 %tmp_472_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18114, i4 0

]]></Node>
<StgValue><ssdm name="tmp_472_cast"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:4 %icmp_ln890_1232 = icmp_eq  i4 %c4_V_24, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1232"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:6 %br_ln18105 = br i1 %icmp_ln890_1232, void %.split47, void %.loopexit1216.loopexit359

]]></Node>
<StgValue><ssdm name="br_ln18105"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln18105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1160

]]></Node>
<StgValue><ssdm name="specloopname_ln18105"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln18107 = br void

]]></Node>
<StgValue><ssdm name="br_ln18107"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit359:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_27 = add i4 %c3_25, i4 1

]]></Node>
<StgValue><ssdm name="c3_27"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18104" val="1"/>
<literal name="icmp_ln890_1232" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18104" val="0"/>
<literal name="icmp_ln890_1233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_73 = phi i5 %add_ln691_1185, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_73"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1185 = add i5 %c5_V_73, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1185"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1245 = icmp_eq  i5 %c5_V_73, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1245"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18121 = br i1 %icmp_ln890_1245, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln18121"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln18121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1134

]]></Node>
<StgValue><ssdm name="specloopname_ln18121"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_439 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_439

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_72 = phi i5 %add_ln691_1183, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_72"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1183 = add i5 %c5_V_72, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1183"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18114 = zext i5 %c5_V_72

]]></Node>
<StgValue><ssdm name="zext_ln18114"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18114 = add i7 %tmp_472_cast, i7 %zext_ln18114

]]></Node>
<StgValue><ssdm name="add_ln18114"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18114_1 = zext i7 %add_ln18114

]]></Node>
<StgValue><ssdm name="zext_ln18114_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18114_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1244 = icmp_eq  i5 %c5_V_72, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1244"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18107 = br i1 %icmp_ln890_1244, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln18107"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln18107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1157

]]></Node>
<StgValue><ssdm name="specloopname_ln18107"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_438 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln18114 = store i512 %tmp_438, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18114"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader11.preheader:0 %indvar_flatten60 = phi i17 %add_ln18139, void, i17 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten60"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader11.preheader:1 %indvar_flatten30 = phi i11 %select_ln890_424, void, i11 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten30"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader11.preheader:2 %indvar_flatten8 = phi i10 %select_ln890_423, void, i10 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader11.preheader:3 %c6_V_136 = phi i6 %select_ln890_420, void, i6 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_136"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11.preheader:4 %c7_V_74 = phi i4 %add_ln691_1176, void, i4 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_74"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader11.preheader:5 %add_ln18139 = add i17 %indvar_flatten60, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18139"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6">
<![CDATA[
.preheader11.preheader:6 %empty = trunc i6 %c6_V_136

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader11.preheader:7 %icmp_ln18139 = icmp_eq  i17 %indvar_flatten60, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18139"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:8 %br_ln18139 = br i1 %icmp_ln18139, void %.preheader11, void %.loopexit1220.loopexit358

]]></Node>
<StgValue><ssdm name="br_ln18139"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader11:2 %icmp_ln890_1237 = icmp_eq  i11 %indvar_flatten30, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1237"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:3 %xor_ln18139 = xor i1 %icmp_ln890_1237, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18139"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:4 %icmp_ln890_1238 = icmp_eq  i4 %c7_V_74, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1238"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:5 %and_ln18139 = and i1 %icmp_ln890_1238, i1 %xor_ln18139

]]></Node>
<StgValue><ssdm name="and_ln18139"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:6 %icmp_ln890_1239 = icmp_eq  i10 %indvar_flatten8, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1239"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:7 %and_ln18139_1 = and i1 %icmp_ln890_1239, i1 %xor_ln18139

]]></Node>
<StgValue><ssdm name="and_ln18139_1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:9 %or_ln18145 = or i1 %and_ln18139_1, i1 %icmp_ln890_1237

]]></Node>
<StgValue><ssdm name="or_ln18145"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:10 %select_ln18145 = select i1 %or_ln18145, i6 0, i6 %c6_V_136

]]></Node>
<StgValue><ssdm name="select_ln18145"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:11 %xor_ln18145_1 = xor i1 %or_ln18145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18145_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:12 %and_ln18145_1 = and i1 %empty, i1 %xor_ln18145_1

]]></Node>
<StgValue><ssdm name="and_ln18145_1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:13 %xor_ln18145 = xor i1 %icmp_ln890_1239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18145"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:14 %or_ln18145_1 = or i1 %icmp_ln890_1237, i1 %xor_ln18145

]]></Node>
<StgValue><ssdm name="or_ln18145_1"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:15 %and_ln18145 = and i1 %and_ln18139, i1 %or_ln18145_1

]]></Node>
<StgValue><ssdm name="and_ln18145"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:16 %add_ln691_1172 = add i6 %select_ln18145, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1172"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:18 %or_ln18146 = or i1 %and_ln18145, i1 %and_ln18139_1

]]></Node>
<StgValue><ssdm name="or_ln18146"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:19 %or_ln18146_1 = or i1 %or_ln18146, i1 %icmp_ln890_1237

]]></Node>
<StgValue><ssdm name="or_ln18146_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:20 %select_ln18146 = select i1 %or_ln18146_1, i4 0, i4 %c7_V_74

]]></Node>
<StgValue><ssdm name="select_ln18146"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6">
<![CDATA[
.preheader11:21 %empty_2477 = trunc i6 %add_ln691_1172

]]></Node>
<StgValue><ssdm name="empty_2477"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader11:22 %select_ln18146_1 = select i1 %and_ln18145, i1 %empty_2477, i1 %and_ln18145_1

]]></Node>
<StgValue><ssdm name="select_ln18146_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:24 %select_ln890_420 = select i1 %and_ln18145, i6 %add_ln691_1172, i6 %select_ln18145

]]></Node>
<StgValue><ssdm name="select_ln890_420"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:25 %tmp_432 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1172, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:26 %tmp_433 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_136, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:27 %select_ln18145_1 = select i1 %or_ln18145, i4 0, i4 %tmp_433

]]></Node>
<StgValue><ssdm name="select_ln18145_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:28 %select_ln18146_2 = select i1 %and_ln18145, i4 %tmp_432, i4 %select_ln18145_1

]]></Node>
<StgValue><ssdm name="select_ln18146_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit358:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten133 = phi i17 %add_ln18212, void, i17 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten133"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %indvar_flatten103 = phi i11 %select_ln890_422, void, i11 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten81 = phi i10 %select_ln890_421, void, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c6_V_135 = phi i6 %select_ln890_419, void, i6 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_135"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %c7_V_73 = phi i4 %add_ln691_1174, void, i4 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_73"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6.preheader:5 %add_ln18212 = add i17 %indvar_flatten133, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18212"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="6">
<![CDATA[
.preheader6.preheader:6 %empty_2478 = trunc i6 %c6_V_135

]]></Node>
<StgValue><ssdm name="empty_2478"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader6.preheader:7 %icmp_ln18212 = icmp_eq  i17 %indvar_flatten133, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18212"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:8 %br_ln18212 = br i1 %icmp_ln18212, void %.preheader6, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18212"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:2 %icmp_ln890_1234 = icmp_eq  i11 %indvar_flatten103, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1234"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:3 %xor_ln18212 = xor i1 %icmp_ln890_1234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18212"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:4 %icmp_ln890_1235 = icmp_eq  i4 %c7_V_73, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1235"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:5 %and_ln18212 = and i1 %icmp_ln890_1235, i1 %xor_ln18212

]]></Node>
<StgValue><ssdm name="and_ln18212"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:6 %icmp_ln890_1236 = icmp_eq  i10 %indvar_flatten81, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1236"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:7 %and_ln18212_1 = and i1 %icmp_ln890_1236, i1 %xor_ln18212

]]></Node>
<StgValue><ssdm name="and_ln18212_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:9 %or_ln18218 = or i1 %and_ln18212_1, i1 %icmp_ln890_1234

]]></Node>
<StgValue><ssdm name="or_ln18218"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:10 %select_ln18218 = select i1 %or_ln18218, i6 0, i6 %c6_V_135

]]></Node>
<StgValue><ssdm name="select_ln18218"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:11 %xor_ln18218_1 = xor i1 %or_ln18218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18218_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:12 %and_ln18218_1 = and i1 %empty_2478, i1 %xor_ln18218_1

]]></Node>
<StgValue><ssdm name="and_ln18218_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:13 %xor_ln18218 = xor i1 %icmp_ln890_1236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18218"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:14 %or_ln18218_1 = or i1 %icmp_ln890_1234, i1 %xor_ln18218

]]></Node>
<StgValue><ssdm name="or_ln18218_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:15 %and_ln18218 = and i1 %and_ln18212, i1 %or_ln18218_1

]]></Node>
<StgValue><ssdm name="and_ln18218"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:16 %add_ln691_1171 = add i6 %select_ln18218, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1171"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:18 %or_ln18219 = or i1 %and_ln18218, i1 %and_ln18212_1

]]></Node>
<StgValue><ssdm name="or_ln18219"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:19 %or_ln18219_1 = or i1 %or_ln18219, i1 %icmp_ln890_1234

]]></Node>
<StgValue><ssdm name="or_ln18219_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:20 %select_ln18219 = select i1 %or_ln18219_1, i4 0, i4 %c7_V_73

]]></Node>
<StgValue><ssdm name="select_ln18219"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="6">
<![CDATA[
.preheader6:21 %empty_2479 = trunc i6 %add_ln691_1171

]]></Node>
<StgValue><ssdm name="empty_2479"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader6:22 %select_ln18219_1 = select i1 %and_ln18218, i1 %empty_2479, i1 %and_ln18218_1

]]></Node>
<StgValue><ssdm name="select_ln18219_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:24 %select_ln890_419 = select i1 %and_ln18218, i6 %add_ln691_1171, i6 %select_ln18218

]]></Node>
<StgValue><ssdm name="select_ln890_419"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:25 %tmp_430 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1171, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:26 %tmp_431 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_135, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:27 %select_ln18218_1 = select i1 %or_ln18218, i4 0, i4 %tmp_431

]]></Node>
<StgValue><ssdm name="select_ln18218_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:28 %select_ln18219_2 = select i1 %and_ln18218, i4 %tmp_430, i4 %select_ln18218_1

]]></Node>
<StgValue><ssdm name="select_ln18219_2"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="or_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="0"/>
</and_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln18245 = xor i1 %arb_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18245"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="0"/>
</and_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890317, i1 %xor_ln18245

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="0"/>
</and_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1173 = add i3 %select_ln18092, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1173"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="0"/>
</and_exp><and_exp><literal name="and_ln18092" val="1"/>
<literal name="icmp_ln18212" val="1"/>
</and_exp><and_exp><literal name="and_ln18092" val="0"/>
<literal name="icmp_ln18139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader11:29 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18146, i4 %select_ln18146_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:30 %local_C_ping_V_addr_10 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_10"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:32 %in_data_V_24 = load i7 %local_C_ping_V_addr_10

]]></Node>
<StgValue><ssdm name="in_data_V_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_9_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1">
<![CDATA[
.preheader11:23 %zext_ln890_74 = zext i1 %select_ln18146_1

]]></Node>
<StgValue><ssdm name="zext_ln890_74"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:31 %specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1380

]]></Node>
<StgValue><ssdm name="specloopname_ln18148"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:32 %in_data_V_24 = load i7 %local_C_ping_V_addr_10

]]></Node>
<StgValue><ssdm name="in_data_V_24"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:33 %data_split_V_10_addr = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln890_74

]]></Node>
<StgValue><ssdm name="data_split_V_10_addr"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader11:34 %br_ln18150 = br void

]]></Node>
<StgValue><ssdm name="br_ln18150"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %.preheader11, i6 %add_ln890_231, void %ifFalse

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_6 = phi i2 0, void %.preheader11, i2 %add_ln691_1177, void %ifFalse

]]></Node>
<StgValue><ssdm name="n_V_6"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_s = phi i512 %in_data_V_24, void %.preheader11, i512 %zext_ln1497_6, void %ifFalse

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_231 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_231"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1243 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1243"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1243, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_12_C_IO_L2_in_5_x1_loop_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split53:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:2 %icmp_ln878_15 = icmp_eq  i2 %n_V_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split53:3 %select_ln18150 = select i1 %icmp_ln878_15, i2 0, i2 %n_V_6

]]></Node>
<StgValue><ssdm name="select_ln18150"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split53:4 %select_ln18150_1 = select i1 %icmp_ln878_15, i512 %in_data_V_24, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln18150_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="2">
<![CDATA[
.split53:5 %zext_ln878_6 = zext i2 %select_ln18150

]]></Node>
<StgValue><ssdm name="zext_ln878_6"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split53:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1779

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="512">
<![CDATA[
.split53:8 %trunc_ln674_10 = trunc i512 %select_ln18150_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_10"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split53:9 %data_split_V_10_addr_1 = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln878_6

]]></Node>
<StgValue><ssdm name="data_split_V_10_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split53:10 %store_ln18158 = store i256 %trunc_ln674_10, i1 %data_split_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18158"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split53:11 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18150_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="512" op_0_bw="256">
<![CDATA[
.split53:12 %zext_ln1497_6 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_6"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:13 %add_ln691_1177 = add i2 %select_ln18150, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1177"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:14 %icmp_ln878_13 = icmp_eq  i2 %add_ln691_1177, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split53:15 %br_ln878 = br i1 %icmp_ln878_13, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_10_load = load i1 %data_split_V_10_addr

]]></Node>
<StgValue><ssdm name="data_split_V_10_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="236" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_10_load = load i1 %data_split_V_10_addr

]]></Node>
<StgValue><ssdm name="data_split_V_10_load"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_10_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="239" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1176 = add i4 %select_ln18146, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1176"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_228 = add i10 %indvar_flatten8, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_228"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_423 = select i1 %or_ln18145, i10 1, i10 %add_ln890_228

]]></Node>
<StgValue><ssdm name="select_ln890_423"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_229 = add i11 %indvar_flatten30, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_229"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_424 = select i1 %icmp_ln890_1237, i11 1, i11 %add_ln890_229

]]></Node>
<StgValue><ssdm name="select_ln890_424"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c3 = phi i4 %c3_26, void %.loopexit1218, i4 5, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader10:1 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:2 %br_ln18172 = br i1 %tmp_428, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18172"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1763

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln18174 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18174"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18177 = icmp_eq  i4 %c3, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln18177"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18177 = br i1 %icmp_ln18177, void %.preheader7.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln18177"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln890 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln18187 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln18187"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln18211 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18211"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18092" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln18092" val="1"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln18219 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln18219"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V_23 = phi i4 %add_ln691_1180, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V_23"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1180 = add i4 %c4_V_23, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1180"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2 %icmp_ln890_1231 = icmp_eq  i4 %c4_V_23, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1231"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln18192 = br i1 %icmp_ln890_1231, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18192"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln18192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1693

]]></Node>
<StgValue><ssdm name="specloopname_ln18192"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln18194 = br void

]]></Node>
<StgValue><ssdm name="br_ln18194"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V = phi i4 %add_ln691_1178, void, i4 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1 %add_ln691_1178 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1178"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="4">
<![CDATA[
.preheader8:2 %trunc_ln18187 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln18187"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader8:3 %tmp_467_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18187, i4 0

]]></Node>
<StgValue><ssdm name="tmp_467_cast"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:4 %icmp_ln890_1230 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1230"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6 %br_ln18178 = br i1 %icmp_ln890_1230, void %.split24, void %.loopexit1218.loopexit357

]]></Node>
<StgValue><ssdm name="br_ln18178"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1771

]]></Node>
<StgValue><ssdm name="specloopname_ln18178"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln18180 = br void

]]></Node>
<StgValue><ssdm name="br_ln18180"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit357:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_26 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_26"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18177" val="1"/>
<literal name="icmp_ln890_1230" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18177" val="0"/>
<literal name="icmp_ln890_1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_71 = phi i5 %add_ln691_1181, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_71"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1181 = add i5 %c5_V_71, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1181"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1242 = icmp_eq  i5 %c5_V_71, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1242"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18194 = br i1 %icmp_ln890_1242, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln18194"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln18194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1376

]]></Node>
<StgValue><ssdm name="specloopname_ln18194"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_441 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_441

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1179, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1179 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1179"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18187 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln18187"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18187 = add i7 %tmp_467_cast, i7 %zext_ln18187

]]></Node>
<StgValue><ssdm name="add_ln18187"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18187_1 = zext i7 %add_ln18187

]]></Node>
<StgValue><ssdm name="zext_ln18187_1"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_9 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18187_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_9"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1241 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1241"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18180 = br i1 %icmp_ln890_1241, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln18180"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln18180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_461

]]></Node>
<StgValue><ssdm name="specloopname_ln18180"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_440 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln18187 = store i512 %tmp_440, i7 %local_C_ping_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln18187"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader6:29 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18219, i4 %select_ln18219_2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:30 %local_C_pong_V_addr_5 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:32 %in_data_V_23 = load i7 %local_C_pong_V_addr_5

]]></Node>
<StgValue><ssdm name="in_data_V_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_20_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="1">
<![CDATA[
.preheader6:23 %zext_ln890_73 = zext i1 %select_ln18219_1

]]></Node>
<StgValue><ssdm name="zext_ln890_73"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:31 %specloopname_ln18221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1696

]]></Node>
<StgValue><ssdm name="specloopname_ln18221"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:32 %in_data_V_23 = load i7 %local_C_pong_V_addr_5

]]></Node>
<StgValue><ssdm name="in_data_V_23"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:33 %data_split_V_9_addr = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln890_73

]]></Node>
<StgValue><ssdm name="data_split_V_9_addr"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:34 %br_ln18223 = br void

]]></Node>
<StgValue><ssdm name="br_ln18223"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten72 = phi i6 0, void %.preheader6, i6 %add_ln890_230, void %ifFalse65

]]></Node>
<StgValue><ssdm name="indvar_flatten72"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_5 = phi i2 0, void %.preheader6, i2 %add_ln691_1175, void %ifFalse65

]]></Node>
<StgValue><ssdm name="n_V_5"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_13 = phi i512 %in_data_V_23, void %.preheader6, i512 %zext_ln1497_5, void %ifFalse65

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_230 = add i6 %indvar_flatten72, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_230"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1240 = icmp_eq  i6 %indvar_flatten72, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1240"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1240, void %.split30, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_23_C_IO_L2_in_5_x1_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split30:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:2 %icmp_ln878_14 = icmp_eq  i2 %n_V_5, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split30:3 %select_ln18223 = select i1 %icmp_ln878_14, i2 0, i2 %n_V_5

]]></Node>
<StgValue><ssdm name="select_ln18223"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split30:4 %select_ln18223_1 = select i1 %icmp_ln878_14, i512 %in_data_V_23, i512 %p_Val2_13

]]></Node>
<StgValue><ssdm name="select_ln18223_1"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="2">
<![CDATA[
.split30:5 %zext_ln878_5 = zext i2 %select_ln18223

]]></Node>
<StgValue><ssdm name="zext_ln878_5"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split30:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1752

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="256" op_0_bw="512">
<![CDATA[
.split30:8 %trunc_ln674_9 = trunc i512 %select_ln18223_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_9"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:9 %data_split_V_9_addr_1 = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln878_5

]]></Node>
<StgValue><ssdm name="data_split_V_9_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split30:10 %store_ln18231 = store i256 %trunc_ln674_9, i1 %data_split_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18231"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split30:11 %r_10 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18223_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="512" op_0_bw="256">
<![CDATA[
.split30:12 %zext_ln1497_5 = zext i256 %r_10

]]></Node>
<StgValue><ssdm name="zext_ln1497_5"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:13 %add_ln691_1175 = add i2 %select_ln18223, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1175"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:14 %icmp_ln878_12 = icmp_eq  i2 %add_ln691_1175, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split30:15 %br_ln878 = br i1 %icmp_ln878_12, void %ifFalse65, void %ifTrue64

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
ifFalse65:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="338" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue64:0 %data_split_V_9_load = load i1 %data_split_V_9_addr

]]></Node>
<StgValue><ssdm name="data_split_V_9_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="339" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue64:0 %data_split_V_9_load = load i1 %data_split_V_9_addr

]]></Node>
<StgValue><ssdm name="data_split_V_9_load"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue64:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_9_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
ifTrue64:2 %br_ln0 = br void %ifFalse65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="342" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1174 = add i4 %select_ln18219, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1174"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_226 = add i10 %indvar_flatten81, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_226"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_421 = select i1 %or_ln18218, i10 1, i10 %add_ln890_226

]]></Node>
<StgValue><ssdm name="select_ln890_421"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_227 = add i11 %indvar_flatten103, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_227"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_422 = select i1 %icmp_ln890_1234, i11 1, i11 %add_ln890_227

]]></Node>
<StgValue><ssdm name="select_ln890_422"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten214 = phi i17 %add_ln18255, void, i17 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten214"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten184 = phi i11 %select_ln890_418, void, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten184"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten162 = phi i10 %select_ln890_417, void, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten162"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V = phi i4 %add_ln691_1169, void, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5 %add_ln18255 = add i17 %indvar_flatten214, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18255"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %empty_2480 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2480"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7 %icmp_ln18255 = icmp_eq  i17 %indvar_flatten214, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18255"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln18255 = br i1 %icmp_ln18255, void %.preheader, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln18255"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_1226 = icmp_eq  i11 %indvar_flatten184, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1226"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln18255 = xor i1 %icmp_ln890_1226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18255"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4 %icmp_ln890_1227 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1227"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5 %and_ln18255 = and i1 %icmp_ln890_1227, i1 %xor_ln18255

]]></Node>
<StgValue><ssdm name="and_ln18255"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:6 %icmp_ln890_1228 = icmp_eq  i10 %indvar_flatten162, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1228"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7 %and_ln18255_1 = and i1 %icmp_ln890_1228, i1 %xor_ln18255

]]></Node>
<StgValue><ssdm name="and_ln18255_1"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %or_ln18261 = or i1 %and_ln18255_1, i1 %icmp_ln890_1226

]]></Node>
<StgValue><ssdm name="or_ln18261"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:10 %select_ln18261 = select i1 %or_ln18261, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln18261"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %xor_ln18261_1 = xor i1 %or_ln18261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18261_1"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln18261_1 = and i1 %empty_2480, i1 %xor_ln18261_1

]]></Node>
<StgValue><ssdm name="and_ln18261_1"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln18261 = xor i1 %icmp_ln890_1228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18261"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln18261_1 = or i1 %icmp_ln890_1226, i1 %xor_ln18261

]]></Node>
<StgValue><ssdm name="or_ln18261_1"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln18261 = and i1 %and_ln18255, i1 %or_ln18261_1

]]></Node>
<StgValue><ssdm name="and_ln18261"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691 = add i6 %select_ln18261, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln18262 = or i1 %and_ln18261, i1 %and_ln18255_1

]]></Node>
<StgValue><ssdm name="or_ln18262"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln18262_1 = or i1 %or_ln18262, i1 %icmp_ln890_1226

]]></Node>
<StgValue><ssdm name="or_ln18262_1"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln18262 = select i1 %or_ln18262_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln18262"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2481 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2481"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln18262_1 = select i1 %and_ln18261, i1 %empty_2481, i1 %and_ln18261_1

]]></Node>
<StgValue><ssdm name="select_ln18262_1"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:24 %select_ln890 = select i1 %and_ln18261, i6 %add_ln691, i6 %select_ln18261

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:26 %tmp_427 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln18261_1 = select i1 %or_ln18261, i4 0, i4 %tmp_427

]]></Node>
<StgValue><ssdm name="select_ln18261_1"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:28 %select_ln18262_2 = select i1 %and_ln18261, i4 %tmp, i4 %select_ln18261_1

]]></Node>
<StgValue><ssdm name="select_ln18262_2"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln18324 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18324"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="382" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:29 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18262, i4 %select_ln18262_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_26_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="1">
<![CDATA[
.preheader:23 %zext_ln890 = zext i1 %select_ln18262_1

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:31 %specloopname_ln18264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1683

]]></Node>
<StgValue><ssdm name="specloopname_ln18264"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %data_split_V_addr156 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="data_split_V_addr156"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
.preheader:34 %br_ln18266 = br void

]]></Node>
<StgValue><ssdm name="br_ln18266"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten153 = phi i6 0, void %.preheader, i6 %add_ln890_224, void %ifFalse146

]]></Node>
<StgValue><ssdm name="indvar_flatten153"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V = phi i2 0, void %.preheader, i2 %add_ln691_1170, void %ifFalse146

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_14 = phi i512 %in_data_V, void %.preheader, i512 %zext_ln1497, void %ifFalse146

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_224 = add i6 %indvar_flatten153, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_224"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1229 = icmp_eq  i6 %indvar_flatten153, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1229"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1229, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_29_C_IO_L2_in_5_x1_loop_30_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split7:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:2 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split7:3 %select_ln18266 = select i1 %icmp_ln878, i2 0, i2 %n_V

]]></Node>
<StgValue><ssdm name="select_ln18266"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split7:4 %select_ln18266_1 = select i1 %icmp_ln878, i512 %in_data_V, i512 %p_Val2_14

]]></Node>
<StgValue><ssdm name="select_ln18266_1"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="2">
<![CDATA[
.split7:5 %zext_ln878 = zext i2 %select_ln18266

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1684

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="256" op_0_bw="512">
<![CDATA[
.split7:8 %trunc_ln674 = trunc i512 %select_ln18266_1

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:9 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split7:10 %store_ln18274 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18274"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:11 %r_11 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18266_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_11"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="256">
<![CDATA[
.split7:12 %zext_ln1497 = zext i256 %r_11

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:13 %add_ln691_1170 = add i2 %select_ln18266, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1170"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:14 %icmp_ln878_11 = icmp_eq  i2 %add_ln691_1170, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7:15 %br_ln878 = br i1 %icmp_ln878_11, void %ifFalse146, void %ifTrue145

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
ifFalse146:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="417" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue145:0 %data_split_V_load = load i1 %data_split_V_addr156

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="418" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue145:0 %data_split_V_load = load i1 %data_split_V_addr156

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue145:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
ifTrue145:2 %br_ln0 = br void %ifFalse146

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="421" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1169 = add i4 %select_ln18262, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1169"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890 = add i10 %indvar_flatten162, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="423" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_417 = select i1 %or_ln18261, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_417"/></StgValue>
</operation>

<operation id="424" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_223 = add i11 %indvar_flatten184, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_223"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_418 = select i1 %icmp_ln890_1226, i11 1, i11 %add_ln890_223

]]></Node>
<StgValue><ssdm name="select_ln890_418"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
