// Seed: 2278031864
module module_0;
  wire id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7
);
  wand id_9 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    output supply1 id_4,
    input wor id_5
);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ;
  module_0 modCall_1 ();
  logic id_62;
  wire  id_63;
  id_64 :
  assert property (@(posedge -1 | -1'b0) -1)
  else $signed(70);
  ;
endmodule
