------- FILE kernel_06.3.asm LEVEL 1 PASS 2
      1  10000					       processor	6502	; -----------------------------------------------------
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"	;
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE kernel_06.3.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"	;
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						;-------------------------------------------------------------------------------
    164  0000 ????						; shortcut
    165  0000 ????
    166  0000 ????				      MAC	_nextline
    167  0000 ????				      dec	scanline
    168  0000 ????				      sta	WSYNC
    169  0000 ????				      ENDM
    170  0000 ????						; EOF
------- FILE kernel_06.3.asm
------- FILE macros2.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macros2.h"
      1  0000 ????				      MAC	_clr16
      2  0000 ????				      LDA	#0
      3  0000 ????				      STA	{1}+0
      4  0000 ????				      STA	{1}+1
      5  0000 ????				      ENDM
      6  0000 ????
      7  0000 ????
      8  0000 ????						;------------------------------------------------
      9  0000 ????						; Arithmetic Operations
     10  0000 ????						;------------------------------------------------
     11  0000 ????
     12  0000 ????						; Increment the 16 bit value at location MEM
     13  0000 ????						; by one.
     14  0000 ????						;
     15  0000 ????						; On exit: A, X & Y are unchanged.
     16  0000 ????
     17  0000 ????				      MAC	_inc16
     18  0000 ????				      INC	{1}+0
     19  0000 ????				      BNE	_DONE
     20  0000 ????				      INC	{1}+1
     21  0000 ????			   _DONE      EQU	*
     22  0000 ????				      ENDM		;MACRO MEM
     23  0000 ????
     24  0000 ????						; Add two 16 bit numbers together and store the
     25  0000 ????						; result in another memory location. RES may be
     26  0000 ????						; the same as either VLA or VLB.
     27  0000 ????						;
     28  0000 ????						; On exit: A = ??, X & Y are unchanged.
     29  0000 ????
     30  0000 ????				      MAC	_add16
     31  0000 ????				      IF	{1} != {2}
     32  0000 ????				      CLC
     33  0000 ????				      LDA	{1}+0
     34  0000 ????				      ADC	{2}+0
     35  0000 ????				      STA	{3}+0
     36  0000 ????				      LDA	{1}+1
     37  0000 ????				      ADC	{2}+1
     38  0000 ????				      STA	{3}+1
     39  0000 ????				      ELSE
     40  0000 ????				      _ASL16	{1},{3}
     41  0000 ????				      ENDIF
     42  0000 ????				      ENDM		;MACRO VLA,VLB,RES
     43  0000 ????
     44  0000 ????
     45  0000 ????
     46  0000 ????
     47  0000 ????						; Calculate the 16 bit product of two 16 bit
     48  0000 ????						; unsigned numbers. Any overflow during the
     49  0000 ????						; calculation is lost. The number at location
     50  0000 ????						; VLA is destroyed.
     51  0000 ????						;
     52  0000 ????						; On exit: A = ??, X = $FF, Y is unchanged.
     53  0000 ????
     54  0000 ????				      MAC	_mul16
     55  0000 ????				      _CLR16	{3}
     56  0000 ????				      LDX	#16
     57  0000 ????			   ._LOOP
     58  0000 ????				      _ASL16	{3},{3}
     59  0000 ????				      _ASL16	{1},{1}
     60  0000 ????				      BCC	._NEXT
     61  0000 ????				      _ADD16	{2},{3},{3}
     62  0000 ????			   ._NEXT
     63  0000 ????				      DEX
     64  0000 ????				      BPL	._LOOP
     65  0000 ????						; Count cycles for macro calls
     66  0000 ????						; _CLR16: 6 cycles
     67  0000 ????						; _ASL16: 6 cycles
     68  0000 ????						; _ASL16: 6 cycles
     69  0000 ????						; _ADD16: 12 cycles
     70  0000 ????						; Total cycles: 30 cycles
     71  0000 ????				      ENDM		;MACRO VLA,VLB,RES
     72  0000 ????
     73  0000 ????
     74  0000 ????						;------------------------------------------------
     75  0000 ????						; Shift Operations
     76  0000 ????						;------------------------------------------------
     77  0000 ????
     78  0000 ????						; Perform an arithmetic shift left on the 16 bit
     79  0000 ????						; number at location VLA and store the result at
     80  0000 ????						; location RES. If VLA and RES are the same then
     81  0000 ????						; the operation is applied directly to the memory
     82  0000 ????						; otherwise it is done in the accumulator.
     83  0000 ????						;
     84  0000 ????						; On exit: A = ??, X & Y are unchanged.
     85  0000 ????
     86  0000 ????				      MAC	_asl16
     87  0000 ????				      IF	{1} != {2}
     88  0000 ????				      LDA	{1}+0
     89  0000 ????				      ASL
     90  0000 ????				      STA	{2}+0
     91  0000 ????				      LDA	{1}+1
     92  0000 ????				      ROL
     93  0000 ????				      STA	{2}+1
     94  0000 ????				      ELSE
     95  0000 ????				      ASL	{1}+0
     96  0000 ????				      ROL	{1}+1
     97  0000 ????				      ENDIF
     98  0000 ????				      ENDM		;MACRO VLA,RES
     99  0000 ????
    100  0000 ????						; Perform a right rotation on the 16 bit number
    101  0000 ????						; at location VLA and store the result at
    102  0000 ????						; location RES. If VLA and RES are the same then
    103  0000 ????						; the operation is applied directly to the memory
    104  0000 ????						; otherwise it is done in the accumulator.
    105  0000 ????						;
    106  0000 ????						; On exit: A = ??, X & Y are unchanged.
    107  0000 ????
    108  0000 ????				      MAC	_ror16
    109  0000 ????				      IF	{1} != {2}
    110  0000 ????				      LDA	{1}+1
    111  0000 ????				      ROR
    112  0000 ????				      STA	{2}+1
    113  0000 ????				      LDA	{1}+0
    114  0000 ????				      ROR
    115  0000 ????				      STA	{2}+0
    116  0000 ????				      ELSE
    117  0000 ????				      ROR	{1}+1
    118  0000 ????				      ROR	{1}+0
    119  0000 ????				      ENDIF
    120  0000 ????				      ENDM
    121  0000 ????
    122  0000 ????						; Perform a left rotation on the 16 bit number at
    123  0000 ????						; location VLA and store the result at location
    124  0000 ????						; RES. If VLA and RES are the same then the
    125  0000 ????						; operation is applied directly to the memory,
    126  0000 ????						; otherwise it is done in the accumulator.
    127  0000 ????						;
    128  0000 ????						; On exit: A = ??, X & Y are unchanged.
    129  0000 ????
    130  0000 ????				      MAC	_rol16
    131  0000 ????				      IF	{1} != {2}
    132  0000 ????				      LDA	{1}+0
    133  0000 ????				      ROL
    134  0000 ????				      STA	{2}+0
    135  0000 ????				      LDA	{1}+1
    136  0000 ????				      ROL
    137  0000 ????				      STA	{2}+1
    138  0000 ????				      ELSE
    139  0000 ????				      ROL	{1}+0
    140  0000 ????				      ROL	{1}+1
    141  0000 ????				      ENDIF
    142  0000 ????				      ENDM		;MACRO VLA,RES
    143  0000 ????
    144  0000 ????						; Calculate the logical OR of the two 16 bit
    145  0000 ????						; values at locations VLA and VLB. The result is
    146  0000 ????						; stored in location RES. If VLA and VLB are the
    147  0000 ????						; same the macro expands to a _XFR16.
    148  0000 ????						;
    149  0000 ????						; On exit: A = ??, X & Y are unchanged.
    150  0000 ????
    151  0000 ????				      MAC	_ora16
    152  0000 ????				      IF	{1} != {2}
    153  0000 ????				      LDA	{1}+0
    154  0000 ????				      ORA	{2}+0
    155  0000 ????				      STA	{3}+0
    156  0000 ????				      LDA	{1}+1
    157  0000 ????				      ORA	{2}+1
    158  0000 ????				      STA	{3}+1
    159  0000 ????				      ELSE
    160  0000 ????				      _XFR16	{1},{3}
    161  0000 ????				      ENDIF
    162  0000 ????				      ENDM		;MACRO VLA,VLB,RES
    163  0000 ????
    164  0000 ????
    165  0000 ????
    166  0000 ????				      MAC	_rev8
    167  0000 ????				      ldx	{1}+0
    168  0000 ????				      lda	{2},x	; Load the value to be reversed from memory
    169  0000 ????				      ENDM		;reverseBits:
    170  0000 ????
    171  0000 ????						; Transfer 2 bytes of memory from one location to
    172  0000 ????						; another using the accumulator. The order in
    173  0000 ????						; which the bytes are moved depends on the
    174  0000 ????						; relative positions of SRC and DST. If SRC and
    175  0000 ????						; DST are the same then no code is generated.
    176  0000 ????						;
    177  0000 ????						; On exit: A = ??, X & Y are unchanged.
    178  0000 ????
    179  0000 ????				      MAC	_xfr16
    180  0000 ????				      IF	{1} != {2}
    181  0000 ????				      IF	{1} > {2}
    182  0000 ????				      LDA	{1}+0
    183  0000 ????				      STA	{2}+0
    184  0000 ????				      LDA	{1}+1
    185  0000 ????				      STA	{2}+1
    186  0000 ????				      ELSE
    187  0000 ????				      LDA	{1}+1
    188  0000 ????				      STA	{2}+1
    189  0000 ????				      LDA	{1}+0
    190  0000 ????				      STA	{2}+0
    191  0000 ????				      ENDIF
    192  0000 ????				      ENDIF
    193  0000 ????				      ENDM		;MACRO SRC,DST
    194  0000 ????
    195  0000 ????
    196  0000 ????						; Calculate the exclusive OR of a 16 value at
    197  0000 ????						; location VLA with a constant value and
    198  0000 ????						; store the result at location RES.
    199  0000 ????						;
    200  0000 ????						; On exit: A = ??, X & Y are unchanged.
    201  0000 ????
    202  0000 ????				      MAC	_eor16i
    203  0000 ????				      LDA	{1}+0
    204  0000 ????				      EOR	<{2}
    205  0000 ????				      STA	{3}+0
    206  0000 ????				      LDA	{1}+1
    207  0000 ????				      EOR	>{2}
    208  0000 ????				      STA	{3}+1
    209  0000 ????				      ENDM		;MACRO VLA,NUM,RES
    210  0000 ????
    211  0000 ????				      MAC	_revbits
    212  0000 ????				      ldx	{1}+0
    213  0000 ????				      lda	reversedOrderBits,x	; Load the value to be reversed from memory
    214  0000 ????				      sta	{1}+0
    215  0000 ????				      ldx	{1}+1
    216  0000 ????				      lda	reversedOrderBits,x	; Load the value to be reversed from memory
    217  0000 ????				      sta	{1}+1
    218  0000 ????				      ENDM
    219  0000 ????
    220  0000 ????
    221  0000 ????						; Calculate the exclusive OR of the two 16 bit
    222  0000 ????						; values at locations VLA and VLB. The result is
    223  0000 ????						; stored in location RES. If VLA and VLB are the
    224  0000 ????						; same the macro expands to a _CLR16.
    225  0000 ????						;
    226  0000 ????						; On exit: A = ??, X & Y are unchanged.
    227  0000 ????
    228  0000 ????				      MAC	_eor16
    229  0000 ????				      IF	{1} != {2}
    230  0000 ????				      LDA	{1}+0
    231  0000 ????				      EOR	{2}+0
    232  0000 ????				      STA	{3}+0
    233  0000 ????				      LDA	{1}+1
    234  0000 ????				      EOR	{2}+1
    235  0000 ????				      STA	{3}+1
    236  0000 ????				      ELSE
    237  0000 ????				      _CLR16	{3}
    238  0000 ????				      ENDIF
    239  0000 ????				      ENDM		;MACRO VLA,VLB,RES
    240  0000 ????
    241  0000 ????
    242  0000 ????
    243  0000 ????
    244  0000 ????						; Calculate the logical AND of the two 16 bit
    245  0000 ????						; values at locations VLA and VLB. The result is
    246  0000 ????						; stored in location RES. If VLA and VLB are the
    247  0000 ????						; same the macro expands to a _XFR16.
    248  0000 ????						;
    249  0000 ????						; On exit: A = ??, X & Y are unchanged.
    250  0000 ????
    251  0000 ????				      MAC	_and16
    252  0000 ????				      IF	{1} != {2}
    253  0000 ????				      LDA	{1}+0
    254  0000 ????				      AND	{2}+0
    255  0000 ????				      STA	{3}+0
    256  0000 ????				      LDA	{1}+1
    257  0000 ????				      AND	{2}+1
    258  0000 ????				      STA	{3}+1
    259  0000 ????				      ELSE
    260  0000 ????				      _XFR16	{1},{3}
    261  0000 ????				      ENDIF
    262  0000 ????				      ENDM		;MACRO VLA,VLB,RES
------- FILE kernel_06.3.asm
      5  0000 ????						;
      6  0000 ????						; Email - 8blit0@gmail.com
      7  0000 ????
      8  0000 ????						; NTSC 262 scanlines 60 Hz, PAL 312 scanlines 50Hz
      9  0000 ????	       00 c0	   PF_H       equ	192	; playfield height
     10  0000 ????	       00 10	   MIN_SPEED  equ	16	; minimum speed
     11 U0094 ????				      seg.u	temp	; uninitialized segment
     12 U0080					      org	$80	; origin set at base of ram
     13 U0080							; up to 9F
     14 U0080		       00 00	   c16_1      ds	2
     15 U0082		       00 00	   temp       ds	2
     16 U0084		       00 00	   temp2      ds	2
     17 U0086							; up to AF
     18 U0086		       00 00	   revbits    ds	2
     19 U0088		       00	   speed      ds	1	; 1 byte - speed
     20 U0089		       00 00	   scanline   ds	2	; 1 byte - current scanline
     21 U008b		       00	   fcount     ds	1	; 1 byte - frame counter
     22 U008c		       00	   mod_1      ds	1	; 1 byte - modulo 1
     23 U008d
     24 U008d		       00	   selDebounceTm ds	1	; 1 byte - select debounce timer
     25 U008e		       00	   selDebounceOn ds	1	; 1 byte - select debounce on
     26 U008f		       00	   selectMode ds	1	; 1 byte - select mode
     27 U0090
     28 U0090		       00	   p0_x       ds	1	; 1 byte - player 0 x position
     29 U0091		       00	   p0_y       ds	1	; 1 byte - player 0 y position
     30 U0092
     31 U0092		       00 00	   snd_on     ds	2	; 1 byte per audio channel - greater than 0 if sound is playing
     32 U0094
     33  10000 ????				       seg	main	; start of main segment
     34  f000					      org	$F000
     35  f000
      0  f000				   reset      CLEAN_START		; ouput: all ram registers 0
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     37  f00b
     38  f00b		       a9 01		      lda	#1
     39  f00d		       85 0a		      sta	CTRLPF
     40  f00f
     41  f00f		       a9 01		      lda	#1
     42  f011		       85 88		      sta	speed
     43  f013
     44  f013		       a9 80		      lda	#$80
     45  f015		       85 90		      sta	p0_x
     46  f017		       a9 08		      lda	#$08
     47  f019		       85 91		      sta	p0_y
     48  f01b
      0  f01b				   nextframe  VERTICAL_SYNC		; output: a = 0; 3 scanlines
      1  f01b		       a9 0e		      lda	#%1110
      2  f01d		       85 02	   .VSLP1     sta	WSYNC
      3  f01f		       85 00		      sta	VSYNC
      4  f021		       4a		      lsr
      5  f022		       d0 f9		      bne	.VSLP1
     50  f024							; -------- set timer -------------------------------
     51  f024							; 37 scanlines x 76 machine cycles per scanline = 2812 machine cycles
     52  f024							; 2812 machine cycles / 64 clocks = 43.9375
     53  f024		       a9 2c		      lda	#44	; We'll round down, and clean up the remaining cycles with a WSYNC
     54  f026		       8d 96 02 	      sta	TIM64T	; Set a count of 43 with 64-clock interval
     55  f029							; -------- do stuff  -------------------------------
     56  f029
     57  f029		       c6 8c		      dec	mod_1
     58  f02b		       d0 0a		      bne	cont
     59  f02d		       a5 88		      lda	speed
     60  f02f		       85 8c		      sta	mod_1
      0  f031					      _INC16	c16_1
      1  f031		       e6 80		      INC	c16_1+0
      2  f033		       d0 02		      BNE	_DONE
      3  f035		       e6 81		      INC	c16_1+1
      4  f035		       f0 37	   _DONE      EQU	*
     62  f037
     63  f037
     64  f037
     65  f037							; jsr snd_play 	   ; call the subroutine to load the audio registers
     66  f037
     67  f037
     68  f037				   cont
     69  f037		       20 85 f2 	      jsr	snd_process
     70  f03a
     71  f03a		       a6 90		      ldx	p0_x
     72  f03c		       86 08		      stx	COLUPF
     73  f03e		       a6 91		      ldx	p0_y
     74  f040		       86 09		      stx	COLUBK
     75  f042
     76  f042
     77  f042
     78  f042							; -------- wait ------------------------------------
     79  f042		       ad 84 02 	      lda	INTIM	; check the timer
     80  f045		       d0 fb		      bne	.-3	; 2 bytes del opcode (bne) + 1 byte operando
     81  f047							; -------- done ------------------------------------
     82  f047
     83  f047		       a9 00		      lda	#0
     84  f049		       85 01		      sta	VBLANK
     85  f04b		       a9 c0		      lda	#PF_H
     86  f04d		       85 89		      sta	scanline
     87  f04f
     88  f04f
     89  f04f							; -------- ; primera linea visible  ------------------------------------
     90  f04f
     91  f04f
     92  f04f				   render		;
     93  f04f
     94  f04f		       85 02		      sta	WSYNC
     95  f051
      0  f051					      _ADD16	c16_1, scanline, temp
      1  f051					      IF	c16_1 != scanline
      2  f051		       18		      CLC
      3  f052		       a5 80		      LDA	c16_1+0
      4  f054		       65 89		      ADC	scanline+0
      5  f056		       85 82		      STA	temp+0
      6  f058		       a5 81		      LDA	c16_1+1
      7  f05a		       65 8a		      ADC	scanline+1
      8  f05c		       85 83		      STA	temp+1
      9  f05e				  -	      ELSE
     10  f05e				  -	      _ASL16	c16_1,temp
     11  f05e					      ENDIF
      0  f05e					      _ROL16	temp, temp
      1  f05e				  -	      IF	temp != temp
      2  f05e				  -	      LDA	temp+0
      3  f05e				  -	      ROL
      4  f05e				  -	      STA	temp+0
      5  f05e				  -	      LDA	temp+1
      6  f05e				  -	      ROL
      7  f05e				  -	      STA	temp+1
      8  f05e					      ELSE
      9  f05e		       26 82		      ROL	temp+0
     10  f060		       26 83		      ROL	temp+1
     11  f062					      ENDIF
      0  f062					      _ROL16	temp, temp
      1  f062				  -	      IF	temp != temp
      2  f062				  -	      LDA	temp+0
      3  f062				  -	      ROL
      4  f062				  -	      STA	temp+0
      5  f062				  -	      LDA	temp+1
      6  f062				  -	      ROL
      7  f062				  -	      STA	temp+1
      8  f062					      ELSE
      9  f062		       26 82		      ROL	temp+0
     10  f064		       26 83		      ROL	temp+1
     11  f066					      ENDIF
      0  f066					      _EOR16	scanline, temp, temp
      1  f066					      IF	scanline != temp
      2  f066		       a5 89		      LDA	scanline+0
      3  f068		       45 82		      EOR	temp+0
      4  f06a		       85 82		      STA	temp+0
      5  f06c		       a5 8a		      LDA	scanline+1
      6  f06e		       45 83		      EOR	temp+1
      7  f070		       85 83		      STA	temp+1
      8  f072				  -	      ELSE
      9  f072				  -	      _CLR16	temp
     10  f072					      ENDIF
    100  f072
      0  f072					      _NEXTLINE
      1  f072		       c6 89		      dec	scanline
      2  f074		       85 02		      sta	WSYNC
    102  f076
      0  f076					      _ADD16	c16_1, scanline, temp2
      1  f076					      IF	c16_1 != scanline
      2  f076		       18		      CLC
      3  f077		       a5 80		      LDA	c16_1+0
      4  f079		       65 89		      ADC	scanline+0
      5  f07b		       85 84		      STA	temp2+0
      6  f07d		       a5 81		      LDA	c16_1+1
      7  f07f		       65 8a		      ADC	scanline+1
      8  f081		       85 85		      STA	temp2+1
      9  f083				  -	      ELSE
     10  f083				  -	      _ASL16	c16_1,temp2
     11  f083					      ENDIF
      0  f083					      _ROL16	temp2, temp2
      1  f083				  -	      IF	temp2 != temp2
      2  f083				  -	      LDA	temp2+0
      3  f083				  -	      ROL
      4  f083				  -	      STA	temp2+0
      5  f083				  -	      LDA	temp2+1
      6  f083				  -	      ROL
      7  f083				  -	      STA	temp2+1
      8  f083					      ELSE
      9  f083		       26 84		      ROL	temp2+0
     10  f085		       26 85		      ROL	temp2+1
     11  f087					      ENDIF
      0  f087					      _ROL16	temp2, temp2
      1  f087				  -	      IF	temp2 != temp2
      2  f087				  -	      LDA	temp2+0
      3  f087				  -	      ROL
      4  f087				  -	      STA	temp2+0
      5  f087				  -	      LDA	temp2+1
      6  f087				  -	      ROL
      7  f087				  -	      STA	temp2+1
      8  f087					      ELSE
      9  f087		       26 84		      ROL	temp2+0
     10  f089		       26 85		      ROL	temp2+1
     11  f08b					      ENDIF
      0  f08b					      _ORA16	temp, temp2, temp
      1  f08b					      IF	temp != temp2
      2  f08b		       a5 82		      LDA	temp+0
      3  f08d		       05 84		      ORA	temp2+0
      4  f08f		       85 82		      STA	temp+0
      5  f091		       a5 83		      LDA	temp+1
      6  f093		       05 85		      ORA	temp2+1
      7  f095		       85 83		      STA	temp+1
      8  f097				  -	      ELSE
      9  f097				  -	      _XFR16	temp,temp
     10  f097					      ENDIF
    107  f097
      0  f097					      _NEXTLINE
      1  f097		       c6 89		      dec	scanline
      2  f099		       85 02		      sta	WSYNC
    109  f09b
      0  f09b					      _ADD16	c16_1, scanline, temp2
      1  f09b					      IF	c16_1 != scanline
      2  f09b		       18		      CLC
      3  f09c		       a5 80		      LDA	c16_1+0
      4  f09e		       65 89		      ADC	scanline+0
      5  f0a0		       85 84		      STA	temp2+0
      6  f0a2		       a5 81		      LDA	c16_1+1
      7  f0a4		       65 8a		      ADC	scanline+1
      8  f0a6		       85 85		      STA	temp2+1
      9  f0a8				  -	      ELSE
     10  f0a8				  -	      _ASL16	c16_1,temp2
     11  f0a8					      ENDIF
      0  f0a8					      _ROL16	temp, temp
      1  f0a8				  -	      IF	temp != temp
      2  f0a8				  -	      LDA	temp+0
      3  f0a8				  -	      ROL
      4  f0a8				  -	      STA	temp+0
      5  f0a8				  -	      LDA	temp+1
      6  f0a8				  -	      ROL
      7  f0a8				  -	      STA	temp+1
      8  f0a8					      ELSE
      9  f0a8		       26 82		      ROL	temp+0
     10  f0aa		       26 83		      ROL	temp+1
     11  f0ac					      ENDIF
      0  f0ac					      _ROR16	temp2, temp2
      1  f0ac				  -	      IF	temp2 != temp2
      2  f0ac				  -	      LDA	temp2+1
      3  f0ac				  -	      ROR
      4  f0ac				  -	      STA	temp2+1
      5  f0ac				  -	      LDA	temp2+0
      6  f0ac				  -	      ROR
      7  f0ac				  -	      STA	temp2+0
      8  f0ac					      ELSE
      9  f0ac		       66 85		      ROR	temp2+1
     10  f0ae		       66 84		      ROR	temp2+0
     11  f0b0					      ENDIF
      0  f0b0					      _EOR16	temp, temp2, temp
      1  f0b0					      IF	temp != temp2
      2  f0b0		       a5 82		      LDA	temp+0
      3  f0b2		       45 84		      EOR	temp2+0
      4  f0b4		       85 82		      STA	temp+0
      5  f0b6		       a5 83		      LDA	temp+1
      6  f0b8		       45 85		      EOR	temp2+1
      7  f0ba		       85 83		      STA	temp+1
      8  f0bc				  -	      ELSE
      9  f0bc				  -	      _CLR16	temp
     10  f0bc					      ENDIF
    114  f0bc
    115  f0bc		       a5 83		      lda	temp+1
    116  f0be		       85 0f		      sta	PF2
    117  f0c0
      0  f0c0					      _NEXTLINE
      1  f0c0		       c6 89		      dec	scanline
      2  f0c2		       85 02		      sta	WSYNC
    119  f0c4
      0  f0c4					      _ADD16	c16_1, scanline, temp
      1  f0c4					      IF	c16_1 != scanline
      2  f0c4		       18		      CLC
      3  f0c5		       a5 80		      LDA	c16_1+0
      4  f0c7		       65 89		      ADC	scanline+0
      5  f0c9		       85 82		      STA	temp+0
      6  f0cb		       a5 81		      LDA	c16_1+1
      7  f0cd		       65 8a		      ADC	scanline+1
      8  f0cf		       85 83		      STA	temp+1
      9  f0d1				  -	      ELSE
     10  f0d1				  -	      _ASL16	c16_1,temp
     11  f0d1					      ENDIF
    121  f0d1
      0  f0d1					      _NEXTLINE
      1  f0d1		       c6 89		      dec	scanline
      2  f0d3		       85 02		      sta	WSYNC
    123  f0d5
      0  f0d5					      _EOR16	c16_1, #$55, temp2
      1  f0d5					      IF	c16_1 != #$55
      2  f0d5		       a5 80		      LDA	c16_1+0
      3  f0d7		       49 55		      EOR	#$55+0
      4  f0d9		       85 84		      STA	temp2+0
      5  f0db		       a5 81		      LDA	c16_1+1
      6  f0dd		       49 56		      EOR	#$55+1
      7  f0df		       85 85		      STA	temp2+1
      8  f0e1				  -	      ELSE
      9  f0e1				  -	      _CLR16	temp2
     10  f0e1					      ENDIF
    125  f0e1
      0  f0e1					      _NEXTLINE
      1  f0e1		       c6 89		      dec	scanline
      2  f0e3		       85 02		      sta	WSYNC
    127  f0e5
      0  f0e5					      _ROL16	temp2, temp2
      1  f0e5				  -	      IF	temp2 != temp2
      2  f0e5				  -	      LDA	temp2+0
      3  f0e5				  -	      ROL
      4  f0e5				  -	      STA	temp2+0
      5  f0e5				  -	      LDA	temp2+1
      6  f0e5				  -	      ROL
      7  f0e5				  -	      STA	temp2+1
      8  f0e5					      ELSE
      9  f0e5		       26 84		      ROL	temp2+0
     10  f0e7		       26 85		      ROL	temp2+1
     11  f0e9					      ENDIF
      0  f0e9					      _ROL16	temp2, temp2
      1  f0e9				  -	      IF	temp2 != temp2
      2  f0e9				  -	      LDA	temp2+0
      3  f0e9				  -	      ROL
      4  f0e9				  -	      STA	temp2+0
      5  f0e9				  -	      LDA	temp2+1
      6  f0e9				  -	      ROL
      7  f0e9				  -	      STA	temp2+1
      8  f0e9					      ELSE
      9  f0e9		       26 84		      ROL	temp2+0
     10  f0eb		       26 85		      ROL	temp2+1
     11  f0ed					      ENDIF
      0  f0ed					      _EOR16	temp, temp2, temp
      1  f0ed					      IF	temp != temp2
      2  f0ed		       a5 82		      LDA	temp+0
      3  f0ef		       45 84		      EOR	temp2+0
      4  f0f1		       85 82		      STA	temp+0
      5  f0f3		       a5 83		      LDA	temp+1
      6  f0f5		       45 85		      EOR	temp2+1
      7  f0f7		       85 83		      STA	temp+1
      8  f0f9				  -	      ELSE
      9  f0f9				  -	      _CLR16	temp
     10  f0f9					      ENDIF
      0  f0f9					      _AND16	temp, temp, temp
      1  f0f9				  -	      IF	temp != temp
      2  f0f9				  -	      LDA	temp+0
      3  f0f9				  -	      AND	temp+0
      4  f0f9				  -	      STA	temp+0
      5  f0f9				  -	      LDA	temp+1
      6  f0f9				  -	      AND	temp+1
      7  f0f9				  -	      STA	temp+1
      8  f0f9					      ELSE
      0  f0f9					      _XFR16	temp,temp
      1  f0f9				  -	      IF	temp != temp
      2  f0f9				  -	      IF	temp > temp
      3  f0f9				  -	      LDA	temp+0
      4  f0f9				  -	      STA	temp+0
      5  f0f9				  -	      LDA	temp+1
      6  f0f9				  -	      STA	temp+1
      7  f0f9				  -	      ELSE
      8  f0f9				  -	      LDA	temp+1
      9  f0f9				  -	      STA	temp+1
     10  f0f9				  -	      LDA	temp+0
     11  f0f9				  -	      STA	temp+0
     12  f0f9				  -	      ENDIF
     13  f0f9					      ENDIF
     10  f0f9					      ENDIF
    132  f0f9
    133  f0f9		       a5 82		      lda	temp+0
    134  f0fb		       85 0e		      sta	PF1
    135  f0fd
    136  f0fd		       c6 89		      dec	scanline
    137  f0ff
    138  f0ff
    139  f0ff		       d0 03		      bne	gotorender	; (3) 2 bytes del opcode (beq) + 1 byte operando + byte del salto
    140  f101		       4c 07 f1 	      jmp	DoneWithFrame	; (3) 2 bytes del opcode (jmp) + 1 byte operando + byte del salto
    141  f104		       4c 4f f0    gotorender jmp	render
    142  f107
    143  f107							; --------------- DoneWithFrame	---------------
    144  f107				   DoneWithFrame
    145  f107
    146  f107							; ---- Overscan (30 scanlines)
    147  f107							; 30 scanlines x 76 machine cycles = 2280 machine cycles
    148  f107							; 2280 machine cycles / 64 clocks = 35.625
    149  f107		       a9 23		      lda	#35	; We'll round down, and clean up the remaining cycles with a WSYNC
    150  f109		       8d 96 02 	      sta	TIM64T	; Set a count of 35 with 64-clock interval
    151  f10c
    152  f10c
    153  f10c
    154  f10c
    155  f10c		       a9 02		      lda	#$2	; set D1 = 1 to initiate VBLANK
    156  f10e		       85 01		      sta	VBLANK	; turn off the beam
    157  f110
    158  f110							; -------- wait ------------------------------------
    159  f110		       ad 84 02 	      lda	INTIM	; check the timer
    160  f113		       d0 fb		      bne	.-3	; 2 bytes del opcode (bne) + 1 byte operando
    161  f115							; -------- done ------------------------------------
    162  f115
    163  f115
    164  f115
    165  f115							; -------- INPUT ------------------------------------
    166  f115							; Reset
    167  f115		       a9 01	   input      lda	#%00000001	; (2) read reset input
    168  f117		       2c 82 02 	      bit	SWCHB
    169  f11a		       d0 03		      bne	switch_noreset
    170  f11c		       4c 00 f0 	      jmp	reset
    171  f11f				   switch_noreset
    172  f11f
    173  f11f
    174  f11f
    175  f11f
    176  f11f							; B/W input
    177  f11f		       a2 00		      ldx	#0
    178  f121		       a9 08		      lda	#%00001000
    179  f123		       2c 82 02 	      bit	SWCHB
    180  f126		       d0 02		      bne	switch_color
    181  f128		       a2 01		      ldx	#1
    182  f12a				   switch_color
    183  f12a							;TODO switch color
    184  f12a
    185  f12a							; Player 0 Difficulty
    186  f12a		       a2 00		      ldx	#0
    187  f12c		       a9 40		      lda	#%01000000
    188  f12e		       2c 82 02 	      bit	SWCHB
    189  f131		       d0 00		      bne	switch_P0Diff1
    190  f133				   switch_P0Diff2
    191  f133							; TODO Difficulty 2
    192  f133				   switch_P0Diff1
    193  f133							; TODO Difficulty 1
    194  f133
    195  f133							; Player 1 Difficulty
    196  f133		       a2 00		      ldx	#0
    197  f135		       a9 80		      lda	#%10000000
    198  f137		       2c 82 02 	      bit	SWCHB
    199  f13a		       d0 00		      bne	switch_P1Diff1
    200  f13c				   switch_P1Diff2		; Difficulty 2
    201  f13c				   switch_P1Diff1		; Difficulty 1
    202  f13c
    203  f13c							; ------- joystick:
    204  f13c
    205  f13c							; Read button input
    206  f13c		       a0 10		      ldy	#MIN_SPEED	; P0 Fire switch
    207  f13e		       24 0c		      bit	INPT4
    208  f140		       30 05		      bmi	pos_nofire
    209  f142		       a0 01		      ldy	#1
    210  f144		       20 71 f2 	      jsr	snd_play
    211  f147				   pos_nofire
    212  f147		       84 88		      sty	speed
    213  f149
    214  f149							; ------------------
    215  f149							; read direction input
    216  f149		       a6 90		      ldx	p0_x	; p0_x es la posicin del jugador 0 en x
    217  f14b
    218  f14b		       a9 80		      lda	#%10000000	; P0 Right switch
    219  f14d		       2c 80 02 	      bit	SWCHA
    220  f150		       d0 05		      bne	pos_noright	; z es el estado del boton: branch if no se movi.
    221  f152
    222  f152
    223  f152		       e0 ff		      cpx	#$FF	; max right position
    224  f154		       b0 01		      bcs	pos_noright
    225  f156		       e8		      inx
    226  f157
    227  f157							; lda #%00001000    ; invertir el playfield
    228  f157							; sta REFP0
    229  f157				   pos_noright
    230  f157		       a9 40		      lda	#%01000000	; check left movement
    231  f159		       2c 80 02 	      bit	SWCHA
    232  f15c		       d0 05		      bne	pos_noleft
    233  f15e		       e0 01		      cpx	#1
    234  f160		       90 01		      bcc	pos_noleft
    235  f162		       ca		      dex
    236  f163							; lda #0
    237  f163							; sta REFP0
    238  f163				   pos_noleft
    239  f163		       86 90		      stx	p0_x
    240  f165
    241  f165		       a6 91		      ldx	p0_y
    242  f167		       a9 20		      lda	#%00100000
    243  f169		       2c 80 02 	      bit	SWCHA
    244  f16c		       d0 05		      bne	pos_nodown
    245  f16e		       e0 00		      cpx	#$00
    246  f170		       90 01		      bcc	pos_nodown
    247  f172		       ca		      dex
    248  f173				   pos_nodown
    249  f173		       a9 10		      lda	#%00010000
    250  f175		       2c 80 02 	      bit	SWCHA
    251  f178		       d0 05		      bne	pos_noup
    252  f17a		       e0 ff		      cpx	#255
    253  f17c		       b0 01		      bcs	pos_noup
    254  f17e		       e8		      inx
    255  f17f				   pos_noup
    256  f17f		       86 91		      stx	p0_y
    257  f181
    258  f181
    259  f181
    260  f181							; -------- done ------------------------------------
    261  f181
    262  f181		       4c 1b f0 	      jmp	nextframe	; (3) jump back up to start the next frame
    263  f184
    264  f184							; -------- done ------------------------------------
    265  f184
    266  f184
    267  f184				   kernel_1
    268  f184		       85 02		      sta	WSYNC
    269  f186
      0  f186					      _ADD16	c16_1, scanline, temp
      1  f186					      IF	c16_1 != scanline
      2  f186		       18		      CLC
      3  f187		       a5 80		      LDA	c16_1+0
      4  f189		       65 89		      ADC	scanline+0
      5  f18b		       85 82		      STA	temp+0
      6  f18d		       a5 81		      LDA	c16_1+1
      7  f18f		       65 8a		      ADC	scanline+1
      8  f191		       85 83		      STA	temp+1
      9  f193				  -	      ELSE
     10  f193				  -	      _ASL16	c16_1,temp
     11  f193					      ENDIF
      0  f193					      _ROL16	temp, temp
      1  f193				  -	      IF	temp != temp
      2  f193				  -	      LDA	temp+0
      3  f193				  -	      ROL
      4  f193				  -	      STA	temp+0
      5  f193				  -	      LDA	temp+1
      6  f193				  -	      ROL
      7  f193				  -	      STA	temp+1
      8  f193					      ELSE
      9  f193		       26 82		      ROL	temp+0
     10  f195		       26 83		      ROL	temp+1
     11  f197					      ENDIF
      0  f197					      _ROL16	temp, temp
      1  f197				  -	      IF	temp != temp
      2  f197				  -	      LDA	temp+0
      3  f197				  -	      ROL
      4  f197				  -	      STA	temp+0
      5  f197				  -	      LDA	temp+1
      6  f197				  -	      ROL
      7  f197				  -	      STA	temp+1
      8  f197					      ELSE
      9  f197		       26 82		      ROL	temp+0
     10  f199		       26 83		      ROL	temp+1
     11  f19b					      ENDIF
      0  f19b					      _EOR16	scanline, temp, temp
      1  f19b					      IF	scanline != temp
      2  f19b		       a5 89		      LDA	scanline+0
      3  f19d		       45 82		      EOR	temp+0
      4  f19f		       85 82		      STA	temp+0
      5  f1a1		       a5 8a		      LDA	scanline+1
      6  f1a3		       45 83		      EOR	temp+1
      7  f1a5		       85 83		      STA	temp+1
      8  f1a7				  -	      ELSE
      9  f1a7				  -	      _CLR16	temp
     10  f1a7					      ENDIF
    274  f1a7
      0  f1a7					      _NEXTLINE
      1  f1a7		       c6 89		      dec	scanline
      2  f1a9		       85 02		      sta	WSYNC
    276  f1ab
      0  f1ab					      _ADD16	c16_1, scanline, temp2
      1  f1ab					      IF	c16_1 != scanline
      2  f1ab		       18		      CLC
      3  f1ac		       a5 80		      LDA	c16_1+0
      4  f1ae		       65 89		      ADC	scanline+0
      5  f1b0		       85 84		      STA	temp2+0
      6  f1b2		       a5 81		      LDA	c16_1+1
      7  f1b4		       65 8a		      ADC	scanline+1
      8  f1b6		       85 85		      STA	temp2+1
      9  f1b8				  -	      ELSE
     10  f1b8				  -	      _ASL16	c16_1,temp2
     11  f1b8					      ENDIF
      0  f1b8					      _ROL16	temp2, temp2
      1  f1b8				  -	      IF	temp2 != temp2
      2  f1b8				  -	      LDA	temp2+0
      3  f1b8				  -	      ROL
      4  f1b8				  -	      STA	temp2+0
      5  f1b8				  -	      LDA	temp2+1
      6  f1b8				  -	      ROL
      7  f1b8				  -	      STA	temp2+1
      8  f1b8					      ELSE
      9  f1b8		       26 84		      ROL	temp2+0
     10  f1ba		       26 85		      ROL	temp2+1
     11  f1bc					      ENDIF
      0  f1bc					      _ROL16	temp2, temp2
      1  f1bc				  -	      IF	temp2 != temp2
      2  f1bc				  -	      LDA	temp2+0
      3  f1bc				  -	      ROL
      4  f1bc				  -	      STA	temp2+0
      5  f1bc				  -	      LDA	temp2+1
      6  f1bc				  -	      ROL
      7  f1bc				  -	      STA	temp2+1
      8  f1bc					      ELSE
      9  f1bc		       26 84		      ROL	temp2+0
     10  f1be		       26 85		      ROL	temp2+1
     11  f1c0					      ENDIF
      0  f1c0					      _ORA16	temp, temp2, temp
      1  f1c0					      IF	temp != temp2
      2  f1c0		       a5 82		      LDA	temp+0
      3  f1c2		       05 84		      ORA	temp2+0
      4  f1c4		       85 82		      STA	temp+0
      5  f1c6		       a5 83		      LDA	temp+1
      6  f1c8		       05 85		      ORA	temp2+1
      7  f1ca		       85 83		      STA	temp+1
      8  f1cc				  -	      ELSE
      9  f1cc				  -	      _XFR16	temp,temp
     10  f1cc					      ENDIF
    281  f1cc
      0  f1cc					      _NEXTLINE
      1  f1cc		       c6 89		      dec	scanline
      2  f1ce		       85 02		      sta	WSYNC
    283  f1d0
      0  f1d0					      _ADD16	c16_1, scanline, temp2
      1  f1d0					      IF	c16_1 != scanline
      2  f1d0		       18		      CLC
      3  f1d1		       a5 80		      LDA	c16_1+0
      4  f1d3		       65 89		      ADC	scanline+0
      5  f1d5		       85 84		      STA	temp2+0
      6  f1d7		       a5 81		      LDA	c16_1+1
      7  f1d9		       65 8a		      ADC	scanline+1
      8  f1db		       85 85		      STA	temp2+1
      9  f1dd				  -	      ELSE
     10  f1dd				  -	      _ASL16	c16_1,temp2
     11  f1dd					      ENDIF
      0  f1dd					      _ROL16	temp, temp
      1  f1dd				  -	      IF	temp != temp
      2  f1dd				  -	      LDA	temp+0
      3  f1dd				  -	      ROL
      4  f1dd				  -	      STA	temp+0
      5  f1dd				  -	      LDA	temp+1
      6  f1dd				  -	      ROL
      7  f1dd				  -	      STA	temp+1
      8  f1dd					      ELSE
      9  f1dd		       26 82		      ROL	temp+0
     10  f1df		       26 83		      ROL	temp+1
     11  f1e1					      ENDIF
      0  f1e1					      _ROR16	temp2, temp2
      1  f1e1				  -	      IF	temp2 != temp2
      2  f1e1				  -	      LDA	temp2+1
      3  f1e1				  -	      ROR
      4  f1e1				  -	      STA	temp2+1
      5  f1e1				  -	      LDA	temp2+0
      6  f1e1				  -	      ROR
      7  f1e1				  -	      STA	temp2+0
      8  f1e1					      ELSE
      9  f1e1		       66 85		      ROR	temp2+1
     10  f1e3		       66 84		      ROR	temp2+0
     11  f1e5					      ENDIF
      0  f1e5					      _EOR16	temp, temp2, temp
      1  f1e5					      IF	temp != temp2
      2  f1e5		       a5 82		      LDA	temp+0
      3  f1e7		       45 84		      EOR	temp2+0
      4  f1e9		       85 82		      STA	temp+0
      5  f1eb		       a5 83		      LDA	temp+1
      6  f1ed		       45 85		      EOR	temp2+1
      7  f1ef		       85 83		      STA	temp+1
      8  f1f1				  -	      ELSE
      9  f1f1				  -	      _CLR16	temp
     10  f1f1					      ENDIF
    288  f1f1
    289  f1f1		       a5 83		      lda	temp+1
    290  f1f3		       85 0f		      sta	PF2
    291  f1f5
      0  f1f5					      _NEXTLINE
      1  f1f5		       c6 89		      dec	scanline
      2  f1f7		       85 02		      sta	WSYNC
    293  f1f9
      0  f1f9					      _ADD16	c16_1, scanline, temp
      1  f1f9					      IF	c16_1 != scanline
      2  f1f9		       18		      CLC
      3  f1fa		       a5 80		      LDA	c16_1+0
      4  f1fc		       65 89		      ADC	scanline+0
      5  f1fe		       85 82		      STA	temp+0
      6  f200		       a5 81		      LDA	c16_1+1
      7  f202		       65 8a		      ADC	scanline+1
      8  f204		       85 83		      STA	temp+1
      9  f206				  -	      ELSE
     10  f206				  -	      _ASL16	c16_1,temp
     11  f206					      ENDIF
    295  f206
      0  f206					      _NEXTLINE
      1  f206		       c6 89		      dec	scanline
      2  f208		       85 02		      sta	WSYNC
    297  f20a
      0  f20a					      _EOR16	c16_1, #$55, temp2
      1  f20a					      IF	c16_1 != #$55
      2  f20a		       a5 80		      LDA	c16_1+0
      3  f20c		       49 55		      EOR	#$55+0
      4  f20e		       85 84		      STA	temp2+0
      5  f210		       a5 81		      LDA	c16_1+1
      6  f212		       49 56		      EOR	#$55+1
      7  f214		       85 85		      STA	temp2+1
      8  f216				  -	      ELSE
      9  f216				  -	      _CLR16	temp2
     10  f216					      ENDIF
    299  f216
      0  f216					      _NEXTLINE
      1  f216		       c6 89		      dec	scanline
      2  f218		       85 02		      sta	WSYNC
    301  f21a
      0  f21a					      _ROL16	temp2, temp2
      1  f21a				  -	      IF	temp2 != temp2
      2  f21a				  -	      LDA	temp2+0
      3  f21a				  -	      ROL
      4  f21a				  -	      STA	temp2+0
      5  f21a				  -	      LDA	temp2+1
      6  f21a				  -	      ROL
      7  f21a				  -	      STA	temp2+1
      8  f21a					      ELSE
      9  f21a		       26 84		      ROL	temp2+0
     10  f21c		       26 85		      ROL	temp2+1
     11  f21e					      ENDIF
      0  f21e					      _ROL16	temp2, temp2
      1  f21e				  -	      IF	temp2 != temp2
      2  f21e				  -	      LDA	temp2+0
      3  f21e				  -	      ROL
      4  f21e				  -	      STA	temp2+0
      5  f21e				  -	      LDA	temp2+1
      6  f21e				  -	      ROL
      7  f21e				  -	      STA	temp2+1
      8  f21e					      ELSE
      9  f21e		       26 84		      ROL	temp2+0
     10  f220		       26 85		      ROL	temp2+1
     11  f222					      ENDIF
      0  f222					      _EOR16	temp, temp2, temp
      1  f222					      IF	temp != temp2
      2  f222		       a5 82		      LDA	temp+0
      3  f224		       45 84		      EOR	temp2+0
      4  f226		       85 82		      STA	temp+0
      5  f228		       a5 83		      LDA	temp+1
      6  f22a		       45 85		      EOR	temp2+1
      7  f22c		       85 83		      STA	temp+1
      8  f22e				  -	      ELSE
      9  f22e				  -	      _CLR16	temp
     10  f22e					      ENDIF
      0  f22e					      _AND16	temp, temp, temp
      1  f22e				  -	      IF	temp != temp
      2  f22e				  -	      LDA	temp+0
      3  f22e				  -	      AND	temp+0
      4  f22e				  -	      STA	temp+0
      5  f22e				  -	      LDA	temp+1
      6  f22e				  -	      AND	temp+1
      7  f22e				  -	      STA	temp+1
      8  f22e					      ELSE
      0  f22e					      _XFR16	temp,temp
      1  f22e				  -	      IF	temp != temp
      2  f22e				  -	      IF	temp > temp
      3  f22e				  -	      LDA	temp+0
      4  f22e				  -	      STA	temp+0
      5  f22e				  -	      LDA	temp+1
      6  f22e				  -	      STA	temp+1
      7  f22e				  -	      ELSE
      8  f22e				  -	      LDA	temp+1
      9  f22e				  -	      STA	temp+1
     10  f22e				  -	      LDA	temp+0
     11  f22e				  -	      STA	temp+0
     12  f22e				  -	      ENDIF
     13  f22e					      ENDIF
     10  f22e					      ENDIF
    306  f22e
    307  f22e		       a5 82		      lda	temp+0
    308  f230		       85 0e		      sta	PF1
    309  f232
    310  f232		       c6 89		      dec	scanline
    311  f234		       60		      rts
    312  f235
    313  f235
    314  f235
    315  f235				   kernel_2
    316  f235		       a5 81		      lda	c16_1+1
    317  f237							; jsr reverseBits
    318  f237		       2a		      rol
    319  f238		       2a		      rol
    320  f239		       2a		      rol
    321  f23a		       45 80		      eor	c16_1
    322  f23c		       45 89		      eor	scanline
    323  f23e		       85 0f		      sta	PF2
    324  f240
    325  f240
    326  f240							; PF1
    327  f240		       a5 80		      lda	c16_1+0
    328  f242		       2a		      rol
    329  f243		       49 0f		      eor	#15
    330  f245		       45 89		      eor	scanline
    331  f247		       85 0e		      sta	PF1
    332  f249
    333  f249
    334  f249
    335  f249		       c6 89		      dec	scanline	; (2)
    336  f24b		       60		      rts
    337  f24c
    338  f24c
    339  f24c							; Game Select
    340  f24c				   check_switch_select
    341  f24c				   switch_select_chkbounced
    342  f24c		       a5 8e		      lda	selDebounceOn	; (2)
    343  f24e		       d0 18		      bne	switch_select_decrease	; if debounce already on then branch out
    344  f250
    345  f250		       a9 02		      lda	#%00000010
    346  f252		       2c 82 02 	      bit	SWCHB
    347  f255		       d0 19		      bne	switch_select_end
    348  f257
    349  f257		       a9 01		      lda	#1
    350  f259		       85 8e		      sta	selDebounceOn
    351  f25b		       a9 28		      lda	#40
    352  f25d		       85 8d		      sta	selDebounceTm
    353  f25f
    354  f25f		       06 8f		      asl	selectMode
    355  f261		       90 05		      bcc	switch_select_solid
    356  f263		       e6 8f		      inc	selectMode
    357  f265
    358  f265				   switch_select_stripped
    359  f265
    360  f265		       4c 70 f2 	      jmp	switch_select_end
    361  f268
    362  f268				   switch_select_solid
    363  f268
    364  f268
    365  f268				   switch_select_decrease
    366  f268		       c6 8d		      dec	selDebounceTm
    367  f26a		       d0 04		      bne	switch_select_end
    368  f26c		       a9 00		      lda	#0
    369  f26e		       85 8e		      sta	selDebounceOn
    370  f270				   switch_select_end
    371  f270		       60		      rts
    372  f271
    373  f271
    374  f271							; cues a sound to play. sets audio registers based on table lookup sndbank.
    375  f271							; parameters: x = channel (0|1), y = sound to play
    376  f271				   snd_play
    377  f271							; lda sndbank_type,y
    378  f271		       a9 0c		      lda	#$0C
    379  f273		       95 15		      sta	AUDC0,x	; audio control
    380  f275
    381  f275		       a9 04		      lda	#4
    382  f277		       95 19		      sta	AUDV0,x	; audio volume (0 a 15)
    383  f279
    384  f279		       a5 80		      lda	c16_1
    385  f27b		       6a		      ror
    386  f27c		       6a		      ror
    387  f27d		       6a		      ror
    388  f27e		       95 17		      sta	AUDF0,x	; audio frequence (0 a 31 - divisiones del clock)
    389  f280
    390  f280		       a9 0c		      lda	#12
    391  f282		       95 92		      sta	snd_on,x	; len of audio in frames (>0 = sound on)
    392  f284		       60		      rts
    393  f285
    394  f285							; process sound channels to turn off volume when sound length counter runs out
    395  f285				   snd_process
    396  f285		       a2 01		      ldx	#1	; channel to process, start with channel 1
    397  f287				   snd_ch
    398  f287		       b5 92		      lda	snd_on,x	; get sound length counter for this channel
    399  f289		       f0 08		      beq	snd_done	; are we playing a sound? a>1
    400  f28b		       d6 92		      dec	snd_on,x	; yes, decrese the sound length counter for this channel
    401  f28d		       d0 04		      bne	snd_cont	; did we reach the end of the sound length?
    402  f28f		       a9 00		      lda	#0	; yes
    403  f291		       95 19		      sta	AUDV0,x	; turn off the volume for this channel
    404  f293				   snd_done
    405  f293
    406  f293				   snd_cont
    407  f293		       ca		      dex		; do it again for channel 0
    408  f294		       f0 f1		      beq	snd_ch
    409  f296		       60		      rts
    410  f297
    411  f297
    412  f297
    413  f297
    414  f297							; define sounds, bounce, reset, backward, forward
    415  f297				   sndbank_type
    416  f297		       0c 02 06 06*	      .byte.b	$0C, $02, $06, $06, $0C, $02, $06, $06, $0C, $02, $06, $06
    417  f2a3				   sndbank_vol
    418  f2a3		       02 06 04 04*	      .byte.b	$02, $06, $04, $04, $02, $06, $04, $04, $02, $06, $04, $04
    419  f2af				   sndbank_pitch
    420  f2af		       1a 0e 1f 09*	      .byte.b	$1A, $0E, $1F, $09, $12, $07, $1C, $0B, $14, $03, $19, $0D
    421  f2bb				   sndbank_len
    422  f2bb		       01 08 03 03*	      .byte.b	$01, $08, $03, $03, $0C, $02, $06, $06, $0C, $02, $06, $06
    423  f2c7
    424  f2c7
    425  f2c7				   colors
    426  f2c7		       36 48 76 b4*	      .byte.b	$36, $48, $76, $b4, $ea, $4c, $8a, $a4	; Player 0-7 colors
    427  f2cf
    428  f2cf
    429  f2cf
    430  f2cf				   reverseBits
    431  f2cf		       aa		      tax
    432  f2d0		       bd d4 f2 	      lda	reversedOrderBits,x	; Load the value to be reversed from memory
    433  f2d3		       60		      rts
    434  f2d4
    435  f2d4				   reversedOrderBits
    436  f2d4		       00 00 80 00*	      .word.w	$00, $80, $40, $c0, $20, $a0, $60, $e0
    437  f2e4		       10 00 90 00*	      .word.w	$10, $90, $50, $d0, $30, $b0, $70, $f0
    438  f2f4		       08 00 88 00*	      .word.w	$08, $88, $48, $c8, $28, $a8, $68, $e8
    439  f304		       18 00 98 00*	      .word.w	$18, $98, $58, $d8, $38, $b8, $78, $f8
    440  f314		       04 00 84 00*	      .word.w	$04, $84, $44, $c4, $24, $a4, $64, $e4
    441  f324		       14 00 94 00*	      .word.w	$14, $94, $54, $d4, $34, $b4, $74, $f4
    442  f334		       0c 00 8c 00*	      .word.w	$0c, $8c, $4c, $cc, $2c, $ac, $6c, $ec
    443  f344		       1c 00 9c 00*	      .word.w	$1c, $9c, $5c, $dc, $3c, $bc, $7c, $fc
    444  f354		       02 00 82 00*	      .word.w	$02, $82, $42, $c2, $22, $a2, $62, $e2
    445  f364		       12 00 92 00*	      .word.w	$12, $92, $52, $d2, $32, $b2, $72, $f2
    446  f374		       0a 00 8a 00*	      .word.w	$0a, $8a, $4a, $ca, $2a, $aa, $6a, $ea
    447  f384		       1a 00 9a 00*	      .word.w	$1a, $9a, $5a, $da, $3a, $ba, $7a, $fa
    448  f394		       06 00 86 00*	      .word.w	$06, $86, $46, $c6, $26, $a6, $66, $e6
    449  f3a4		       16 00 96 00*	      .word.w	$16, $96, $56, $d6, $36, $b6, $76, $f6
    450  f3b4		       0e 00 8e 00*	      .word.w	$0e, $8e, $4e, $ce, $2e, $ae, $6e, $ee
    451  f3c4		       1e 00 9e 00*	      .word.w	$1e, $9e, $5e, $de, $3e, $be, $7e, $fe
    452  f3d4		       01 00 81 00*	      .word.w	$01, $81, $41, $c1, $21, $a1, $61, $e1
    453  f3e4		       11 00 91 00*	      .word.w	$11, $91, $51, $d1, $31, $b1, $71, $f1
    454  f3f4		       09 00 89 00*	      .word.w	$09, $89, $49, $c9, $29, $a9, $69, $e9
    455  f404		       19 00 99 00*	      .word.w	$19, $99, $59, $d9, $39, $b9, $79, $f9
    456  f414		       05 00 85 00*	      .word.w	$05, $85, $45, $c5, $25, $a5, $65, $e5
    457  f424		       15 00 95 00*	      .word.w	$15, $95, $55, $d5, $35, $b5, $75, $f5
    458  f434		       0d 00 8d 00*	      .word.w	$0d, $8d, $4d, $cd, $2d, $ad, $6d, $ed
    459  f444		       1d 00 9d 00*	      .word.w	$1d, $9d, $5d, $dd, $3d, $bd, $7d, $fd
    460  f454		       03 00 83 00*	      .word.w	$03, $83, $43, $c3, $23, $a3, $63, $e3
    461  f464		       13 00 93 00*	      .word.w	$13, $93, $53, $d3, $33, $b3, $73, $f3
    462  f474		       0b 00 8b 00*	      .word.w	$0b, $8b, $4b, $cb, $2b, $ab, $6b, $eb
    463  f484		       1b 00 9b 00*	      .word.w	$1b, $9b, $5b, $db, $3b, $bb, $7b, $fb
    464  f494		       07 00 87 00*	      .word.w	$07, $87, $47, $c7, $27, $a7, $67, $e7
    465  f4a4		       17 00 97 00*	      .word.w	$17, $97, $57, $d7, $37, $b7, $77, $f7
    466  f4b4		       0f 00 8f 00*	      .word.w	$0f, $8f, $4f, $cf, $2f, $af, $6f, $ef
    467  f4c4		       1f 00 9f 00*	      .word.w	$1f, $9f, $5f, $df, $3f, $bf, $7f, $ff
    468  f4d4
    469  f4d4
    470  fffa					      org	$FFFA
    471  fffa
    472  fffa		       00 f0		      .word.w	reset	; NMI	($FFFA)
    473  fffc		       00 f0		      .word.w	reset	; RESET ($FFFC)
    474  fffe		       00 f0		      .word.w	reset	; IRQ ($FFFE)
    475  10000
    476  10000
    477  10000
    478  10000
