Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_011.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3201984 heartbeat IPC: 3.12306 cumulative IPC: 3.12306 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6410778 heartbeat IPC: 3.11644 cumulative IPC: 3.11975 (Simulation time: 0 hr 5 min 28 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9663806 heartbeat IPC: 3.07406 cumulative IPC: 3.10437 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12862366 heartbeat IPC: 3.12641 cumulative IPC: 3.10985 (Simulation time: 0 hr 11 min 7 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16068986 heartbeat IPC: 3.11855 cumulative IPC: 3.11158 (Simulation time: 0 hr 13 min 53 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16068987 (Simulation time: 0 hr 13 min 53 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23635796 heartbeat IPC: 1.32156 cumulative IPC: 1.32156 (Simulation time: 0 hr 16 min 22 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31559354 heartbeat IPC: 1.26206 cumulative IPC: 1.29112 (Simulation time: 0 hr 18 min 48 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 40839685 heartbeat IPC: 1.07755 cumulative IPC: 1.21111 (Simulation time: 0 hr 20 min 49 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 48585550 heartbeat IPC: 1.29101 cumulative IPC: 1.23014 (Simulation time: 0 hr 23 min 7 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 56073483 heartbeat IPC: 1.33548 cumulative IPC: 1.24986 (Simulation time: 0 hr 25 min 13 sec) 
Finished CPU 0 instructions: 50000003 cycles: 40004508 cumulative IPC: 1.24986 (Simulation time: 0 hr 25 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24986 instructions: 50000003 cycles: 40004508
L1D TOTAL     ACCESS:   18223850  HIT:   17192709  MISS:    1031141
L1D LOAD      ACCESS:    6813597  HIT:    6332659  MISS:     480938
L1D RFO       ACCESS:    4834689  HIT:    4752781  MISS:      81908
L1D PREFETCH  ACCESS:    6575564  HIT:    6107269  MISS:     468295
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6850404  ISSUED:    6758523  USEFUL:     138065  USELESS:     330226
L1D AVERAGE MISS LATENCY: 40.8332 cycles
L1I TOTAL     ACCESS:   15618594  HIT:   13591226  MISS:    2027368
L1I LOAD      ACCESS:    8903267  HIT:    8746627  MISS:     156640
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6715327  HIT:    4844599  MISS:    1870728
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7368632  ISSUED:    7070467  USEFUL:    1237116  USELESS:     633542
L1I AVERAGE MISS LATENCY: 28.6387 cycles
L2C TOTAL     ACCESS:    4113864  HIT:    2959045  MISS:    1154819
L2C LOAD      ACCESS:     546698  HIT:     284484  MISS:     262214
L2C RFO       ACCESS:      80096  HIT:      33505  MISS:      46591
L2C PREFETCH  ACCESS:    3218974  HIT:    2374587  MISS:     844387
L2C WRITEBACK ACCESS:     268096  HIT:     266469  MISS:       1627
L2C PREFETCH  REQUESTED:    2929448  ISSUED:    2926517  USEFUL:      31862  USELESS:     812817
L2C AVERAGE MISS LATENCY: 49.5381 cycles
LLC TOTAL     ACCESS:    2163166  HIT:    1980320  MISS:     182846
LLC LOAD      ACCESS:     262062  HIT:     230497  MISS:      31565
LLC RFO       ACCESS:      46585  HIT:      33041  MISS:      13544
LLC PREFETCH  ACCESS:    1697783  HIT:    1560345  MISS:     137438
LLC WRITEBACK ACCESS:     156736  HIT:     156437  MISS:        299
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      19880  USELESS:     118689
LLC AVERAGE MISS LATENCY: 170.765 cycles
Major fault: 0 Minor fault: 6983
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      33049  ROW_BUFFER_MISS:     149478
 DBUS_CONGESTED:      74458
 WQ ROW_BUFFER_HIT:      12639  ROW_BUFFER_MISS:      47571  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 97.5565% MPKI: 4.59006 Average ROB Occupancy at Mispredict: 60.3235

Branch types
NOT_BRANCH: 40607199 81.2144%
BRANCH_DIRECT_JUMP: 451601 0.903202%
BRANCH_INDIRECT: 151580 0.30316%
BRANCH_CONDITIONAL: 7041635 14.0833%
BRANCH_DIRECT_CALL: 647827 1.29565%
BRANCH_INDIRECT_CALL: 211373 0.422746%
BRANCH_RETURN: 888439 1.77688%
BRANCH_OTHER: 0 0%

