$comment
	File created using the following command:
		vcd file latchd.msim.vcd -direction
$end
$date
	Fri Apr 12 10:00:27 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module latchd_vlg_vec_tst $end
$var reg 1 ! c $end
$var reg 1 " D $end
$var wire 1 # Q $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Q~output_o $end
$var wire 1 , c~input_o $end
$var wire 1 - D~input_o $end
$var wire 1 . process_0~0_combout $end
$var wire 1 / comb~0_combout $end
$var wire 1 0 Q$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
0%
1&
x'
1(
1)
1*
x+
0,
0-
0.
0/
x0
$end
#100000
1!
1,
0$
1/
00
0+
0#
#150000
1"
1-
1$
0/
1.
10
1+
1#
#200000
0!
0"
0,
0-
0$
0.
#300000
1!
1"
1,
1-
1$
1.
#350000
0"
0-
0$
1/
0.
00
0+
0#
#400000
0!
1"
0,
1-
1$
0/
#500000
1!
1,
0$
1.
10
1+
1#
#550000
0"
0-
1$
1/
0.
00
0+
0#
#600000
0!
0,
0$
0/
#700000
1"
1!
1-
1,
1$
1.
10
1+
1#
#750000
0"
0-
0$
1/
0.
00
0+
0#
#800000
0!
1"
0,
1-
1$
0/
#900000
1!
0"
1,
0-
0$
1/
#950000
1"
1-
1$
0/
1.
10
1+
1#
#1000000
