Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 21:25:01 2019
| Host         : DESKTOP-4MBK26K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Dis/clk2_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.595        0.000                      0                  264        0.106        0.000                      0                  264        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.595        0.000                      0                  264        0.106        0.000                      0                  264        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 3.363ns (52.502%)  route 3.042ns (47.498%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.394 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.394    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.728 r  Inst_cm/contador_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.728    Inst_cm/contador_reg[28]_i_1_n_6
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.599    15.022    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[29]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    Inst_cm/contador_reg[29]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 3.342ns (52.346%)  route 3.042ns (47.654%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.394 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.394    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.707 r  Inst_cm/contador_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.707    Inst_cm/contador_reg[28]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.599    15.022    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[31]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    Inst_cm/contador_reg[31]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 3.268ns (51.787%)  route 3.042ns (48.213%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.394 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.394    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.633 r  Inst_cm/contador_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.633    Inst_cm/contador_reg[28]_i_1_n_5
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.599    15.022    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[30]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    Inst_cm/contador_reg[30]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 3.252ns (51.664%)  route 3.042ns (48.336%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.394 r  Inst_cm/contador_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.394    Inst_cm/contador_reg[24]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.617 r  Inst_cm/contador_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.617    Inst_cm/contador_reg[28]_i_1_n_7
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.599    15.022    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  Inst_cm/contador_reg[28]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    Inst_cm/contador_reg[28]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.249ns (51.641%)  route 3.042ns (48.359%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.614 r  Inst_cm/contador_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.614    Inst_cm/contador_reg[24]_i_1_n_6
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    Inst_cm/contador_reg[25]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 3.228ns (51.479%)  route 3.042ns (48.521%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.593 r  Inst_cm/contador_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.593    Inst_cm/contador_reg[24]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    Inst_cm/contador_reg[27]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.154ns (50.900%)  route 3.042ns (49.100%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.519 r  Inst_cm/contador_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.519    Inst_cm/contador_reg[24]_i_1_n_5
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    Inst_cm/contador_reg[26]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 3.138ns (50.773%)  route 3.042ns (49.227%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.280 r  Inst_cm/contador_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.280    Inst_cm/contador_reg[20]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.503 r  Inst_cm/contador_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.503    Inst_cm/contador_reg[24]_i_1_n_7
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Inst_cm/contador_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    Inst_cm/contador_reg[24]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 3.135ns (50.749%)  route 3.042ns (49.251%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.500 r  Inst_cm/contador_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.500    Inst_cm/contador_reg[20]_i_1_n_6
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[21]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.062    15.349    Inst_cm/contador_reg[21]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 Inst_cm/contador_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/contador_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.114ns (50.581%)  route 3.042ns (49.419%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.720     5.323    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  Inst_cm/contador_reg[20]/Q
                         net (fo=8, routed)           1.295     7.074    Inst_cm/contador_reg[20]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.198 r  Inst_cm/contador1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.198    Inst_cm/contador1_carry__1_i_3_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.748 r  Inst_cm/contador1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_cm/contador1_carry__1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.976 r  Inst_cm/contador1_carry__2/CO[2]
                         net (fo=40, routed)          1.158     9.134    Inst_d3/CO[0]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.313     9.447 r  Inst_d3/contador[0]_i_4/O
                         net (fo=2, routed)           0.589    10.036    Inst_cm/Q2_reg[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.160 r  Inst_cm/contador[0]_i_7/O
                         net (fo=1, routed)           0.000    10.160    Inst_cm/contador[0]_i_7_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.710 r  Inst_cm/contador_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.710    Inst_cm/contador_reg[0]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  Inst_cm/contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.824    Inst_cm/contador_reg[4]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  Inst_cm/contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    Inst_cm/contador_reg[8]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  Inst_cm/contador_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.052    Inst_cm/contador_reg[12]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  Inst_cm/contador_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.166    Inst_cm/contador_reg[16]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.479 r  Inst_cm/contador_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.479    Inst_cm/contador_reg[20]_i_1_n_4
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.600    15.023    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Inst_cm/contador_reg[23]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.062    15.349    Inst_cm/contador_reg[23]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  Inst_Dis/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.962    Inst_Dis/count0_carry__4_n_7
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_cm/contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.019%)  route 0.381ns (72.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.603     1.522    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  Inst_cm/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_cm/contador_reg[4]/Q
                         net (fo=9, routed)           0.381     2.044    Inst_cm/contador_reg[4]
    SLICE_X3Y47          FDRE                                         r  Inst_cm/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.948     2.113    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  Inst_cm/Counter_reg[4]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075     1.937    Inst_cm/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  Inst_Dis/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.973    Inst_Dis/count0_carry__4_n_5
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_cm/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.736%)  route 0.367ns (72.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.603     1.522    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  Inst_cm/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_cm/contador_reg[0]/Q
                         net (fo=7, routed)           0.367     2.031    Inst_cm/contador_reg[0]
    SLICE_X3Y47          FDRE                                         r  Inst_cm/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.948     2.113    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  Inst_cm/Counter_reg[0]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.046     1.908    Inst_cm/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  Inst_Dis/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.998    Inst_Dis/count0_carry__4_n_6
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  Inst_Dis/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.998    Inst_Dis/count0_carry__4_n_4
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  Inst_Dis/count_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    Inst_Dis/count0_carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  Inst_Dis/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.001    Inst_Dis/count0_carry__5_n_7
    SLICE_X49Y101        FDRE                                         r  Inst_Dis/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  Inst_Dis/count_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_Dis/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Inst_Dis/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Dis/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    Inst_Dis/count[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  Inst_Dis/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.908    Inst_Dis/count0_carry__3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  Inst_Dis/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    Inst_Dis/count0_carry__4_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  Inst_Dis/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.012    Inst_Dis/count0_carry__5_n_5
    SLICE_X49Y101        FDRE                                         r  Inst_Dis/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    Inst_Dis/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  Inst_Dis/count_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Dis/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_Rt/clk2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/end_of_returns_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.792%)  route 0.116ns (45.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.596     1.515    Inst_Rt/clock_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  Inst_Rt/clk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_Rt/clk2_reg/Q
                         net (fo=2, routed)           0.116     1.773    Inst_Rt/clk2
    SLICE_X0Y79          FDRE                                         r  Inst_Rt/end_of_returns_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.866     2.031    Inst_Rt/clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  Inst_Rt/end_of_returns_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070     1.598    Inst_Rt/end_of_returns_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_cm/contador_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cm/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.867%)  route 0.450ns (76.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.602     1.521    Inst_cm/clock_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  Inst_cm/contador_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_cm/contador_reg[9]/Q
                         net (fo=8, routed)           0.450     2.112    Inst_cm/contador_reg[9]
    SLICE_X5Y45          FDRE                                         r  Inst_cm/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.946     2.111    Inst_cm/clock_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  Inst_cm/Counter_reg[9]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.072     1.932    Inst_cm/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15    Inst_mult/ss5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15    Inst_mult/ss5_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    Inst_mult/ss7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    Inst_mult/ss7_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    Inst_mult/ss1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    Inst_mult/ss1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    Inst_mult/ss3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    Inst_mult/ss3_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y96    Inst_Dis/clk2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80     Inst_Rt/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59     Inst_cm/Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60     Inst_cm/contador_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y59     Inst_cm/Counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60     Inst_cm/Counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60     Inst_cm/Counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60     Inst_cm/Counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y56     Inst_cm/Counter_reg[31]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60     Inst_cm/Counter_reg[31]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y56     Inst_cm/Counter_reg[31]_rep__5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65     Inst_cm/correcto_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65     Inst_cm/overflow_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y42     Inst_cm/Counter_reg[31]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y46     Inst_cm/Counter_reg[31]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y42     Inst_cm/Counter_reg[31]_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y42     Inst_cm/Counter_reg[31]_rep__4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45     Inst_cm/Counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45     Inst_cm/Counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65     Inst_op/mens5_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65     Inst_op/mens6_reg[0]/C



