# Microsemi Physical design constraints file

# Version: v11.9 11.9.0.4

# Design Name:  

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S005 , Package: 484 FBGA , Speed grade: -1 

# Date generated: Mon Dec 04 01:14:31 2023 


#
# IO banks setting
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

