/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */

#ifndef _DT_BINDINGS_CLK_MT6735_TOPCKGEN_H
#define _DT_BINDINGS_CLK_MT6735_TOPCKGEN_H

#define AD_SYS_26M_CK			0
#define CLKPH_MCK_O			1
#define DMPLL				2
#define DPI_CK				3
#define WHPLL_AUDIO_CK			4

#define SYSPLL_D2			5
#define SYSPLL_D3			6
#define SYSPLL_D5			7
#define SYSPLL1_D2			8
#define SYSPLL1_D4			9
#define SYSPLL1_D8			10
#define SYSPLL1_D16			11
#define SYSPLL2_D2			12
#define SYSPLL2_D4			13
#define SYSPLL3_D2			14
#define SYSPLL3_D4			15
#define SYSPLL4_D2			16
#define SYSPLL4_D4			17
#define UNIVPLL_D2			18
#define UNIVPLL_D3			19
#define UNIVPLL_D5			20
#define UNIVPLL_D26			21
#define UNIVPLL1_D2			22
#define UNIVPLL1_D4			23
#define UNIVPLL1_D8			24
#define UNIVPLL2_D2			25
#define UNIVPLL2_D4			26
#define UNIVPLL2_D8			27
#define UNIVPLL3_D2			28
#define UNIVPLL3_D4			29
#define MSDCPLL_D2			30
#define MSDCPLL_D4			31
#define MSDCPLL_D8			32
#define MSDCPLL_D16			33
#define VENCPLL_D3			34
#define TVDPLL_D2			35
#define TVDPLL_D4			36
#define DMPLL_D2			37
#define DMPLL_D4			38
#define DMPLL_D8			39
#define AD_SYS_26M_D2			40

#define AXI_SEL				41
#define MEM_SEL				42
#define DDRPHY_SEL			43
#define MM_SEL				44
#define PWM_SEL				45
#define VDEC_SEL			46
#define MFG_SEL				47
#define CAMTG_SEL			48
#define UART_SEL			49
#define SPI_SEL				50
#define USB20_SEL			51
#define MSDC50_0_SEL			52
#define MSDC30_0_SEL			53
#define MSDC30_1_SEL			54
#define MSDC30_2_SEL			55
#define MSDC30_3_SEL			56
#define AUDIO_SEL			57
#define AUDINTBUS_SEL			58
#define PMICSPI_SEL			59
#define SCP_SEL				60
#define ATB_SEL				61
#define DPI0_SEL			62
#define SCAM_SEL			63
#define MFG13M_SEL			64
#define AUD1_SEL			65
#define AUD2_SEL			66
#define IRDA_SEL			67
#define IRTX_SEL			68
#define DISPPWM_SEL			69

#endif
