
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis

# Written on Mon Mar 31 15:26:20 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Lucas\OneDrive\Documentos\nascerr_bootloader\Github\In_System_Programming_FPGA\exemploISP\designer\exemploISP\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock        Clock          Clock
Level     Clock                                                      Frequency     Period        Type         Group          Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C1_OSC_C1_0_OSC|N_RCOSC_1MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     21   
                                                                                                                                  
0 -       led_blink|reg_counter_inferred_clock[20]                   100.0 MHz     10.000        inferred     (multiple)     2    
==================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                                                Clock Pin                           Non-clock Pin     Non-clock Pin                                       
Clock                                                      Load      Pin                                                   Seq Example                         Seq Example       Comb Example                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C1_OSC_C1_0_OSC|N_RCOSC_1MHZ_CLKOUT_inferred_clock     21        OSC_C1_0.OSC_C1_0.I_RCOSC_1MHZ.CLKOUT(RCOSC_1MHZ)     led_blink_0.reg_counter[20:0].C     -                 OSC_C1_0.OSC_C1_0.I_RCOSC_1MHZ_FAB.A(RCOSC_1MHZ_FAB)
                                                                                                                                                                                                                                     
led_blink|reg_counter_inferred_clock[20]                   2         led_blink_0.reg_counter[20:0].Q[20](dff)              led_blink_0.john_counter[1:0].C     -                 led_blink_0.un1_reg_counter[20:0].D0[20](add)       
=====================================================================================================================================================================================================================================
