Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -5
Opened constraints file top.pcf.

Fri Feb 21 05:38:01 2020

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:1 -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g DCMShutdown:Disable -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:Yes -g DriveDone:No top.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 1**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DCMShutdown          | Disable**            |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | Yes                  |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| MultiBootMode        | No*                  |
+----------------------+----------------------+
| ActivateGclk         | No*                  |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| PartialMask0         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask1         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask2         | (Not Specified)*     |
+----------------------+----------------------+
| PartialGclk          | (Not Specified)*     |
+----------------------+----------------------+
| PartialLeft          | (Not Specified)*     |
+----------------------+----------------------+
| PartialRight         | (Not Specified)*     |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from top.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Inst_processing_top/result_not0001 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net clk_mainbufferA is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net clk_mainbufferB is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DOA3> on
   block:<iix2_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/val
   id.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA3> on
   block:<ii_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid
   .cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA0> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp2x2.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA0> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp2x2.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA0> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA1> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA0> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A
   >.
WARNING:PhysDesignRules:812 - Dangling pin <DOA0> on
   block:<image_main_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp4x4.ram.A>:<RAMB16_RAMB16A
   >.
DRC detected 0 errors and 11 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Bitstream generation is complete.
