<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - HA_LR.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../HA_LR.vhd" target="rtwreport_document_frame" id="linkToText_plain">HA_LR.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\HA_sys8\HA_LR.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2017-08-10 09:56:21</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.2 and HDL Coder 3.10</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 2.60417e-06</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 2.60417e-06</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- ce_out        2.08333e-05</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- HA_left_data_out              ce_out        2.08333e-05</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- HA_right_data_out             ce_out        2.08333e-05</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="29">   29   </a>
</span><span><a class="LN" name="30">   30   </a>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">-- Module: HA_LR</span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- Source Path: HA_sys8/HA_LR</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a><span class="KW">ENTITY</span> HA_LR <span class="KW">IS</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="44">   44   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="46">   46   </a>        HA_left_data_in                   :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="47">   47   </a>        Gain_B1_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="48">   48   </a>        Gain_B2_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="49">   49   </a>        Gain_B3_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="50">   50   </a>        Gain_B4_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="51">   51   </a>        Gain_left_all                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="52">   52   </a>        HA_right_data_in                  :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="53">   53   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="54">   54   </a>        HA_left_data_out                  :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="55">   55   </a>        HA_right_data_out                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="56">   56   </a>        );
</span><span><a class="LN" name="57">   57   </a><span class="KW">END</span> HA_LR;
</span><span><a class="LN" name="58">   58   </a>
</span><span><a class="LN" name="59">   59   </a>
</span><span><a class="LN" name="60">   60   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> HA_LR <span class="KW">IS</span>
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">COMPONENT</span> HA_LR_tc
</span><span><a class="LN" name="64">   64   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="65">   65   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="66">   66   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="67">   67   </a>          enb_8_1_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="68">   68   </a>          enb_8_4_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="69">   69   </a>          enb                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="70">   70   </a>          enb_1_1_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="71">   71   </a>          enb_1_4_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="72">   72   </a>          enb_2_8_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="73">   73   </a>          enb_1_8_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="74">   74   </a>          enb_2_16_1                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="75">   75   </a>          enb_1_16_0                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="76">   76   </a>          enb_1_32_0                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="77">   77   </a>          );
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">COMPONENT</span> HA_left
</span><span><a class="LN" name="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="82">   82   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="83">   83   </a>          enb_8_4_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="84">   84   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="85">   85   </a>          enb_8_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="86">   86   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="87">   87   </a>          enb_2_8_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="88">   88   </a>          enb_2_16_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="89">   89   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="90">   90   </a>          enb_1_8_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="91">   91   </a>          enb_1_16_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="92">   92   </a>          enb_1_32_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="93">   93   </a>          data_in                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="94">   94   </a>          Gain_B1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="95">   95   </a>          Gain_B2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="96">   96   </a>          Gain_B3                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="97">   97   </a>          Gain_B4                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="98">   98   </a>          data_out                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="99">   99   </a>          );
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="101">  101   </a>
</span><span><a class="LN" name="102">  102   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HA_LR_tc
</span><span><a class="LN" name="104">  104   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HA_LR_tc(rtl);
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HA_left
</span><span><a class="LN" name="107">  107   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HA_left(rtl);
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> enb_8_4_1                        : std_logic;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> enb_1_1_1                        : std_logic;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> enb_8_1_1                        : std_logic;
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> enb_2_8_1                        : std_logic;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> enb_2_16_1                       : std_logic;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> enb_1_4_0                        : std_logic;
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> enb_1_8_0                        : std_logic;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> enb_1_16_0                       : std_logic;
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> enb_1_32_0                       : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> d5f                              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> d5f_signed                       : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> SignumOutput                     : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> Gain_left_all_signed             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> SignumOutput_1                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> mul_sign_mul_temp                : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> mulOutput                        : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> Gain_left_in0_dtc_in_abs_y       : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> Gain_left_in0_dtc_in_abs_cast    : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> d5f_1                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En28</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> d5f_2                            : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> slicedOutput                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> Gain_left_in1_dtc_in_abs_y       : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> Gain_left_in1_dtc_in_abs_cast    : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> Gain_left_all_1                  : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En16</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> Gain_left_all_2                  : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> slicedOutput_1                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> slicedOutput_2                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> slicedOutput_3                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> mulOutput_1                      : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> mulOutput_2                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> bitshiftoutput                   : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> mulOutput_3                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> mulOutput_4                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_1                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> mulOutput_5                      : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> mulOutput_6                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> mulOutput_7                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_2                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> mulOutput_8                      : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> mulOutput_9                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> mulOutput_10                     : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> mulOutput_11                     : unsigned(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix66</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> mulOutput_12                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> SwitchComp_in2_uminus_in0        : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> mulOutput_13                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> mulOutput_14                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> mulOutput_15                     : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En44</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> mulOutput_16                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="160">  160   </a>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" name="162">  162   </a>
</span><span><a class="LN" name="163">  163   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="164">  164   </a>  u_HA_LR_tc : HA_LR_tc
</span><span><a class="LN" name="165">  165   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="166">  166   </a>              reset =&gt; reset,
</span><span><a class="LN" name="167">  167   </a>              clk_enable =&gt; clk_enable,
</span><span><a class="LN" name="168">  168   </a>              enb_8_1_1 =&gt; enb_8_1_1,
</span><span><a class="LN" name="169">  169   </a>              enb_8_4_1 =&gt; enb_8_4_1,
</span><span><a class="LN" name="170">  170   </a>              enb =&gt; enb,
</span><span><a class="LN" name="171">  171   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" name="172">  172   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" name="173">  173   </a>              enb_2_8_1 =&gt; enb_2_8_1,
</span><span><a class="LN" name="174">  174   </a>              enb_1_8_0 =&gt; enb_1_8_0,
</span><span><a class="LN" name="175">  175   </a>              enb_2_16_1 =&gt; enb_2_16_1,
</span><span><a class="LN" name="176">  176   </a>              enb_1_16_0 =&gt; enb_1_16_0,
</span><span><a class="LN" name="177">  177   </a>              enb_1_32_0 =&gt; enb_1_32_0
</span><span><a class="LN" name="178">  178   </a>              );
</span><span><a class="LN" name="179">  179   </a>
</span><span><a class="LN" name="180">  180   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/HA_left</i></font></a></span>
</span><span><a class="LN" name="181">  181   </a>  u_HA_left : HA_left
</span><span><a class="LN" name="182">  182   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="183">  183   </a>              reset =&gt; reset,
</span><span><a class="LN" name="184">  184   </a>              enb_8_4_1 =&gt; enb_8_4_1,
</span><span><a class="LN" name="185">  185   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" name="186">  186   </a>              enb_8_1_1 =&gt; enb_8_1_1,
</span><span><a class="LN" name="187">  187   </a>              enb =&gt; enb,
</span><span><a class="LN" name="188">  188   </a>              enb_2_8_1 =&gt; enb_2_8_1,
</span><span><a class="LN" name="189">  189   </a>              enb_2_16_1 =&gt; enb_2_16_1,
</span><span><a class="LN" name="190">  190   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" name="191">  191   </a>              enb_1_8_0 =&gt; enb_1_8_0,
</span><span><a class="LN" name="192">  192   </a>              enb_1_16_0 =&gt; enb_1_16_0,
</span><span><a class="LN" name="193">  193   </a>              enb_1_32_0 =&gt; enb_1_32_0,
</span><span><a class="LN" name="194">  194   </a>              data_in =&gt; HA_left_data_in,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="195">  195   </a>              Gain_B1 =&gt; Gain_B1_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="196">  196   </a>              Gain_B2 =&gt; Gain_B2_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="197">  197   </a>              Gain_B3 =&gt; Gain_B3_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="198">  198   </a>              Gain_B4 =&gt; Gain_B4_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" name="199">  199   </a>              data_out =&gt; d5f  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="200">  200   </a>              );
</span><span><a class="LN" name="201">  201   </a>
</span><span><a class="LN" name="202">  202   </a>  d5f_signed &lt;= signed(d5f);
</span><span><a class="LN" name="203">  203   </a>
</span><span><a class="LN" name="204">  204   </a>  
</span><span><a class="LN" name="205">  205   </a>  SignumOutput &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> d5f_signed &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="206">  206   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> d5f_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="207">  207   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>  Gain_left_all_signed &lt;= signed(Gain_left_all);
</span><span><a class="LN" name="210">  210   </a>
</span><span><a class="LN" name="211">  211   </a>  
</span><span><a class="LN" name="212">  212   </a>  SignumOutput_1 &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> Gain_left_all_signed &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="213">  213   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> Gain_left_all_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="214">  214   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" name="215">  215   </a>
</span><span><a class="LN" name="216">  216   </a>  mul_sign_mul_temp &lt;= SignumOutput * SignumOutput_1;
</span><span><a class="LN" name="217">  217   </a>  mulOutput &lt;= mul_sign_mul_temp(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>  
</span><span><a class="LN" name="220">  220   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> mulOutput &gt; to_signed(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="221">  221   </a>      '0';
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>  Gain_left_in0_dtc_in_abs_cast &lt;= resize(d5f_signed, 33);
</span><span><a class="LN" name="224">  224   </a>  
</span><span><a class="LN" name="225">  225   </a>  Gain_left_in0_dtc_in_abs_y &lt;=  - (Gain_left_in0_dtc_in_abs_cast) <span class="KW">WHEN</span> d5f_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="226">  226   </a>      resize(d5f_signed, 33);
</span><span><a class="LN" name="227">  227   </a>  d5f_1 &lt;= unsigned(Gain_left_in0_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a>  d5f_2 &lt;= resize(d5f_1, 36);
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  slicedOutput &lt;= d5f_2(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  Gain_left_in1_dtc_in_abs_cast &lt;= resize(Gain_left_all_signed, 33);
</span><span><a class="LN" name="234">  234   </a>  
</span><span><a class="LN" name="235">  235   </a>  Gain_left_in1_dtc_in_abs_y &lt;=  - (Gain_left_in1_dtc_in_abs_cast) <span class="KW">WHEN</span> Gain_left_all_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="236">  236   </a>      resize(Gain_left_all_signed, 33);
</span><span><a class="LN" name="237">  237   </a>  Gain_left_all_1 &lt;= unsigned(Gain_left_in1_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>  Gain_left_all_2 &lt;= resize(Gain_left_all_1, 36);
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>  slicedOutput_1 &lt;= Gain_left_all_2(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a>  slicedOutput_2 &lt;= d5f_2(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="244">  244   </a>
</span><span><a class="LN" name="245">  245   </a>  slicedOutput_3 &lt;= Gain_left_all_2(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="246">  246   </a>
</span><span><a class="LN" name="247">  247   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Gain_left</i></font></a></span>
</span><span><a class="LN" name="248">  248   </a>  mulOutput_1 &lt;= slicedOutput * slicedOutput_1;
</span><span><a class="LN" name="249">  249   </a>
</span><span><a class="LN" name="250">  250   </a>  mulOutput_2 &lt;= resize(mulOutput_1, 64);
</span><span><a class="LN" name="251">  251   </a>
</span><span><a class="LN" name="252">  252   </a>  bitshiftoutput &lt;= mulOutput_2 <span class="KW">sll</span> 36;
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Gain_left</i></font></a></span>
</span><span><a class="LN" name="255">  255   </a>  mulOutput_3 &lt;= slicedOutput_2 * slicedOutput_1;
</span><span><a class="LN" name="256">  256   </a>
</span><span><a class="LN" name="257">  257   </a>  mulOutput_4 &lt;= resize(mulOutput_3, 64);
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  bitshiftoutput_1 &lt;= mulOutput_4 <span class="KW">sll</span> 18;
</span><span><a class="LN" name="260">  260   </a>
</span><span><a class="LN" name="261">  261   </a>  mulOutput_5 &lt;= resize(bitshiftoutput, 65) + resize(bitshiftoutput_1, 65);
</span><span><a class="LN" name="262">  262   </a>
</span><span><a class="LN" name="263">  263   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Gain_left</i></font></a></span>
</span><span><a class="LN" name="264">  264   </a>  mulOutput_6 &lt;= slicedOutput * slicedOutput_3;
</span><span><a class="LN" name="265">  265   </a>
</span><span><a class="LN" name="266">  266   </a>  mulOutput_7 &lt;= resize(mulOutput_6, 64);
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>  bitshiftoutput_2 &lt;= mulOutput_7 <span class="KW">sll</span> 18;
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Gain_left</i></font></a></span>
</span><span><a class="LN" name="271">  271   </a>  mulOutput_8 &lt;= slicedOutput_2 * slicedOutput_3;
</span><span><a class="LN" name="272">  272   </a>
</span><span><a class="LN" name="273">  273   </a>  mulOutput_9 &lt;= resize(mulOutput_8, 64);
</span><span><a class="LN" name="274">  274   </a>
</span><span><a class="LN" name="275">  275   </a>  mulOutput_10 &lt;= resize(bitshiftoutput_2, 65) + resize(mulOutput_9, 65);
</span><span><a class="LN" name="276">  276   </a>
</span><span><a class="LN" name="277">  277   </a>  mulOutput_11 &lt;= resize(mulOutput_5, 66) + resize(mulOutput_10, 66);
</span><span><a class="LN" name="278">  278   </a>
</span><span><a class="LN" name="279">  279   </a>  mulOutput_12 &lt;= signed(mulOutput_11);
</span><span><a class="LN" name="280">  280   </a>
</span><span><a class="LN" name="281">  281   </a>  SwitchComp_in2_uminus_in0 &lt;=  - (resize(mulOutput_12, 67));
</span><span><a class="LN" name="282">  282   </a>  mulOutput_13 &lt;= SwitchComp_in2_uminus_in0(65 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>  
</span><span><a class="LN" name="285">  285   </a>  mulOutput_14 &lt;= mulOutput_13 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="286">  286   </a>      mulOutput_12;
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>  mulOutput_15 &lt;= mulOutput_14(63 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="289">  289   </a>
</span><span><a class="LN" name="290">  290   </a>  
</span><span><a class="LN" name="291">  291   </a>  mulOutput_16 &lt;= X<font color="#1122ff">&quot;7FFFFFFF&quot;</font> <span class="KW">WHEN</span> (mulOutput_15(63) = '0') <span class="KW">AND</span> (mulOutput_15(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;0000&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" name="292">  292   </a>      X<font color="#1122ff">&quot;80000000&quot;</font> <span class="KW">WHEN</span> (mulOutput_15(63) = '1') <span class="KW">AND</span> (mulOutput_15(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;FFFF&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" name="293">  293   </a>      mulOutput_15(47 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" name="294">  294   </a>
</span><span><a class="LN" name="295">  295   </a>  HA_left_data_out &lt;= std_logic_vector(mulOutput_16);
</span><span><a class="LN" name="296">  296   </a>
</span><span><a class="LN" name="297">  297   </a>  ce_out &lt;= enb_1_1_1;
</span><span><a class="LN" name="298">  298   </a>
</span><span><a class="LN" name="299">  299   </a>  HA_right_data_out &lt;= HA_right_data_in;
</span><span><a class="LN" name="300">  300   </a>
</span><span><a class="LN" name="301">  301   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="302">  302   </a>
</span><span><a class="LN" name="303">  303   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>