// ttl_74x354 - 8-to-1 mux with transparent registers (latched data).
// Data is latched when le=1, then muxed by s.
module ttl_74x354 (
    input  logic       le,
    input  logic       oe_n,
    input  logic [2:0] s,
    input  logic [7:0] d,
    output logic       y
);
    logic [7:0] latch_d;
    always_latch begin
        if (le) latch_d = d;
    end
    assign y = oe_n ? 1'b0 : latch_d[s];
endmodule
