{
  "design": {
    "design_info": {
      "boundary_crc": "0xB2238E1CCE61252",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_1_reset": "",
      "clk_wiz_0": "",
      "clk_2_uart_tx": "",
      "clk_1_uart_rx": "",
      "clk_2_reset": "",
      "async_fifo_0": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "uart_rx": {
        "direction": "I"
      },
      "uart_tx": {
        "direction": "O"
      }
    },
    "components": {
      "clk_1_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "clk_1_reset",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip\\design_1_clk_wiz_0_1\\design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "113.523"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "175"
          },
          "CLKOUT2_JITTER": {
            "value": "113.523"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "175"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.500"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "6"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_2_uart_tx": {
        "vlnv": "xilinx.com:module_ref:uart_transmitter:1.0",
        "xci_name": "design_1_uart_transmitter_0_0",
        "xci_path": "ip\\design_1_uart_transmitter_0_0\\design_1_uart_transmitter_0_0.xci",
        "inst_hier_path": "clk_2_uart_tx",
        "parameters": {
          "P_CLK_FREQ": {
            "value": "175"
          },
          "P_NUM_STOP": {
            "value": "1"
          },
          "P_PARITY": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_transmitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "175000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_in_vld": {
            "direction": "I"
          },
          "data_in_rdy": {
            "direction": "O"
          },
          "uart_tx": {
            "direction": "O"
          }
        }
      },
      "clk_1_uart_rx": {
        "vlnv": "xilinx.com:module_ref:uart_receiver:1.0",
        "xci_name": "design_1_uart_receiver_0_0",
        "xci_path": "ip\\design_1_uart_receiver_0_0\\design_1_uart_receiver_0_0.xci",
        "inst_hier_path": "clk_1_uart_rx",
        "parameters": {
          "P_CLK_FREQ": {
            "value": "175"
          },
          "P_NUM_STOP": {
            "value": "1"
          },
          "P_PARITY": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_receiver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "175000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "uart_rx": {
            "direction": "I"
          },
          "uart_word": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "uart_word_vld": {
            "direction": "O"
          },
          "uart_word_rdy": {
            "direction": "I"
          }
        }
      },
      "clk_2_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip\\design_1_proc_sys_reset_0_1\\design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "clk_2_reset",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "async_fifo_0": {
        "vlnv": "xilinx.com:module_ref:async_fifo:1.0",
        "xci_name": "design_1_async_fifo_0_0",
        "xci_path": "ip\\design_1_async_fifo_0_0\\design_1_async_fifo_0_0.xci",
        "inst_hier_path": "async_fifo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "async_fifo",
          "boundary_crc": "0x0"
        },
        "ports": {
          "wr_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "wr_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "175000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "wr_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "wr_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_vld": {
            "direction": "I"
          },
          "wr_rdy": {
            "direction": "O"
          },
          "rd_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rd_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "175000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rd_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "rd_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rd_vld": {
            "direction": "O"
          },
          "rd_rdy": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "reset_1": {
        "ports": [
          "reset",
          "clk_1_reset/ext_reset_in",
          "clk_wiz_0/resetn",
          "clk_2_reset/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "clk_1_reset/peripheral_aresetn",
          "clk_1_uart_rx/rst_n",
          "async_fifo_0/wr_rst_n"
        ]
      },
      "uart_rx_0_1": {
        "ports": [
          "uart_rx",
          "clk_1_uart_rx/uart_rx"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_1_reset/slowest_sync_clk",
          "clk_1_uart_rx/clk",
          "async_fifo_0/wr_clk"
        ]
      },
      "uart_transmitter_0_uart_tx": {
        "ports": [
          "clk_2_uart_tx/uart_tx",
          "uart_tx"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clk_2_reset/slowest_sync_clk",
          "clk_2_uart_tx/clk",
          "async_fifo_0/rd_clk"
        ]
      },
      "clk_1_uart_rx_uart_word": {
        "ports": [
          "clk_1_uart_rx/uart_word",
          "async_fifo_0/wr_data"
        ]
      },
      "clk_1_uart_rx_uart_word_vld": {
        "ports": [
          "clk_1_uart_rx/uart_word_vld",
          "async_fifo_0/wr_vld"
        ]
      },
      "async_fifo_0_wr_rdy": {
        "ports": [
          "async_fifo_0/wr_rdy",
          "clk_1_uart_rx/uart_word_rdy"
        ]
      },
      "async_fifo_0_rd_data": {
        "ports": [
          "async_fifo_0/rd_data",
          "clk_2_uart_tx/data_in"
        ]
      },
      "async_fifo_0_rd_vld": {
        "ports": [
          "async_fifo_0/rd_vld",
          "clk_2_uart_tx/data_in_vld"
        ]
      },
      "clk_2_uart_tx_data_in_rdy": {
        "ports": [
          "clk_2_uart_tx/data_in_rdy",
          "async_fifo_0/rd_rdy"
        ]
      },
      "clk_2_reset_peripheral_aresetn": {
        "ports": [
          "clk_2_reset/peripheral_aresetn",
          "clk_2_uart_tx/rst_n",
          "async_fifo_0/rd_rst_n"
        ]
      }
    }
  }
}