xrun: 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s001: Started on Oct 16, 2024 at 16:19:45 KST
xrun
	-access +rwc
	-gui
	-clean
	-smartorder
	-sv
	-top worklib.top_m2s1
	-timescale 1ns/1ps
	+define+CV32E40P_APU_TRACE
	-uvmhome CDNS-1.2-ML
	-f cv32e40p_manifest.flist
		+incdir+cv32e40p/rtl/include
		+incdir+cv32e40p/rtl/../bhv
		+incdir+cv32e40p/rtl/../bhv/include
		+incdir+cv32e40p/rtl/../sva
		cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
		cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
		cv32e40p/rtl/include/cv32e40p_pkg.sv
		cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv
		cv32e40p/rtl/cv32e40p_if_stage.sv
		cv32e40p/rtl/cv32e40p_cs_registers.sv
		cv32e40p/rtl/cv32e40p_register_file_ff.sv
		cv32e40p/rtl/cv32e40p_load_store_unit.sv
		cv32e40p/rtl/cv32e40p_id_stage.sv
		cv32e40p/rtl/cv32e40p_aligner.sv
		cv32e40p/rtl/cv32e40p_decoder.sv
		cv32e40p/rtl/cv32e40p_compressed_decoder.sv
		cv32e40p/rtl/cv32e40p_fifo.sv
		cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
		cv32e40p/rtl/cv32e40p_hwloop_regs.sv
		cv32e40p/rtl/cv32e40p_mult.sv
		cv32e40p/rtl/cv32e40p_int_controller.sv
		cv32e40p/rtl/cv32e40p_ex_stage.sv
		cv32e40p/rtl/cv32e40p_alu_div.sv
		cv32e40p/rtl/cv32e40p_alu.sv
		cv32e40p/rtl/cv32e40p_ff_one.sv
		cv32e40p/rtl/cv32e40p_popcnt.sv
		cv32e40p/rtl/cv32e40p_apu_disp.sv
		cv32e40p/rtl/cv32e40p_controller.sv
		cv32e40p/rtl/cv32e40p_obi_interface.sv
		cv32e40p/rtl/cv32e40p_prefetch_controller.sv
		cv32e40p/rtl/cv32e40p_sleep_unit.sv
		cv32e40p/rtl/cv32e40p_core.sv
		cv32e40p/rtl/obi2ahb_adapter_data.sv
		cv32e40p/rtl/obi2ahb_adapter_inst.sv
		cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv
		cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv
	cv32e40p/tb/perturbation_defines.sv
	cv32e40p/tb/top_m2s1.sv
	cv32e40p/tb/cv32e40p_tb_wrapper.sv
	cv32e40p/tb/sim_define.v
	cv32e40p/tb/mem_ahb.v
	cv32e40p/tb/riscv_random_stall.sv
	cv32e40p/tb/riscv_random_interrupt_generator.sv
	cv32e40p/tb/riscv_rvalid_stall.sv
	cv32e40p/tb/riscv_gnt_stall.sv
	+firmware=/home/kbkang/RISC-V_Testbench_CV32e40p/CV32e40p_Testbench_with_AHB_mem/dhrystone.hex

   User defined plus("+") options:
	+firmware=/home/kbkang/RISC-V_Testbench_CV32e40p/CV32e40p_Testbench_with_AHB_mem/dhrystone.hex

xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML
file: cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
	package worklib.cv32e40p_apu_core_pkg:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
	package worklib.cv32e40p_fpu_pkg:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/include/cv32e40p_pkg.sv
	package worklib.cv32e40p_pkg:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv
	package worklib.cv32e40p_tracer_pkg:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_if_stage.sv
	module worklib.cv32e40p_if_stage:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_cs_registers.sv
	module worklib.cv32e40p_cs_registers:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_register_file_ff.sv
	module worklib.cv32e40p_register_file:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_load_store_unit.sv
	module worklib.cv32e40p_load_store_unit:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_id_stage.sv
	module worklib.cv32e40p_id_stage:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_aligner.sv
	module worklib.cv32e40p_aligner:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_decoder.sv
	module worklib.cv32e40p_decoder:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_compressed_decoder.sv
	module worklib.cv32e40p_compressed_decoder:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_fifo.sv
	module worklib.cv32e40p_fifo:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
	module worklib.cv32e40p_prefetch_buffer:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_hwloop_regs.sv
	module worklib.cv32e40p_hwloop_regs:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_mult.sv
	module worklib.cv32e40p_mult:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_int_controller.sv
	module worklib.cv32e40p_int_controller:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_ex_stage.sv
	module worklib.cv32e40p_ex_stage:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_alu_div.sv
	module worklib.cv32e40p_alu_div:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_alu.sv
	module worklib.cv32e40p_alu:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_ff_one.sv
	module worklib.cv32e40p_ff_one:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_popcnt.sv
	module worklib.cv32e40p_popcnt:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_apu_disp.sv
	module worklib.cv32e40p_apu_disp:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_controller.sv
	module worklib.cv32e40p_controller:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_obi_interface.sv
	module worklib.cv32e40p_obi_interface:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_prefetch_controller.sv
	module worklib.cv32e40p_prefetch_controller:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_sleep_unit.sv
	module worklib.cv32e40p_sleep_unit:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/cv32e40p_core.sv
	module worklib.cv32e40p_core:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/obi2ahb_adapter_data.sv
	module worklib.obi2ahbm_adapter_data:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/obi2ahb_adapter_inst.sv
	module worklib.obi2ahbm_adapter_inst:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv
	module worklib.cv32e40p_clock_gate:sv
		errors: 0, warnings: 0
file: cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv
	module worklib.cv32e40p_core_log:sv
		errors: 0, warnings: 0
	module worklib.cv32e40p_apu_tracer:sv
		errors: 0, warnings: 0
	module worklib.cv32e40p_wrapper:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/perturbation_defines.sv
	package worklib.perturbation_defines:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/top_m2s1.sv
	module worklib.top_m2s1:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/cv32e40p_tb_wrapper.sv
	module worklib.cv32e40p_tb_wrapper:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/sim_define.v
file: cv32e40p/tb/mem_ahb.v
	module worklib.mem_ahb:v
		errors: 0, warnings: 0
file: cv32e40p/tb/riscv_random_stall.sv
	module worklib.riscv_random_stall:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/riscv_random_interrupt_generator.sv
	module worklib.riscv_random_interrupt_generator:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/riscv_rvalid_stall.sv
	module worklib.riscv_rvalid_stall:sv
		errors: 0, warnings: 0
file: cv32e40p/tb/riscv_gnt_stall.sv
	module worklib.riscv_gnt_stall:sv
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory cv32e40p/rtl/include given but not used.
xmvlog: *W,SPDUSD: Include directory cv32e40p/rtl/../bhv/include given but not used.
xmvlog: *W,SPDUSD: Include directory cv32e40p/rtl/../sva given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
    ) cv32e40p_core_i (
                    |
xmelab: *W,CUVWSP (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,137|20): 3 output ports were not connected:
xmelab: (./cv32e40p/rtl/cv32e40p_core.sv,91): debug_havereset_o
xmelab: (./cv32e40p/rtl/cv32e40p_core.sv,92): debug_running_o
xmelab: (./cv32e40p/rtl/cv32e40p_core.sv,93): debug_halted_o

    ) cv32e40p_core_i (
                    |
xmelab: *W,CUVWSI (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,137|20): 2 input ports were not connected:
xmelab: (./cv32e40p/rtl/cv32e40p_core.sv,49): mtvec_addr_i
xmelab: (./cv32e40p/rtl/cv32e40p_core.sv,52): dm_exception_addr_i

	Top level design units:
		perturbation_defines
		$unit_0x16237253
		cv32e40p_pkg
		cv32e40p_apu_core_pkg
		cv32e40p_fpu_pkg
		top_m2s1
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        .hresp_i       (M_HRESP0    ),        // (I) Transfer response
                               |
xmelab: *W,CUVMPW (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,201|31): port sizes differ in port connection(2/1) for the instance(top_m2s1.cv32e40p_tb_wrapper_i) .
        .hresp_i       (M_HRESP1     ),        // (I) Transfer response
                               |
xmelab: *W,CUVMPW (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,238|31): port sizes differ in port connection(2/1) for the instance(top_m2s1.cv32e40p_tb_wrapper_i) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mem_ahb:v <0x3fbe924b>
			streams:  27, words: 12334
		worklib.obi2ahbm_adapter_inst:sv <0x6bfc788d>
			streams:  11, words:  7247
		worklib.obi2ahbm_adapter_data:sv <0x006ffb76>
			streams:  11, words:  7247
		worklib.cv32e40p_obi_interface:sv <0x79f7999d>
			streams:  12, words:  1704
		worklib.cv32e40p_load_store_unit:sv <0x74ef5ab9>
			streams:  55, words: 23915
		worklib.cv32e40p_mult:sv <0x11938522>
			streams:  51, words: 24298
		worklib.cv32e40p_ex_stage:sv <0x3a996715>
			streams:  38, words: 13854
		worklib.cv32e40p_int_controller:sv <0x7072b935>
			streams:  10, words:  6348
		worklib.cv32e40p_controller:sv <0x0e17fac1>
			streams:  44, words: 56724
		worklib.cv32e40p_decoder:sv <0x79554661>
			streams:  15, words: 43082
		worklib.cv32e40p_compressed_decoder:sv <0x0256ecdc>
			streams:   6, words: 15405
		worklib.cv32e40p_aligner:sv <0x32c2613c>
			streams:   8, words:  6699
		worklib.cv32e40p_obi_interface:sv <0x784de2aa>
			streams:  18, words:  4740
		worklib.cv32e40p_fifo:sv <0x3af385b3>
			streams:  12, words:  7335
		worklib.cv32e40p_prefetch_controller:sv <0x444da46a>
			streams:  25, words:  7993
		worklib.cv32e40p_prefetch_buffer:sv <0x0874a5ad>
			streams:  33, words:  7418
		worklib.cv32e40p_if_stage:sv <0x783a7a13>
			streams:  32, words: 13585
		worklib.cv32e40p_clock_gate:sv <0x27c54bcd>
			streams:   3, words:   537
		worklib.cv32e40p_sleep_unit:sv <0x75e8099b>
			streams:  11, words:  2645
		worklib.cv32e40p_core:sv <0x4d67a903>
			streams: 361, words: 77924
		worklib.cv32e40p_tb_wrapper:sv <0x134bf918>
			streams:  85, words: 17421
		worklib.cv32e40p_register_file:sv <0x0fbf7a0b>
			streams:  15, words:  7018
		worklib.cv32e40p_popcnt:sv <0x48a66103>
			streams:   5, words:  2027
		worklib.cv32e40p_ff_one:sv <0x3ab724a6>
			streams:  13, words: 11605
		worklib.cv32e40p_alu_div:sv <0x549a24b6>
			streams:  22, words:  9633
		worklib.cv32e40p_alu:sv <0x4e674eec>
			streams: 130, words: 95235
		worklib.cv32e40p_cs_registers:sv <0x2c81e478>
			streams: 104, words: 68721
		worklib.cv32e40p_id_stage:sv <0x338ad93d>
			streams: 297, words: 110939
		worklib.cv32e40p_fpu_pkg:sv <0x23dd4f71>
			streams:   0, words:     0
		worklib.top_m2s1:sv <0x12f5489c>
			streams:  18, words: 10383
	Building instance specific data structures.
        , .HSEL      (S_HSEL0       )
                            |
xmelab: *W,CSINFI (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,271|28): implicit wire has no fanin (top_m2s1.cv32e40p_tb_wrapper_i.S_HSEL0).
        , .HSEL      (S_HSEL1       )
                            |
xmelab: *W,CSINFI (./cv32e40p/tb/cv32e40p_tb_wrapper.sv,290|28): implicit wire has no fanin (top_m2s1.cv32e40p_tb_wrapper_i.S_HSEL1).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 30      28
		Verilog packages:         4       4
		Registers:             1330    1284
		Scalar wires:          1271       -
		Expanded wires:           7       1
		Vectored wires:         913       -
		Always blocks:          138     116
		Initial blocks:          18      14
		Cont. assignments:     1068     531
		Pseudo assignments:     690     690
		Sparse arrays:            1       -
		Compilation units:        1       1
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.top_m2s1:sv
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /TOOLS/CADENCE/XCELIUMMAIN2009/tools/xcelium/files/xmsimrc
xcelium> source /TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML/additions/sv/files/tcl/uvm_sim.tcl
xmsim: *E,TCLERR: /TOOLS/CADENCE/XCELIUMMAIN2009
2024/10/16 16:19:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/10/16 16:19:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>.
    while executing
"exec /TOOLS/CADENCE/XCELIUMMAIN2009/bin/sn_root"
    invoked from within
"sn_root"
    (file "/TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML/additions/sv/files/tcl/uvm_sim.tcl" line 1)
    invoked from within
"source /TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML/additions/sv/files/tcl/uvm_sim.tcl"
xcelium> run
mem[0] = 0870006f
mem[1] = 04f0006f
mem[2] = 04b0006f
mem[3] = 0550006f
mem[4] = 0430006f
mem[5] = 03f0006f
mem[6] = 03b0006f
mem[7] = 0470006f
mem[8] = 0330006f
mem[9] = 02f0006f
mem[10] = 02b0006f
mem[11] = 0390006f
mem[12] = 0230006f
mem[13] = 01f0006f
mem[14] = 01b0006f
mem[15] = 0170006f
mem[16] = 0270006f
mem[17] = 0250006f
mem[18] = 0230006f
mem[19] = 0210006f
mem[20] = 01f0006f
mem[21] = 01d0006f
mem[22] = 01b0006f
mem[23] = 0190006f
mem[24] = 0170006f
mem[25] = 0150006f
mem[26] = 0130006f
mem[27] = 0110006f
mem[28] = 00f0006f
mem[29] = 00d0006f
mem[30] = 00b0006f
mem[31] = 0090006f
mem[32] = 00005197
mem[33] = 0d818193
mem[34] = 00400117
mem[35] = f7810113
mem[36] = 00000517
mem[37] = f7050513
mem[38] = 00156513
mem[39] = 30551073
mem[40] = 81018513
mem[41] = 00007617
mem[42] = 7e060613
mem[43] = 45818e09
mem[44] = 530010ef
mem[45] = 00001517
mem[46] = 4d050513
mem[47] = 2e9000ef
mem[48] = 428010ef
mem[49] = 45814501
mem[50] = 280d4601
mem[51] = 8082a011
mem[52] = ff010113
mem[53] = 00000593
mem[54] = 00812423
mem[55] = 00112623
mem[56] = 00050413
mem[57] = 700010ef
mem[58] = 84c1a783
mem[59] = 00078463
mem[60] = 000780e7
mem[61] = 00040513
mem[62] = 0a7000ef
mem[63] = 05137175
mem[64] = c7060300
mem[65] = c14ac326
mem[66] = c522dad6
mem[67] = dcd2dece
mem[68] = d6ded8da
mem[69] = d2e6d4e2
mem[70] = ceeed0ea
mem[71] = a0232651
mem[72] = 051384a1
mem[73] = 2ead0300
mem[74] = 8401a783
mem[75] = 84a1a223
mem[76] = 4789c11c
mem[77] = 6591c51c
mem[78] = 02800793
mem[79] = 2223c55c
mem[80] = 85930005
mem[81] = 0541d445
mem[82] = 65912e9d
mem[83] = d6858593
mem[84] = 26b50808
mem[85] = 87936a95
mem[86] = 4729e84a
mem[87] = ae234529
mem[88] = 00ef64e7
mem[89] = 651169f0
mem[90] = d8850513
mem[91] = 785000ef
mem[92] = 00ef4529
mem[93] = a78368f0
mem[94] = 8d638301
mem[95] = 65112c07
mem[96] = db850513
mem[97] = 76d000ef
mem[98] = 00ef4529
mem[99] = 65116770
mem[100] = e1450513
mem[101] = 45292185
Simulation interrupted at 175690320 NS + 2
xcelium> reset
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loaded snapshot worklib.top_m2s1:sv
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm top_m2s1.cv32e40p_tb_wrapper_i.M_HADDR0 top_m2s1.cv32e40p_tb_wrapper_i.M_HADDR1 top_m2s1.cv32e40p_tb_wrapper_i.M_HBURST0 top_m2s1.cv32e40p_tb_wrapper_i.M_HBURST1 top_m2s1.cv32e40p_tb_wrapper_i.M_HBUSREQ0 top_m2s1.cv32e40p_tb_wrapper_i.M_HBUSREQ1 top_m2s1.cv32e40p_tb_wrapper_i.M_HGRANT top_m2s1.cv32e40p_tb_wrapper_i.M_HLOCK0 top_m2s1.cv32e40p_tb_wrapper_i.M_HLOCK1 top_m2s1.cv32e40p_tb_wrapper_i.M_HPROT0 top_m2s1.cv32e40p_tb_wrapper_i.M_HPROT1 top_m2s1.cv32e40p_tb_wrapper_i.M_HRDATA0 top_m2s1.cv32e40p_tb_wrapper_i.M_HRDATA1 top_m2s1.cv32e40p_tb_wrapper_i.M_HREADY0 top_m2s1.cv32e40p_tb_wrapper_i.M_HREADY1 top_m2s1.cv32e40p_tb_wrapper_i.M_HRESP0 top_m2s1.cv32e40p_tb_wrapper_i.M_HRESP1 top_m2s1.cv32e40p_tb_wrapper_i.M_HSIZE0 top_m2s1.cv32e40p_tb_wrapper_i.M_HSIZE1 top_m2s1.cv32e40p_tb_wrapper_i.M_HTRANS0 top_m2s1.cv32e40p_tb_wrapper_i.M_HTRANS1 top_m2s1.cv32e40p_tb_wrapper_i.M_HWDATA0 top_m2s1.cv32e40p_tb_wrapper_i.M_HWDATA1 top_m2s1.cv32e40p_tb_wrapper_i.M_HWRITE0 top_m2s1.cv32e40p_tb_wrapper_i.M_HWRITE1 top_m2s1.cv32e40p_tb_wrapper_i.S_HADDR top_m2s1.cv32e40p_tb_wrapper_i.S_HBURST top_m2s1.cv32e40p_tb_wrapper_i.S_HMASTER top_m2s1.cv32e40p_tb_wrapper_i.S_HMASTLOCK top_m2s1.cv32e40p_tb_wrapper_i.S_HPROT top_m2s1.cv32e40p_tb_wrapper_i.S_HRDATA0 top_m2s1.cv32e40p_tb_wrapper_i.S_HREADY top_m2s1.cv32e40p_tb_wrapper_i.S_HREADYout0 top_m2s1.cv32e40p_tb_wrapper_i.S_HREADYout1 top_m2s1.cv32e40p_tb_wrapper_i.S_HRESP0 top_m2s1.cv32e40p_tb_wrapper_i.S_HSEL top_m2s1.cv32e40p_tb_wrapper_i.S_HSEL0 top_m2s1.cv32e40p_tb_wrapper_i.S_HSEL1 top_m2s1.cv32e40p_tb_wrapper_i.S_HSIZE top_m2s1.cv32e40p_tb_wrapper_i.S_HSPLIT0 top_m2s1.cv32e40p_tb_wrapper_i.S_HTRANS top_m2s1.cv32e40p_tb_wrapper_i.S_HWDATA top_m2s1.cv32e40p_tb_wrapper_i.S_HWRITE top_m2s1.cv32e40p_tb_wrapper_i.clk_i top_m2s1.cv32e40p_tb_wrapper_i.core_sleep_o top_m2s1.cv32e40p_tb_wrapper_i.data_addr top_m2s1.cv32e40p_tb_wrapper_i.data_be top_m2s1.cv32e40p_tb_wrapper_i.data_err top_m2s1.cv32e40p_tb_wrapper_i.data_gnt top_m2s1.cv32e40p_tb_wrapper_i.data_rdata top_m2s1.cv32e40p_tb_wrapper_i.data_req top_m2s1.cv32e40p_tb_wrapper_i.data_rvalid top_m2s1.cv32e40p_tb_wrapper_i.data_wdata top_m2s1.cv32e40p_tb_wrapper_i.data_we top_m2s1.cv32e40p_tb_wrapper_i.debug_req top_m2s1.cv32e40p_tb_wrapper_i.exit_valid_o top_m2s1.cv32e40p_tb_wrapper_i.exit_value_o top_m2s1.cv32e40p_tb_wrapper_i.fetch_enable_i top_m2s1.cv32e40p_tb_wrapper_i.instr_addr top_m2s1.cv32e40p_tb_wrapper_i.instr_err top_m2s1.cv32e40p_tb_wrapper_i.instr_gnt top_m2s1.cv32e40p_tb_wrapper_i.instr_rdata top_m2s1.cv32e40p_tb_wrapper_i.instr_req top_m2s1.cv32e40p_tb_wrapper_i.instr_rvalid top_m2s1.cv32e40p_tb_wrapper_i.irq top_m2s1.cv32e40p_tb_wrapper_i.irq_ack top_m2s1.cv32e40p_tb_wrapper_i.irq_id_in top_m2s1.cv32e40p_tb_wrapper_i.irq_id_out top_m2s1.cv32e40p_tb_wrapper_i.irq_sec top_m2s1.cv32e40p_tb_wrapper_i.pending_dbus_xfer_d top_m2s1.cv32e40p_tb_wrapper_i.pending_dbus_xfer_i top_m2s1.cv32e40p_tb_wrapper_i.rst_ni top_m2s1.cv32e40p_tb_wrapper_i.tests_failed_o top_m2s1.cv32e40p_tb_wrapper_i.tests_passed_o
Created probe 1
xcelium> run
mem[0] = 0870006f
mem[1] = 04f0006f
mem[2] = 04b0006f
mem[3] = 0550006f
mem[4] = 0430006f
mem[5] = 03f0006f
mem[6] = 03b0006f
mem[7] = 0470006f
mem[8] = 0330006f
mem[9] = 02f0006f
mem[10] = 02b0006f
mem[11] = 0390006f
mem[12] = 0230006f
mem[13] = 01f0006f
mem[14] = 01b0006f
mem[15] = 0170006f
mem[16] = 0270006f
mem[17] = 0250006f
mem[18] = 0230006f
mem[19] = 0210006f
mem[20] = 01f0006f
mem[21] = 01d0006f
mem[22] = 01b0006f
mem[23] = 0190006f
mem[24] = 0170006f
mem[25] = 0150006f
mem[26] = 0130006f
mem[27] = 0110006f
mem[28] = 00f0006f
mem[29] = 00d0006f
mem[30] = 00b0006f
mem[31] = 0090006f
mem[32] = 00005197
mem[33] = 0d818193
mem[34] = 00400117
mem[35] = f7810113
mem[36] = 00000517
mem[37] = f7050513
mem[38] = 00156513
mem[39] = 30551073
mem[40] = 81018513
mem[41] = 00007617
mem[42] = 7e060613
mem[43] = 45818e09
mem[44] = 530010ef
mem[45] = 00001517
mem[46] = 4d050513
mem[47] = 2e9000ef
mem[48] = 428010ef
mem[49] = 45814501
mem[50] = 280d4601
mem[51] = 8082a011
mem[52] = ff010113
mem[53] = 00000593
mem[54] = 00812423
mem[55] = 00112623
mem[56] = 00050413
mem[57] = 700010ef
mem[58] = 84c1a783
mem[59] = 00078463
mem[60] = 000780e7
mem[61] = 00040513
mem[62] = 0a7000ef
mem[63] = 05137175
mem[64] = c7060300
mem[65] = c14ac326
mem[66] = c522dad6
mem[67] = dcd2dece
mem[68] = d6ded8da
mem[69] = d2e6d4e2
mem[70] = ceeed0ea
mem[71] = a0232651
mem[72] = 051384a1
mem[73] = 2ead0300
mem[74] = 8401a783
mem[75] = 84a1a223
mem[76] = 4789c11c
mem[77] = 6591c51c
mem[78] = 02800793
mem[79] = 2223c55c
mem[80] = 85930005
mem[81] = 0541d445
mem[82] = 65912e9d
mem[83] = d6858593
mem[84] = 26b50808
mem[85] = 87936a95
mem[86] = 4729e84a
mem[87] = ae234529
mem[88] = 00ef64e7
mem[89] = 651169f0
mem[90] = d8850513
mem[91] = 785000ef
mem[92] = 00ef4529
mem[93] = a78368f0
mem[94] = 8d638301
mem[95] = 65112c07
mem[96] = db850513
mem[97] = 76d000ef
mem[98] = 00ef4529
mem[99] = 65116770
mem[100] = e1450513
mem[101] = 45292185
Simulation interrupted at 38442580 NS + 4
xcelium> 