{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637930665714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637930665715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 20:44:25 2021 " "Processing started: Fri Nov 26 20:44:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637930665715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930665715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930665715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637930665911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637930665911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RISC_V_Processor.v(620) " "Verilog HDL information at RISC_V_Processor.v(620): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 620 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637930670328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_processor.v 6 6 " "Found 6 design units, including 6 entities, in source file risc_v_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_digit " "Found entity 1: ascii_to_digit" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""} { "Info" "ISGN_ENTITY_NAME" "2 output_int32_ascii " "Found entity 2: output_int32_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""} { "Info" "ISGN_ENTITY_NAME" "3 output_hex_ascii " "Found entity 3: output_hex_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_reg " "Found entity 4: pc_reg" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""} { "Info" "ISGN_ENTITY_NAME" "5 sig_translate " "Found entity 5: sig_translate" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""} { "Info" "ISGN_ENTITY_NAME" "6 RISC_V_Processor " "Found entity 6: RISC_V_Processor" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_constructor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_constructor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_constructor " "Found entity 1: immediate_constructor" {  } { { "immediate_constructor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/immediate_constructor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670331 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type memory.v(6) " "Verilog HDL Declaration warning at memory.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1637930670331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670334 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(60) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(60): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637930670334 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(107) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(107): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637930670334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Processor " "Elaborating entity \"RISC_V_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637930670435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_wire_opcode RISC_V_Processor.v(299) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(299): object \"id_wire_opcode\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_sig_store RISC_V_Processor.v(373) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(373): object \"ex_sig_store\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Stype RISC_V_Processor.v(378) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(378): object \"ex_Stype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Btype RISC_V_Processor.v(379) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(379): object \"ex_Btype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Utype RISC_V_Processor.v(380) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(380): object \"ex_Utype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Jtype RISC_V_Processor.v(381) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(381): object \"ex_Jtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Rtype RISC_V_Processor.v(382) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(382): object \"ex_Rtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs1 RISC_V_Processor.v(395) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(395): object \"ex_rs1\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs2 RISC_V_Processor.v(396) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(396): object \"ex_rs2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670436 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rd RISC_V_Processor.v(397) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(397): object \"ex_rd\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670437 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_reg_r2 RISC_V_Processor.v(401) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(401): object \"ex_reg_r2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637930670437 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_V_Processor.v(451) " "Verilog HDL assignment warning at RISC_V_Processor.v(451): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670440 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(552) " "Verilog HDL assignment warning at RISC_V_Processor.v(552): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670441 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(570) " "Verilog HDL assignment warning at RISC_V_Processor.v(570): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670442 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_V_Processor.v(613) " "Verilog HDL assignment warning at RISC_V_Processor.v(613): truncated value with size 32 to match size of target (16)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670442 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 RISC_V_Processor.v(615) " "Verilog HDL assignment warning at RISC_V_Processor.v(615): truncated value with size 16 to match size of target (4)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670442 "|RISC_V_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_hex_ascii output_hex_ascii:out_number " "Elaborating entity \"output_hex_ascii\" for hierarchy \"output_hex_ascii:out_number\"" {  } { { "RISC_V_Processor.v" "out_number" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(98) " "Verilog HDL assignment warning at RISC_V_Processor.v(98): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670471 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(99) " "Verilog HDL assignment warning at RISC_V_Processor.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670471 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(100) " "Verilog HDL assignment warning at RISC_V_Processor.v(100): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670471 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(101) " "Verilog HDL assignment warning at RISC_V_Processor.v(101): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670471 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_digit output_hex_ascii:out_number\|ascii_to_digit:comb_96 " "Elaborating entity \"ascii_to_digit\" for hierarchy \"output_hex_ascii:out_number\|ascii_to_digit:comb_96\"" {  } { { "RISC_V_Processor.v" "comb_96" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcreg0 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcreg0\"" {  } { { "RISC_V_Processor.v" "pcreg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "RISC_V_Processor.v" "reg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_translate sig_translate:st0 " "Elaborating entity \"sig_translate\" for hierarchy \"sig_translate:st0\"" {  } { { "RISC_V_Processor.v" "st0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_constructor immediate_constructor:id_immc " "Elaborating entity \"immediate_constructor\" for hierarchy \"immediate_constructor:id_immc\"" {  } { { "RISC_V_Processor.v" "id_immc" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "RISC_V_Processor.v" "alu0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem0 " "Elaborating entity \"memory\" for hierarchy \"memory:mem0\"" {  } { { "RISC_V_Processor.v" "mem0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 memory.v(41) " "Verilog HDL assignment warning at memory.v(41): truncated value with size 32 to match size of target (24)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670501 "|RISC_V_Processor|memory:mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(44) " "Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (16)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637930670501 "|RISC_V_Processor|memory:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory:mem0\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"memory:mem0\|ram:ram0\"" {  } { { "memory.v" "ram0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/memory.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.hex " "Parameter \"init_file\" = \"memory_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930670527 ""}  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637930670527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7st1 " "Found entity 1: altsyncram_7st1" {  } { { "db/altsyncram_7st1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/altsyncram_7st1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930670558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930670558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7st1 memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated " "Elaborating entity \"altsyncram_7st1\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930670558 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RISC_V_Processor.v" "Mod0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 613 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637930672014 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637930672014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 613 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930672036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930672036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930672036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930672036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637930672036 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 613 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637930672036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930672067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930672067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930672074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930672074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930672087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930672087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930672120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930672120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637930672151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930672151 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637930672426 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decimal_out\[3\] GND " "Pin \"decimal_out\[3\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637930673841 "|RISC_V_Processor|decimal_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_out\[0\] GND " "Pin \"digit_out\[0\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637930673841 "|RISC_V_Processor|digit_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637930673841 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637930673937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.map.smsg " "Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930675677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637930675804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637930675804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[1\] " "No output dependent on input pin \"button_in\[1\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637930675950 "|RISC_V_Processor|button_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[2\] " "No output dependent on input pin \"button_in\[2\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637930675950 "|RISC_V_Processor|button_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[3\] " "No output dependent on input pin \"button_in\[3\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637930675950 "|RISC_V_Processor|button_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637930675950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4376 " "Implemented 4376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637930675950 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637930675950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4305 " "Implemented 4305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637930675950 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637930675950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637930675950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637930675969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 20:44:35 2021 " "Processing ended: Fri Nov 26 20:44:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637930675969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637930675969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637930675969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637930675969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637930676909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637930676909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 20:44:36 2021 " "Processing started: Fri Nov 26 20:44:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637930676909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637930676909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637930676909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637930676982 ""}
{ "Info" "0" "" "Project  = RISC-V-Processor" {  } {  } 0 0 "Project  = RISC-V-Processor" 0 0 "Fitter" 0 0 1637930676983 ""}
{ "Info" "0" "" "Revision = RISC-V-Processor" {  } {  } 0 0 "Revision = RISC-V-Processor" 0 0 "Fitter" 0 0 1637930676983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637930677080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637930677080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC-V-Processor EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"RISC-V-Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637930677096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637930677126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637930677126 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637930677201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637930677205 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637930677292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637930677292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637930677292 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637930677292 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637930677300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637930677300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637930677300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637930677300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637930677300 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637930677300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637930677303 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637930677341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Processor.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637930677812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637930677812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637930677836 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1637930677836 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637930677837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637930678056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_out\[9\]~output " "Destination node led_out\[9\]~output" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637930678056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637930678056 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/RISC_V_Processor.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 0 { 0 ""} 0 6461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637930678056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637930678322 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637930678325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637930678326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637930678329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637930678335 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637930678340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637930678340 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637930678343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637930678446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637930678449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637930678449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637930678514 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1637930678519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637930678975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637930679355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637930679384 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637930683801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637930683801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637930684201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637930685699 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637930685699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637930689635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637930689635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637930689638 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.71 " "Total time spent on timing analysis during the Fitter is 1.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637930689756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637930689776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637930690030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637930690031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637930690360 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637930690858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.fit.smsg " "Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/output_files/RISC-V-Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637930691199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6575 " "Peak virtual memory: 6575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637930691694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 20:44:51 2021 " "Processing ended: Fri Nov 26 20:44:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637930691694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637930691694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637930691694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637930691694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637930692587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637930692587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 20:44:52 2021 " "Processing started: Fri Nov 26 20:44:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637930692587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637930692587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637930692588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637930692789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1637930693021 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637930693032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637930693126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 20:44:53 2021 " "Processing ended: Fri Nov 26 20:44:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637930693126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637930693126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637930693126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637930693126 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637930693743 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637930694099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637930694099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 20:44:53 2021 " "Processing started: Fri Nov 26 20:44:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637930694099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637930694099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V-Processor -c RISC-V-Processor " "Command: quartus_sta RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637930694099 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637930694159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637930694266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637930694266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC-V-Processor.sdc " "Synopsys Design Constraints File file not found: 'RISC-V-Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637930694469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637930694473 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637930694473 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637930694486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637930694486 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637930694487 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637930694492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637930694612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637930694612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.956 " "Worst-case setup slack is -11.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.956           -8990.317 clk  " "  -11.956           -8990.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930694625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930694627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2563.930 clk  " "   -3.201           -2563.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930694629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930694629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637930694699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637930694716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637930695066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637930695193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637930695220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637930695220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.169 " "Worst-case setup slack is -11.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.169           -8391.636 clk  " "  -11.169           -8391.636 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk  " "    0.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930695234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930695236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2563.930 clk  " "   -3.201           -2563.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695238 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637930695311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637930695424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637930695433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637930695433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.629 " "Worst-case setup slack is -4.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629           -3808.708 clk  " "   -4.629           -3808.708 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk  " "    0.184               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930695449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637930695451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1762.279 clk  " "   -3.000           -1762.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637930695454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637930695454 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637930695763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637930695779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637930695846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 20:44:55 2021 " "Processing ended: Fri Nov 26 20:44:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637930695846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637930695846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637930695846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637930695846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1637930696736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637930696737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 20:44:56 2021 " "Processing started: Fri Nov 26 20:44:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637930696737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637930696737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637930696737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637930697069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC-V-Processor.vo C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/simulation/modelsim/ simulation " "Generated file RISC-V-Processor.vo in folder \"C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637930697404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637930697431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 20:44:57 2021 " "Processing ended: Fri Nov 26 20:44:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637930697431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637930697431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637930697431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637930697431 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637930698027 ""}
