Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec  1 23:30:50 2018
| Host         : DESKTOP-N6B5F4R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/epc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 562 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 530 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_lerr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/if_serr_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[22]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[23]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[24]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[25]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[26]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[27]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[28]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[29]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[31]/Q (HIGH)

 There are 665 register/latch pins with no clock driven by root clock pin: stable_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1183 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 160 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.552        0.000                      0                13989        0.059        0.000                      0                13973        7.000        0.000                       0                  6964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}       90.422          11.059          
clk_50M                                                                                     {0.000 10.000}       20.000          50.000          
clock_gen/inst/clk_in1                                                                      {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_pll_example                                                                      {0.000 25.000}       50.000          20.000          
  clk_out3_pll_example                                                                      {0.000 20.000}       40.000          25.000          
  clkfbout_pll_example                                                                      {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                           7.554        0.000                      0                  421        0.264        0.000                      0                  421        9.500        0.000                       0                   320  
clock_gen/inst/clk_in1                                                                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_pll_example                                                                           95.409        0.000                      0                  377        0.111        0.000                      0                  377       49.146        0.000                       0                   313  
  clk_out2_pll_example                                                                           41.914        0.000                      0                 5860        0.086        0.000                      0                 5860       23.870        0.000                       0                  3649  
  clk_out3_pll_example                                                                           21.468        0.000                      0                 5914        0.071        0.000                      0                 5914       19.500        0.000                       0                  2187  
  clkfbout_pll_example                                                                                                                                                                                                                       18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.723        0.000                      0                  938        0.059        0.000                      0                  938       15.370        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_pll_example                                                                        clk_50M                                                                                           6.436        0.000                      0                  289        5.147        0.000                      0                  289  
clk_out3_pll_example                                                                        clk_out1_pll_example                                                                             15.679        0.000                      0                   64        0.110        0.000                      0                   64  
clk_50M                                                                                     clk_out2_pll_example                                                                              1.552        0.000                      0                   36        2.746        0.000                      0                   36  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_pll_example                                                                             32.033        0.000                      0                    8                                                                        
clk_out2_pll_example                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       48.974        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_pll_example                                                                        clk_out2_pll_example                                                                             47.227        0.000                      0                  103        0.188        0.000                      0                  103  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.525        0.000                      0                  100        0.305        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        7.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.643ns (31.943%)  route 1.370ns (68.057%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 13.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          1.031     6.158    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.263 r  mmu_memory_version1/directUart/ext_uart_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.263    mmu_memory_version1/directUart/ext_uart_tx[3]_i_1_n_11
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.060    13.459    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.816    
                         clock uncertainty           -0.035    13.781    
    SLICE_X44Y123        FDRE (Setup_fdre_C_D)        0.036    13.817    mmu_memory_version1/directUart/ext_uart_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.484ns (23.297%)  route 1.594ns (76.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.575     4.039    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.379     4.418 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           1.216     5.635    mmu_memory_version1/directUart/ext_uart_ready
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.105     5.740 r  mmu_memory_version1/directUart/output_data[7]_i_2/O
                         net (fo=8, routed)           0.377     6.117    mmu_memory_version1/directUart/output_data[7]_i_2_n_11
    SLICE_X44Y114        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.240    13.638    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y114        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X44Y114        FDRE (Setup_fdre_C_CE)      -0.164    13.679    mmu_memory_version1/directUart/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.643ns (31.689%)  route 1.386ns (68.311%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 13.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          1.047     6.174    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.105     6.279 r  mmu_memory_version1/directUart/ext_uart_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.279    mmu_memory_version1/directUart/ext_uart_tx[6]_i_1_n_11
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.131    13.529    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.887    
                         clock uncertainty           -0.035    13.851    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)        0.036    13.887    mmu_memory_version1/directUart/ext_uart_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.643ns (31.788%)  route 1.380ns (68.212%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 13.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          1.040     6.168    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.105     6.273 r  mmu_memory_version1/directUart/ext_uart_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.273    mmu_memory_version1/directUart/ext_uart_tx[2]_i_1_n_11
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.131    13.529    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.887    
                         clock uncertainty           -0.035    13.851    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)        0.034    13.885    mmu_memory_version1/directUart/ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.643ns (33.189%)  route 1.294ns (66.811%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 13.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.955     6.082    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.187 r  mmu_memory_version1/directUart/ext_uart_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.187    mmu_memory_version1/directUart/ext_uart_tx[4]_i_1_n_11
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.060    13.459    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.816    
                         clock uncertainty           -0.035    13.781    
    SLICE_X44Y123        FDRE (Setup_fdre_C_D)        0.036    13.817    mmu_memory_version1/directUart/ext_uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.643ns (33.254%)  route 1.291ns (66.746%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 13.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.951     6.079    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.184 r  mmu_memory_version1/directUart/ext_uart_tx[5]_i_1/O
                         net (fo=1, routed)           0.000     6.184    mmu_memory_version1/directUart/ext_uart_tx[5]_i_1_n_11
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.060    13.459    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.816    
                         clock uncertainty           -0.035    13.781    
    SLICE_X44Y123        FDRE (Setup_fdre_C_D)        0.037    13.818    mmu_memory_version1/directUart/ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.643ns (32.560%)  route 1.332ns (67.440%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 13.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785     4.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433     4.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339     5.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.992     6.120    mmu_memory_version1/directUart/ext_uart_busy
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.105     6.225 r  mmu_memory_version1/directUart/ext_uart_tx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.225    mmu_memory_version1/directUart/ext_uart_tx[7]_i_1_n_11
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.131    13.529    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.357    13.887    
                         clock uncertainty           -0.035    13.851    
    SLICE_X44Y122        FDRE (Setup_fdre_C_D)        0.036    13.887    mmu_memory_version1/directUart/ext_uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.484ns (24.466%)  route 1.494ns (75.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.575     4.039    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.379     4.418 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           1.216     5.635    mmu_memory_version1/directUart/ext_uart_ready
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.105     5.740 r  mmu_memory_version1/directUart/output_data[7]_i_2/O
                         net (fo=8, routed)           0.278     6.017    mmu_memory_version1/directUart/output_data[7]_i_2_n_11
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.232    13.630    mmu_memory_version1/directUart/clk_50M
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240    13.870    
                         clock uncertainty           -0.035    13.835    
    SLICE_X46Y115        FDRE (Setup_fdre_C_CE)      -0.132    13.703    mmu_memory_version1/directUart/output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.484ns (24.466%)  route 1.494ns (75.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.575     4.039    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.379     4.418 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           1.216     5.635    mmu_memory_version1/directUart/ext_uart_ready
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.105     5.740 r  mmu_memory_version1/directUart/output_data[7]_i_2/O
                         net (fo=8, routed)           0.278     6.017    mmu_memory_version1/directUart/output_data[7]_i_2_n_11
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.232    13.630    mmu_memory_version1/directUart/clk_50M
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.240    13.870    
                         clock uncertainty           -0.035    13.835    
    SLICE_X46Y115        FDRE (Setup_fdre_C_CE)      -0.132    13.703    mmu_memory_version1/directUart/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/output_data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.484ns (24.466%)  route 1.494ns (75.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.575     4.039    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.379     4.418 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           1.216     5.635    mmu_memory_version1/directUart/ext_uart_ready
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.105     5.740 r  mmu_memory_version1/directUart/output_data[7]_i_2/O
                         net (fo=8, routed)           0.278     6.017    mmu_memory_version1/directUart/output_data[7]_i_2_n_11
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.232    13.630    mmu_memory_version1/directUart/clk_50M
    SLICE_X46Y115        FDRE                                         r  mmu_memory_version1/directUart/output_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240    13.870    
                         clock uncertainty           -0.035    13.835    
    SLICE_X46Y115        FDRE (Setup_fdre_C_CE)      -0.132    13.703    mmu_memory_version1/directUart/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mmu_memory_version1/baseRam/temp_finished_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M fall@10.000ns - clk_50M fall@10.000ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.549%)  route 0.172ns (47.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 11.358 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    10.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.057    11.358    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/baseRam/temp_finished_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.146    11.504 r  mmu_memory_version1/baseRam/temp_finished_reg/Q
                         net (fo=8, routed)           0.172    11.677    mmu_memory_version1/baseRam/temp_finished_reg_n_11
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.045    11.722 r  mmu_memory_version1/baseRam/base_ram_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.722    mmu_memory_version1/baseRam_n_79
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489    10.489 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.250    11.740    mmu_memory_version1/clk_50M
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/C  (IS_INVERTED)
                         clock pessimism             -0.381    11.358    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.099    11.457    mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1
  -------------------------------------------------------------------
                         required time                        -11.457    
                         arrival time                          11.722    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.908%)  route 0.332ns (64.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.245     1.546    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X41Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.332     2.019    mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_sync_reg[0]
    SLICE_X43Y127        LUT3 (Prop_lut3_I0_O)        0.045     2.064 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    mmu_memory_version1/directUart/ext_uart_r/tickgen_n_11
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.530     2.019    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[1]/C
                         clock pessimism             -0.342     1.677    
    SLICE_X43Y127        FDRE (Hold_fdre_C_D)         0.107     1.784    mmu_memory_version1/directUart/ext_uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.377ns (63.055%)  route 0.221ns (36.945%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.225     1.527    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[19]/Q
                         net (fo=1, routed)           0.221     1.888    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[19]
    SLICE_X45Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.048 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[20]_i_1_n_11
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.124 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[21]_i_1/CO[0]
                         net (fo=1, routed)           0.000     2.124    mmu_memory_version1/directUart/ext_uart_t/tickgen/p_1_in[21]
    SLICE_X45Y124        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.601     2.091    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y124        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[21]/C
                         clock pessimism             -0.355     1.735    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.100     1.835    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.414ns (69.838%)  route 0.179ns (30.162%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.245     1.547    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y124        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.164     1.711 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[6]/Q
                         net (fo=1, routed)           0.171     1.881    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc[6]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     2.078 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.086    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.139 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.139    mmu_memory_version1/directUart/ext_uart_r/tickgen/p_1_in[9]
    SLICE_X42Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.591     2.081    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[9]/C
                         clock pessimism             -0.373     1.707    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.134     1.841    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.308ns (82.414%)  route 0.066ns (17.586%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.331     1.632    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y120        FDSE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDSE (Prop_fdse_C_Q)         0.141     1.773 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/Q
                         net (fo=2, routed)           0.066     1.839    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[8]
    SLICE_X45Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.952 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    mmu_memory_version1/directUart/ext_uart_t/tickgen/p_1_in[9]
    SLICE_X45Y121        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.500     1.989    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y121        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[9]/C
                         clock pessimism             -0.386     1.603    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.105     1.708    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.201%)  route 0.162ns (36.799%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.271     1.572    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/Q
                         net (fo=1, routed)           0.162     1.898    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc[1]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.013 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    mmu_memory_version1/directUart/ext_uart_r/tickgen/p_1_in[1]
    SLICE_X42Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.487     1.976    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]/C
                         clock pessimism             -0.404     1.572    
    SLICE_X42Y123        FDRE (Hold_fdre_C_D)         0.134     1.706    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.273ns (61.800%)  route 0.169ns (38.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.364     1.665    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.829 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/Q
                         net (fo=1, routed)           0.169     1.998    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc[12]
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.107 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.107    mmu_memory_version1/directUart/ext_uart_r/tickgen/p_1_in[12]
    SLICE_X42Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.591     2.081    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.415     1.665    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.134     1.799    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.273ns (61.800%)  route 0.169ns (38.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.310     1.611    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y127        FDRE (Prop_fdre_C_Q)         0.164     1.775 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=1, routed)           0.169     1.943    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc[20]
    SLICE_X42Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.052 r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    mmu_memory_version1/directUart/ext_uart_r/tickgen/p_1_in[20]
    SLICE_X42Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.530     2.019    mmu_memory_version1/directUart/ext_uart_r/tickgen/clk
    SLICE_X42Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]/C
                         clock pessimism             -0.408     1.611    
    SLICE_X42Y127        FDRE (Hold_fdre_C_D)         0.134     1.745    mmu_memory_version1/directUart/ext_uart_r/tickgen/Acc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.319ns (82.917%)  route 0.066ns (17.083%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.331     1.632    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y120        FDSE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDSE (Prop_fdse_C_Q)         0.141     1.773 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]/Q
                         net (fo=2, routed)           0.066     1.839    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[8]
    SLICE_X45Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.952 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.017 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    mmu_memory_version1/directUart/ext_uart_t/tickgen/p_1_in[11]
    SLICE_X45Y121        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.500     1.989    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y121        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[11]/C
                         clock pessimism             -0.386     1.603    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.105     1.708    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.733%)  route 0.169ns (32.267%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.287     1.588    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y119        FDSE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDSE (Prop_fdse_C_Q)         0.141     1.729 f  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]/Q
                         net (fo=2, routed)           0.169     1.898    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[4]
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.943 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[4]_i_2/O
                         net (fo=1, routed)           0.000     1.943    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc[4]_i_2_n_11
    SLICE_X45Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.058 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.058    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[4]_i_1_n_11
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.112 r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.112    mmu_memory_version1/directUart/ext_uart_t/tickgen/p_1_in[5]
    SLICE_X45Y120        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.562     2.052    mmu_memory_version1/directUart/ext_uart_t/tickgen/clk
    SLICE_X45Y120        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]/C
                         clock pessimism             -0.355     1.696    
    SLICE_X45Y120        FDRE (Hold_fdre_C_D)         0.105     1.801    mmu_memory_version1/directUart/ext_uart_t/tickgen/Acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y83    vga800x600at75/hdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y87    vga800x600at75/hdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y87    vga800x600at75/hdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y85    vga800x600at75/hdata_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y85    vga800x600at75/hdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y85    vga800x600at75/hdata_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y85    vga800x600at75/hdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y86    vga800x600at75/hdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y86    vga800x600at75/hdata_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y86    vga800x600at75/hdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y126  mmu_memory_version1/directUart/ext_uart_r/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y126  mmu_memory_version1/directUart/ext_uart_r/Filter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y126  mmu_memory_version1/directUart/ext_uart_r/RxD_bit_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y87    vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y87    vga800x600at75/hdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y87    vga800x600at75/hdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y87    vga800x600at75/hdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y85    vga800x600at75/hdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y85    vga800x600at75/hdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y85    vga800x600at75/hdata_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y75    mmu_memory_version1/extRam/temp_ram_data_retimed_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y110   mmu_memory_version1/baseRam/temp_cpu_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y117   mmu_memory_version1/baseRam/temp_cpu_data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y117   mmu_memory_version1/baseRam/temp_cpu_data_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y117   mmu_memory_version1/baseRam/temp_cpu_data_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y117   mmu_memory_version1/baseRam/temp_cpu_data_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y117   mmu_memory_version1/baseRam/temp_cpu_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109   mmu_memory_version1/baseRam/temp_cpu_data_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109   mmu_memory_version1/baseRam/temp_cpu_data_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109   mmu_memory_version1/baseRam/temp_cpu_data_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       95.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.409ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.138ns (27.183%)  route 3.048ns (72.817%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 97.760 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X28Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y153        FDRE (Prop_fdre_C_Q)         0.379    -1.469 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=9, routed)           1.058    -0.411    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X34Y152        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.105    -0.306 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.796     0.490    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     1.018 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.717     1.735    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X31Y155        LUT2 (Prop_lut2_I1_O)        0.126     1.861 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.477     2.338    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X31Y154        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.411    97.760    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X31Y154        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.345    98.104    
                         clock uncertainty           -0.147    97.957    
    SLICE_X31Y154        FDRE (Setup_fdre_C_D)       -0.209    97.748    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         97.748    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 95.409    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.800ns (20.312%)  route 3.138ns (79.688%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.672     2.091    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X26Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X26Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.800ns (20.332%)  route 3.135ns (79.668%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.668     2.087    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X27Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 95.522    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.800ns (20.332%)  route 3.135ns (79.668%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.668     2.087    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X27Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 95.522    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.800ns (20.332%)  route 3.135ns (79.668%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 97.764 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.532    -1.848    u_ila_2/inst/ila_core_inst/clk
    SLICE_X22Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y158        FDRE (Prop_fdre_C_Q)         0.348    -1.500 r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.544    -0.955    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][0]
    SLICE_X23Y158        LUT2 (Prop_lut2_I0_O)        0.242    -0.713 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.258     0.545    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X34Y153        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.105     0.650 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.664     1.314    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X34Y154        LUT3 (Prop_lut3_I0_O)        0.105     1.419 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.668     2.087    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.415    97.764    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X27Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.345    98.108    
                         clock uncertainty           -0.147    97.961    
    SLICE_X27Y151        FDRE (Setup_fdre_C_R)       -0.352    97.609    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.609    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 95.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.596%)  route 0.297ns (64.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.652    -0.760    u_ila_2/inst/ila_core_inst/clk
    SLICE_X8Y150         FDRE                                         r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.596 r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=1, routed)           0.297    -0.299    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[15]
    RAMB36_X0Y30         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.965    -1.144    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y30         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.706    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296    -0.410    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.651    -0.761    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.565    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism              0.421    -0.761    
    SLICE_X21Y151        FDRE (Hold_fdre_C_D)         0.078    -0.683    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.650    -0.762    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.566    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[15]
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[15]/C
                         clock pessimism              0.421    -0.762    
    SLICE_X17Y156        FDRE (Hold_fdre_C_D)         0.076    -0.686    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.651    -0.761    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.565    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X21Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism              0.421    -0.761    
    SLICE_X21Y151        FDRE (Hold_fdre_C_D)         0.076    -0.685    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.650    -0.762    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X27Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.566    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[4]
    SLICE_X27Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X27Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
                         clock pessimism              0.421    -0.762    
    SLICE_X27Y152        FDRE (Hold_fdre_C_D)         0.075    -0.687    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.650    -0.762    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.566    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[13]
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[13]/C
                         clock pessimism              0.421    -0.762    
    SLICE_X17Y156        FDRE (Hold_fdre_C_D)         0.075    -0.687    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.651    -0.761    u_ila_2/inst/ila_core_inst/clk
    SLICE_X15Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.565    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[1]
    SLICE_X15Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/clk
    SLICE_X15Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C
                         clock pessimism              0.422    -0.761    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.075    -0.686    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.651    -0.761    u_ila_2/inst/ila_core_inst/clk
    SLICE_X15Y154        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.565    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[5]
    SLICE_X15Y154        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/clk
    SLICE_X15Y154        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/C
                         clock pessimism              0.422    -0.761    
    SLICE_X15Y154        FDRE (Hold_fdre_C_D)         0.075    -0.686    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.650    -0.762    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.566    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[6]
    SLICE_X17Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/clk
    SLICE_X17Y155        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[6]/C
                         clock pessimism              0.421    -0.762    
    SLICE_X17Y155        FDRE (Hold_fdre_C_D)         0.075    -0.687    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.647    -0.765    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X29Y157        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/Q
                         net (fo=1, routed)           0.055    -0.569    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out
    SLICE_X29Y157        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.922    -1.187    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X29Y157        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                         clock pessimism              0.422    -0.765    
    SLICE_X29Y157        FDRE (Hold_fdre_C_D)         0.075    -0.690    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y30     u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y18   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y164    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y164    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y158    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y158    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y158    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y159    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y159    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y151     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y151     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y152     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y150     u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       41.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.761ns (9.830%)  route 6.980ns (90.170%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDRE (Prop_fdre_C_Q)         0.433    -1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=130, routed)         5.161     3.742    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X49Y161        LUT6 (Prop_lut6_I3_O)        0.105     3.847 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3/O
                         net (fo=1, routed)           0.503     4.350    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3_n_0
    SLICE_X49Y160        LUT4 (Prop_lut4_I0_O)        0.105     4.455 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2/O
                         net (fo=1, routed)           0.900     5.355    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2_n_0
    SLICE_X42Y158        LUT5 (Prop_lut5_I4_O)        0.118     5.473 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_1/O
                         net (fo=1, routed)           0.416     5.889    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]
    SLICE_X41Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.408    47.757    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism              0.362    48.118    
                         clock uncertainty           -0.130    47.989    
    SLICE_X41Y158        FDRE (Setup_fdre_C_D)       -0.186    47.803    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         47.803    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 41.914    

Slack (MET) :             42.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.748ns (10.734%)  route 6.220ns (89.266%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDRE (Prop_fdre_C_Q)         0.433    -1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=130, routed)         5.298     3.878    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X51Y158        LUT6 (Prop_lut6_I3_O)        0.105     3.983 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_3/O
                         net (fo=1, routed)           0.205     4.188    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_3_n_0
    SLICE_X51Y158        LUT4 (Prop_lut4_I0_O)        0.105     4.293 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_2/O
                         net (fo=1, routed)           0.717     5.010    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_2_n_0
    SLICE_X41Y158        LUT5 (Prop_lut5_I4_O)        0.105     5.115 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1/O
                         net (fo=1, routed)           0.000     5.115    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]
    SLICE_X41Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.408    47.757    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y158        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              0.362    48.118    
                         clock uncertainty           -0.130    47.989    
    SLICE_X41Y158        FDRE (Setup_fdre_C_D)        0.032    48.021    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                         48.021    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 42.905    

Slack (MET) :             42.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 0.748ns (10.739%)  route 6.217ns (89.261%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDRE (Prop_fdre_C_Q)         0.433    -1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=130, routed)         5.030     3.610    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X49Y158        LUT6 (Prop_lut6_I3_O)        0.105     3.715 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_3/O
                         net (fo=1, routed)           0.503     4.218    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_3_n_0
    SLICE_X49Y157        LUT4 (Prop_lut4_I0_O)        0.105     4.323 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_2/O
                         net (fo=1, routed)           0.685     5.007    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_2_n_0
    SLICE_X42Y157        LUT5 (Prop_lut5_I4_O)        0.105     5.112 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000     5.112    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X42Y157        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.407    47.756    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y157        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.345    48.100    
                         clock uncertainty           -0.130    47.971    
    SLICE_X42Y157        FDRE (Setup_fdre_C_D)        0.072    48.043    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                         48.043    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 42.930    

Slack (MET) :             43.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 0.643ns (9.685%)  route 5.996ns (90.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X38Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDRE (Prop_fdre_C_Q)         0.433    -1.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=130, routed)         5.226     3.806    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X42Y162        LUT6 (Prop_lut6_I3_O)        0.105     3.911 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_2/O
                         net (fo=1, routed)           0.770     4.681    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_2_n_0
    SLICE_X42Y159        LUT6 (Prop_lut6_I1_O)        0.105     4.786 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.000     4.786    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]
    SLICE_X42Y159        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.406    47.755    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X42Y159        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism              0.345    48.099    
                         clock uncertainty           -0.130    47.970    
    SLICE_X42Y159        FDRE (Setup_fdre_C_D)        0.076    48.046    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         48.046    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 43.259    

Slack (MET) :             43.273ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.853ns (12.875%)  route 5.772ns (87.125%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 47.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.351    -2.029    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y143        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_fdre_C_Q)         0.433    -1.596 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=169, routed)         3.911     2.316    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X66Y131        LUT5 (Prop_lut5_I4_O)        0.105     2.421 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_8/O
                         net (fo=1, routed)           0.528     2.948    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I5_O)        0.105     3.053 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_6/O
                         net (fo=1, routed)           0.441     3.494    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.105     3.599 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2/O
                         net (fo=1, routed)           0.893     4.492    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I0_O)        0.105     4.597 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     4.597    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17_n_2
    SLICE_X58Y138        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.242    47.591    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X58Y138        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.337    47.927    
                         clock uncertainty           -0.130    47.798    
    SLICE_X58Y138        FDRE (Setup_fdre_C_D)        0.072    47.870    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         47.870    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 43.273    

Slack (MET) :             43.283ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.748ns (11.360%)  route 5.837ns (88.640%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.415ns = ( 47.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.351    -2.029    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y143        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_fdre_C_Q)         0.433    -1.596 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=169, routed)         4.087     2.491    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X60Y141        LUT6 (Prop_lut6_I2_O)        0.105     2.596 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_4/O
                         net (fo=1, routed)           0.772     3.368    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_4_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I1_O)        0.105     3.473 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2/O
                         net (fo=1, routed)           0.978     4.451    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.556 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.556    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83_n_2
    SLICE_X53Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.236    47.585    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
                         clock pessimism              0.354    47.938    
                         clock uncertainty           -0.130    47.809    
    SLICE_X53Y133        FDRE (Setup_fdre_C_D)        0.030    47.839    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]
  -------------------------------------------------------------------
                         required time                         47.839    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                 43.283    

Slack (MET) :             43.294ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.853ns (12.915%)  route 5.751ns (87.085%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.409ns = ( 47.591 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.351    -2.029    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y143        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_fdre_C_Q)         0.433    -1.596 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=169, routed)         3.888     2.292    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X65Y131        LUT6 (Prop_lut6_I5_O)        0.105     2.397 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_8/O
                         net (fo=1, routed)           0.346     2.743    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[3]
    SLICE_X65Y131        LUT6 (Prop_lut6_I5_O)        0.105     2.848 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[5]_i_6/O
                         net (fo=1, routed)           0.546     3.394    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I5_O)        0.105     3.499 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2/O
                         net (fo=1, routed)           0.971     4.471    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2_n_0
    SLICE_X60Y137        LUT6 (Prop_lut6_I0_O)        0.105     4.576 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     4.576    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17_n_1
    SLICE_X60Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.242    47.591    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X60Y137        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.337    47.927    
                         clock uncertainty           -0.130    47.798    
    SLICE_X60Y137        FDRE (Setup_fdre_C_D)        0.072    47.870    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         47.870    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 43.294    

Slack (MET) :             43.359ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.131ns (17.932%)  route 5.176ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 47.766 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.526    -1.854    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDRE (Prop_fdre_C_Q)         0.398    -1.456 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=44, routed)          2.184     0.728    u_ila_2/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X24Y157        LUT6 (Prop_lut6_I1_O)        0.234     0.962 f  u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.470     1.431    u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I5_O)        0.105     1.536 r  u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           1.096     2.632    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[10]
    SLICE_X9Y157         LUT5 (Prop_lut5_I0_O)        0.119     2.751 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.328     3.079    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X9Y156         LUT3 (Prop_lut3_I0_O)        0.275     3.354 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          1.099     4.453    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X9Y152         FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.417    47.766    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X9Y152         FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.345    48.110    
                         clock uncertainty           -0.130    47.981    
    SLICE_X9Y152         FDRE (Setup_fdre_C_CE)      -0.168    47.813    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         47.813    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 43.359    

Slack (MET) :             43.359ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.131ns (17.932%)  route 5.176ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 47.766 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.526    -1.854    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y156        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y156        FDRE (Prop_fdre_C_Q)         0.398    -1.456 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=44, routed)          2.184     0.728    u_ila_2/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X24Y157        LUT6 (Prop_lut6_I1_O)        0.234     0.962 f  u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.470     1.431    u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I5_O)        0.105     1.536 r  u_ila_2/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           1.096     2.632    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[10]
    SLICE_X9Y157         LUT5 (Prop_lut5_I0_O)        0.119     2.751 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.328     3.079    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X9Y156         LUT3 (Prop_lut3_I0_O)        0.275     3.354 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          1.099     4.453    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X9Y152         FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.417    47.766    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X9Y152         FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.345    48.110    
                         clock uncertainty           -0.130    47.981    
    SLICE_X9Y152         FDRE (Setup_fdre_C_CE)      -0.168    47.813    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         47.813    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 43.359    

Slack (MET) :             43.427ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.913ns (14.264%)  route 5.488ns (85.736%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.415ns = ( 47.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.024ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.356    -2.024    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y142        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.433    -1.591 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=59, routed)          1.700     0.109    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[4]
    SLICE_X53Y137        LUT3 (Prop_lut3_I1_O)        0.108     0.217 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_6/O
                         net (fo=19, routed)          3.337     3.554    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X57Y133        LUT6 (Prop_lut6_I4_O)        0.267     3.821 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_3/O
                         net (fo=1, routed)           0.451     4.272    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_1
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.105     4.377 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.377    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83_n_3
    SLICE_X54Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.236    47.585    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X54Y134        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              0.277    47.862    
                         clock uncertainty           -0.130    47.733    
    SLICE_X54Y134        FDRE (Setup_fdre_C_D)        0.072    47.805    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                         47.805    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 43.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.562    -0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X43Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.833    -1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.443    -0.833    
    SLICE_X42Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.563    -0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X43Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X42Y148        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.833    -1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y148        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.440    -0.836    
    SLICE_X42Y148        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.563    -0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.835    -1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.438    -0.836    
    SLICE_X38Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.676%)  route 0.173ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.552    -0.860    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X62Y121        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=3, routed)           0.173    -0.523    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X1Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.859    -1.250    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.808    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.625    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.481%)  route 0.273ns (59.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.559    -0.853    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X49Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]/Q
                         net (fo=1, routed)           0.273    -0.439    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[8]
    SLICE_X52Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.394 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[7]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.394    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[7]_i_1__2_n_0
    SLICE_X52Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.826    -1.283    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X52Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.692    -0.590    
    SLICE_X52Y141        FDRE (Hold_fdre_C_D)         0.092    -0.498    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.171%)  route 0.277ns (59.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.557    -0.855    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X52Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.277    -0.437    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X51Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.392 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.392    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]_i_1__2_n_0
    SLICE_X51Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.828    -1.281    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X51Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.692    -0.589    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.092    -0.497    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.608%)  route 0.215ns (60.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.645    -0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/Q
                         net (fo=3, routed)           0.215    -0.411    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[3]
    SLICE_X45Y146        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.831    -1.277    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y146        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                         clock pessimism              0.692    -0.585    
    SLICE_X45Y146        FDRE (Hold_fdre_C_D)         0.066    -0.519    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.649    -0.763    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y150        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.423    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[2]
    SLICE_X33Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.378 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[2]
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.837    -1.272    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y147        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                         clock pessimism              0.692    -0.580    
    SLICE_X33Y147        FDRE (Hold_fdre_C_D)         0.091    -0.489    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.562    -0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.161    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.833    -1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y147        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.463    -0.813    
    SLICE_X42Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.251ns (51.734%)  route 0.234ns (48.266%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.553    -0.859    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X48Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.234    -0.484    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/in0[3]
    SLICE_X52Y131        LUT5 (Prop_lut5_I2_O)        0.045    -0.439 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.439    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_ffa_reg[3]_2
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.374 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_8
    SLICE_X52Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.818    -1.290    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X52Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
                         clock pessimism              0.692    -0.598    
    SLICE_X52Y131        FDRE (Hold_fdre_C_D)         0.105    -0.493    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X0Y25     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         50.000      47.528     RAMB36_X1Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X1Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         50.000      47.528     RAMB36_X0Y30     u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X38Y147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X38Y147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X38Y147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X38Y147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       21.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.468ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 7.852ns (42.909%)  route 10.447ns (57.091%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 37.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.457 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.587    12.044    openmips0/ex0/mem_hi_reg[31]_0[5]
    SLICE_X10Y94         LUT1 (Prop_lut1_I0_O)        0.245    12.289 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    12.289    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.712 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.712    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.969 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[1]
                         net (fo=2, routed)           0.450    13.419    openmips0/id_ex0/hilo_temp__2_0[20]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.245    13.664 r  openmips0/id_ex0/hilo_temp_o_reg[26]_i_2/O
                         net (fo=3, routed)           0.603    14.267    openmips0/id_ex0/hilo_temp_o_reg[26]_i_2_n_11
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.105    14.372 f  openmips0/id_ex0/mem_wdata[26]_i_6/O
                         net (fo=1, routed)           0.811    15.183    openmips0/id_ex0/mem_wdata[26]_i_6_n_11
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.105    15.288 r  openmips0/id_ex0/mem_wdata[26]_i_1/O
                         net (fo=3, routed)           0.999    16.287    openmips0/ex_mem0/ex_wdata_o[26]
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.252    37.601    openmips0/ex_mem0/clk
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/C
                         clock pessimism              0.337    37.937    
                         clock uncertainty           -0.123    37.814    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.059    37.755    openmips0/ex_mem0/mem_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         37.755    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                 21.468    

Slack (MET) :             21.564ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        18.220ns  (logic 7.828ns (42.963%)  route 10.392ns (57.037%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 37.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.300 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.300    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_11
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.499 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.675    12.174    openmips0/ex0/mem_hi_reg[31]_0[9]
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.244    12.418 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    12.418    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.862 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.862    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_11
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.040 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[0]
                         net (fo=2, routed)           0.471    13.511    openmips0/id_ex0/hilo_temp__2_0[21]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.238    13.749 r  openmips0/id_ex0/hilo_temp_o_reg[29]_i_2/O
                         net (fo=3, routed)           0.854    14.603    openmips0/id_ex0/hilo_temp_o_reg[29]_i_2_n_11
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.105    14.708 r  openmips0/id_ex0/mem_wdata[29]_i_2/O
                         net (fo=1, routed)           0.573    15.281    openmips0/id_ex0/mem_wdata[29]_i_2_n_11
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.105    15.386 r  openmips0/id_ex0/mem_wdata[29]_i_1/O
                         net (fo=3, routed)           0.822    16.208    openmips0/ex_mem0/ex_wdata_o[29]
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.252    37.601    openmips0/ex_mem0/clk
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[29]/C
                         clock pessimism              0.337    37.937    
                         clock uncertainty           -0.123    37.814    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.042    37.772    openmips0/ex_mem0/mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         37.772    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 21.564    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        18.191ns  (logic 7.667ns (42.148%)  route 10.524ns (57.852%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 37.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.378 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[0]
                         net (fo=3, routed)           0.636    12.015    openmips0/ex0/mem_hi_reg[31]_0[4]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.238    12.253 r  openmips0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    12.253    openmips0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.567 r  openmips0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.567    openmips0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.829 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[3]
                         net (fo=2, routed)           0.454    13.282    openmips0/id_ex0/hilo_temp__2_0[18]
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.250    13.532 r  openmips0/id_ex0/hilo_temp_o_reg[24]_i_2/O
                         net (fo=3, routed)           1.003    14.535    openmips0/id_ex0/hilo_temp_o_reg[24]_i_2_n_11
    SLICE_X29Y92         LUT6 (Prop_lut6_I0_O)        0.105    14.640 f  openmips0/id_ex0/mem_wdata[24]_i_5/O
                         net (fo=1, routed)           0.500    15.141    openmips0/id_ex0/mem_wdata[24]_i_5_n_11
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.105    15.246 r  openmips0/id_ex0/mem_wdata[24]_i_1/O
                         net (fo=3, routed)           0.932    16.178    openmips0/ex_mem0/ex_wdata_o[24]
    SLICE_X41Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.251    37.600    openmips0/ex_mem0/clk
    SLICE_X41Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[24]/C
                         clock pessimism              0.337    37.936    
                         clock uncertainty           -0.123    37.813    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)       -0.047    37.766    openmips0/ex_mem0/mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         37.766    
                         arrival time                         -16.178    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.667ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        18.100ns  (logic 7.571ns (41.830%)  route 10.529ns (58.170%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.400ns = ( 37.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.378 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[0]
                         net (fo=3, routed)           0.636    12.015    openmips0/ex0/mem_hi_reg[31]_0[4]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.238    12.253 r  openmips0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    12.253    openmips0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.567 r  openmips0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.567    openmips0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.745 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[0]
                         net (fo=2, routed)           0.694    13.439    openmips0/id_ex0/hilo_temp__2_0[16]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.238    13.677 r  openmips0/id_ex0/hilo_temp_o_reg[21]_i_2/O
                         net (fo=3, routed)           0.603    14.279    openmips0/id_ex0/hilo_temp_o_reg[21]_i_2_n_11
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.105    14.384 f  openmips0/id_ex0/mem_wdata[21]_i_5/O
                         net (fo=1, routed)           0.713    15.097    openmips0/id_ex0/mem_wdata[21]_i_5_n_11
    SLICE_X36Y93         LUT6 (Prop_lut6_I5_O)        0.105    15.202 r  openmips0/id_ex0/mem_wdata[21]_i_1/O
                         net (fo=3, routed)           0.884    16.087    openmips0/ex_mem0/ex_wdata_o[21]
    SLICE_X40Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.251    37.600    openmips0/ex_mem0/clk
    SLICE_X40Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[21]/C
                         clock pessimism              0.337    37.936    
                         clock uncertainty           -0.123    37.813    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)       -0.059    37.754    openmips0/ex_mem0/mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         37.754    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                 21.667    

Slack (MET) :             21.760ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        18.009ns  (logic 7.862ns (43.656%)  route 10.147ns (56.344%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 37.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.457 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.587    12.044    openmips0/ex0/mem_hi_reg[31]_0[5]
    SLICE_X10Y94         LUT1 (Prop_lut1_I0_O)        0.245    12.289 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    12.289    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.712 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.712    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.974 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[3]
                         net (fo=2, routed)           0.275    13.249    openmips0/ex0/mulres0[28]
    SLICE_X8Y95          LUT4 (Prop_lut4_I2_O)        0.250    13.499 f  openmips0/ex0/mem_lo[28]_i_2/O
                         net (fo=3, routed)           0.506    14.005    openmips0/id_ex0/stable_reset_reg_4
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.105    14.110 f  openmips0/id_ex0/mem_wdata[28]_i_2/O
                         net (fo=1, routed)           1.068    15.177    openmips0/id_ex0/mem_wdata[28]_i_2_n_11
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.105    15.282 r  openmips0/id_ex0/mem_wdata[28]_i_1/O
                         net (fo=3, routed)           0.714    15.996    openmips0/ex_mem0/ex_wdata_o[28]
    SLICE_X35Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.253    37.602    openmips0/ex_mem0/clk
    SLICE_X35Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[28]/C
                         clock pessimism              0.337    37.938    
                         clock uncertainty           -0.123    37.815    
    SLICE_X35Y110        FDRE (Setup_fdre_C_D)       -0.059    37.756    openmips0/ex_mem0/mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         37.756    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 21.760    

Slack (MET) :             21.791ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        17.989ns  (logic 7.766ns (43.170%)  route 10.223ns (56.830%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 37.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.457 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.587    12.044    openmips0/ex0/mem_hi_reg[31]_0[5]
    SLICE_X10Y94         LUT1 (Prop_lut1_I0_O)        0.245    12.289 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    12.289    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.712 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.712    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.890 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[0]
                         net (fo=2, routed)           0.445    13.335    openmips0/id_ex0/hilo_temp__2_0[19]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.238    13.573 r  openmips0/id_ex0/mem_lo[25]_i_2/O
                         net (fo=3, routed)           0.962    14.535    openmips0/id_ex0/mem_lo[25]_i_2_n_11
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.105    14.640 r  openmips0/id_ex0/mem_wdata[25]_i_2/O
                         net (fo=1, routed)           0.373    15.012    openmips0/id_ex0/mem_wdata[25]_i_2_n_11
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.105    15.117 r  openmips0/id_ex0/mem_wdata[25]_i_1/O
                         net (fo=3, routed)           0.859    15.977    openmips0/ex_mem0/ex_wdata_o[25]
    SLICE_X35Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.253    37.602    openmips0/ex_mem0/clk
    SLICE_X35Y110        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[25]/C
                         clock pessimism              0.337    37.938    
                         clock uncertainty           -0.123    37.815    
    SLICE_X35Y110        FDRE (Setup_fdre_C_D)       -0.047    37.768    openmips0/ex_mem0/mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         37.768    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                 21.791    

Slack (MET) :             21.799ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 7.598ns (42.282%)  route 10.372ns (57.718%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 37.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.378 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[0]
                         net (fo=3, routed)           0.636    12.015    openmips0/ex0/mem_hi_reg[31]_0[4]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.238    12.253 r  openmips0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    12.253    openmips0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.567 r  openmips0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.567    openmips0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.766 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/O[2]
                         net (fo=2, routed)           0.572    13.338    openmips0/ex0/mulres0[23]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.244    13.582 f  openmips0/ex0/mem_lo[23]_i_2/O
                         net (fo=3, routed)           0.728    14.309    openmips0/id_ex0/stable_reset_reg_2
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.105    14.414 r  openmips0/id_ex0/mem_wdata[23]_i_2/O
                         net (fo=1, routed)           0.574    14.988    openmips0/id_ex0/mem_wdata[23]_i_2_n_11
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.105    15.093 r  openmips0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.863    15.957    openmips0/ex_mem0/ex_wdata_o[23]
    SLICE_X41Y107        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.253    37.602    openmips0/ex_mem0/clk
    SLICE_X41Y107        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[23]/C
                         clock pessimism              0.337    37.938    
                         clock uncertainty           -0.123    37.815    
    SLICE_X41Y107        FDRE (Setup_fdre_C_D)       -0.059    37.756    openmips0/ex_mem0/mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         37.756    
                         arrival time                         -15.957    
  -------------------------------------------------------------------
                         slack                                 21.799    

Slack (MET) :             21.871ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 7.793ns (43.438%)  route 10.148ns (56.562%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 37.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.457 f  openmips0/ex0/hilo_temp_o_reg[21]_i_3/O[1]
                         net (fo=3, routed)           0.587    12.044    openmips0/ex0/mem_hi_reg[31]_0[5]
    SLICE_X10Y94         LUT1 (Prop_lut1_I0_O)        0.245    12.289 r  openmips0/ex0/hilo_temp_o_reg[24]_i_12/O
                         net (fo=1, routed)           0.000    12.289    openmips0/ex0/hilo_temp_o_reg[24]_i_12_n_11
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.712 r  openmips0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.712    openmips0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.911 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/O[2]
                         net (fo=2, routed)           0.456    13.367    openmips0/ex0/mulres0[27]
    SLICE_X7Y95          LUT4 (Prop_lut4_I2_O)        0.244    13.611 f  openmips0/ex0/mem_lo[27]_i_3/O
                         net (fo=3, routed)           0.852    14.463    openmips0/id_ex0/stable_reset_reg_3
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.105    14.568 r  openmips0/id_ex0/mem_wdata[27]_i_2/O
                         net (fo=1, routed)           0.347    14.915    openmips0/id_ex0/mem_wdata[27]_i_2_n_11
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.105    15.020 r  openmips0/id_ex0/mem_wdata[27]_i_1/O
                         net (fo=3, routed)           0.908    15.928    openmips0/ex_mem0/ex_wdata_o[27]
    SLICE_X38Y109        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.252    37.601    openmips0/ex_mem0/clk
    SLICE_X38Y109        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[27]/C
                         clock pessimism              0.337    37.937    
                         clock uncertainty           -0.123    37.814    
    SLICE_X38Y109        FDRE (Setup_fdre_C_D)       -0.015    37.799    openmips0/ex_mem0/mem_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         37.799    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                 21.871    

Slack (MET) :             21.949ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        17.839ns  (logic 7.914ns (44.363%)  route 9.925ns (55.637%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 37.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.300 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.300    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_11
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.499 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.675    12.174    openmips0/ex0/mem_hi_reg[31]_0[9]
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.244    12.418 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    12.418    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.862 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.862    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_11
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.119 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[1]
                         net (fo=2, routed)           0.496    13.615    openmips0/id_ex0/hilo_temp__2_0[22]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.245    13.860 r  openmips0/id_ex0/mem_lo[30]_i_2/O
                         net (fo=3, routed)           0.771    14.631    openmips0/id_ex0/mem_lo[30]_i_2_n_11
    SLICE_X29Y97         LUT6 (Prop_lut6_I3_O)        0.105    14.736 r  openmips0/id_ex0/mem_wdata[30]_i_2/O
                         net (fo=1, routed)           0.363    15.098    openmips0/id_ex0/mem_wdata[30]_i_2_n_11
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.105    15.203 r  openmips0/id_ex0/mem_wdata[30]_i_1/O
                         net (fo=3, routed)           0.623    15.826    openmips0/ex_mem0/ex_wdata_o[30]
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.252    37.601    openmips0/ex_mem0/clk
    SLICE_X36Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[30]/C
                         clock pessimism              0.337    37.937    
                         clock uncertainty           -0.123    37.814    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.039    37.775    openmips0/ex_mem0/mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         37.775    
                         arrival time                         -15.826    
  -------------------------------------------------------------------
                         slack                                 21.949    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@40.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 7.855ns (44.285%)  route 9.882ns (55.715%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 37.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.367    -2.013    openmips0/id_ex0/clk
    SLICE_X9Y112         FDRE                                         r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.379    -1.634 r  openmips0/id_ex0/ex_aluop_reg[0]_rep__0/Q
                         net (fo=70, routed)          2.705     1.071    openmips0/id_ex0/ex_aluop_reg[0]_rep__0_n_11
    SLICE_X14Y83         LUT2 (Prop_lut2_I1_O)        0.126     1.197 f  openmips0/id_ex0/cnt_o_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     1.836    openmips0/id_ex0/cnt_o_reg[1]_i_7_n_11
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.283     2.119 f  openmips0/id_ex0/cnt_o_reg[1]_i_5/O
                         net (fo=3, routed)           0.600     2.719    openmips0/id_ex0/cnt_o_reg[1]_i_5_n_11
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.105     2.824 r  openmips0/id_ex0/hilo_temp_i_32/O
                         net (fo=136, routed)         1.211     4.036    openmips0/id_ex0/hilo_temp_i_32_n_11
    SLICE_X12Y83         LUT4 (Prop_lut4_I0_O)        0.105     4.141 r  openmips0/id_ex0/hilo_temp__1_i_14/O
                         net (fo=2, routed)           0.865     5.005    openmips0/ex0/opdata1_mult[2]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      3.397     8.402 r  openmips0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.404    openmips0/ex0/hilo_temp__1_n_117
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.675 r  openmips0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.976    10.651    openmips0/ex0/p_1_in[17]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.105    10.756 r  openmips0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    10.756    openmips0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.200 r  openmips0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.200    openmips0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.300 r  openmips0/ex0/hilo_temp_o_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.300    openmips0/ex0/hilo_temp_o_reg[21]_i_3_n_11
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.499 f  openmips0/ex0/hilo_temp_o_reg[26]_i_4/O[2]
                         net (fo=3, routed)           0.675    12.174    openmips0/ex0/mem_hi_reg[31]_0[9]
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.244    12.418 r  openmips0/ex0/hilo_temp_o_reg[26]_i_16/O
                         net (fo=1, routed)           0.000    12.418    openmips0/ex0/hilo_temp_o_reg[26]_i_16_n_11
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.862 r  openmips0/ex0/hilo_temp_o_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.862    openmips0/ex0/hilo_temp_o_reg[26]_i_5_n_11
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.061 r  openmips0/ex0/hilo_temp_o_reg[32]_i_4/O[2]
                         net (fo=2, routed)           0.505    13.567    openmips0/id_ex0/hilo_temp__2_0[23]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.244    13.811 r  openmips0/id_ex0/hilo_temp_o_reg[31]_i_2/O
                         net (fo=3, routed)           0.766    14.577    openmips0/id_ex0/hilo_temp_o_reg[31]_i_2_n_11
    SLICE_X30Y97         LUT6 (Prop_lut6_I3_O)        0.105    14.682 r  openmips0/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=1, routed)           0.224    14.905    openmips0/id_ex0/mem_wdata[31]_i_2_n_11
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.105    15.010 r  openmips0/id_ex0/mem_wdata[31]_i_1/O
                         net (fo=3, routed)           0.714    15.725    openmips0/ex_mem0/ex_wdata_o[31]
    SLICE_X33Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.253    37.602    openmips0/ex_mem0/clk
    SLICE_X33Y111        FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.337    37.938    
                         clock uncertainty           -0.123    37.815    
    SLICE_X33Y111        FDRE (Setup_fdre_C_D)       -0.059    37.756    openmips0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         37.756    
                         arrival time                         -15.725    
  -------------------------------------------------------------------
                         slack                                 22.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_inst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.189ns (39.550%)  route 0.289ns (60.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.565    -0.847    openmips0/id_ex0/clk
    SLICE_X36Y101        FDRE                                         r  openmips0/id_ex0/ex_inst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/id_ex0/ex_inst_reg[13]/Q
                         net (fo=5, routed)           0.289    -0.417    openmips0/id_ex0/mem_mem_addr_reg[15][2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.048    -0.369 r  openmips0/id_ex0/mem_cp0_reg_write_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    openmips0/ex_mem0/ex_cp0_reg_write_addr_o[2]
    SLICE_X38Y97         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.841    -1.268    openmips0/ex_mem0/clk
    SLICE_X38Y97         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[2]/C
                         clock pessimism              0.697    -0.571    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.131    -0.440    openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.249ns (53.970%)  route 0.212ns (46.030%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.564    -0.848    openmips0/id_ex0/clk
    SLICE_X35Y105        FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  openmips0/id_ex0/ex_reg1_reg[19]/Q
                         net (fo=30, routed)          0.212    -0.495    openmips0/id_ex0/ex_reg1_i[19]
    SLICE_X35Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.450 r  openmips0/id_ex0/mem_mem_addr[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.450    openmips0/id_ex0/mem_mem_addr[19]_i_3_n_11
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.387 r  openmips0/id_ex0/mem_mem_addr_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.387    openmips0/ex_mem0/ex_mem_addr_o[19]
    SLICE_X35Y98         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.842    -1.267    openmips0/ex_mem0/clk
    SLICE_X35Y98         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[19]/C
                         clock pessimism              0.697    -0.570    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.105    -0.465    openmips0/ex_mem0/mem_mem_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[20][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.562    -0.850    openmips0/mem_wb0/clk
    SLICE_X43Y106        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  openmips0/mem_wb0/wb_wdata_reg[17]/Q
                         net (fo=34, routed)          0.258    -0.452    openmips0/regfile1/wb_wdata_i[17]
    SLICE_X54Y106        FDRE                                         r  openmips0/regfile1/regs_reg[20][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.827    -1.281    openmips0/regfile1/clk
    SLICE_X54Y106        FDRE                                         r  openmips0/regfile1/regs_reg[20][17]/C
                         clock pessimism              0.692    -0.589    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.052    -0.537    openmips0/regfile1/regs_reg[20][17]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[29][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.354%)  route 0.264ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.561    -0.851    openmips0/mem_wb0/clk
    SLICE_X42Y109        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  openmips0/mem_wb0/wb_wdata_reg[20]/Q
                         net (fo=34, routed)          0.264    -0.424    openmips0/regfile1/wb_wdata_i[20]
    SLICE_X53Y109        FDRE                                         r  openmips0/regfile1/regs_reg[29][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.826    -1.283    openmips0/regfile1/clk
    SLICE_X53Y109        FDRE                                         r  openmips0/regfile1/regs_reg[29][20]/C
                         clock pessimism              0.692    -0.590    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.070    -0.520    openmips0/regfile1/regs_reg[29][20]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[22][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.580%)  route 0.279ns (66.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.558    -0.854    openmips0/mem_wb0/clk
    SLICE_X43Y114        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  openmips0/mem_wb0/wb_wdata_reg[5]/Q
                         net (fo=34, routed)          0.279    -0.434    openmips0/regfile1/wb_wdata_i[5]
    SLICE_X52Y119        FDRE                                         r  openmips0/regfile1/regs_reg[22][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.817    -1.292    openmips0/regfile1/clk
    SLICE_X52Y119        FDRE                                         r  openmips0/regfile1/regs_reg[22][5]/C
                         clock pessimism              0.692    -0.599    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.066    -0.533    openmips0/regfile1/regs_reg[22][5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[20][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.414%)  route 0.252ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.560    -0.852    openmips0/mem_wb0/clk
    SLICE_X42Y110        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  openmips0/mem_wb0/wb_wdata_reg[16]/Q
                         net (fo=34, routed)          0.252    -0.436    openmips0/regfile1/wb_wdata_i[16]
    SLICE_X54Y110        FDRE                                         r  openmips0/regfile1/regs_reg[20][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.826    -1.283    openmips0/regfile1/clk
    SLICE_X54Y110        FDRE                                         r  openmips0/regfile1/regs_reg[20][16]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X54Y110        FDRE (Hold_fdre_C_D)         0.052    -0.539    openmips0/regfile1/regs_reg[20][16]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.251ns (51.532%)  route 0.236ns (48.468%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.565    -0.847    openmips0/id_ex0/clk
    SLICE_X36Y102        FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/id_ex0/ex_reg1_reg[17]/Q
                         net (fo=28, routed)          0.236    -0.470    openmips0/id_ex0/ex_reg1_i[17]
    SLICE_X35Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.425 r  openmips0/id_ex0/mem_mem_addr[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.425    openmips0/id_ex0/mem_mem_addr[19]_i_5_n_11
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.360 r  openmips0/id_ex0/mem_mem_addr_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.360    openmips0/ex_mem0/ex_mem_addr_o[17]
    SLICE_X35Y98         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.842    -1.267    openmips0/ex_mem0/clk
    SLICE_X35Y98         FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[17]/C
                         clock pessimism              0.697    -0.570    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.105    -0.465    openmips0/ex_mem0/mem_mem_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.187ns (37.904%)  route 0.306ns (62.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.564    -0.848    openmips0/id_ex0/clk
    SLICE_X35Y105        FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  openmips0/id_ex0/ex_reg1_reg[19]/Q
                         net (fo=30, routed)          0.306    -0.401    openmips0/id_ex0/ex_reg1_i[19]
    SLICE_X36Y98         LUT3 (Prop_lut3_I1_O)        0.046    -0.355 r  openmips0/id_ex0/mem_cp0_reg_data[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    openmips0/ex_mem0/ex_cp0_reg_data_o[19]
    SLICE_X36Y98         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.842    -1.267    openmips0/ex_mem0/clk
    SLICE_X36Y98         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[19]/C
                         clock pessimism              0.697    -0.570    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.107    -0.463    openmips0/ex_mem0/mem_cp0_reg_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[31][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.232%)  route 0.276ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.562    -0.850    openmips0/mem_wb0/clk
    SLICE_X42Y105        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  openmips0/mem_wb0/wb_wdata_reg[11]/Q
                         net (fo=34, routed)          0.276    -0.410    openmips0/regfile1/wb_wdata_i[11]
    SLICE_X55Y105        FDRE                                         r  openmips0/regfile1/regs_reg[31][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.827    -1.281    openmips0/regfile1/clk
    SLICE_X55Y105        FDRE                                         r  openmips0/regfile1/regs_reg[31][11]/C
                         clock pessimism              0.692    -0.589    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.066    -0.523    openmips0/regfile1/regs_reg[31][11]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            openmips0/regfile1/regs_reg[23][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.498%)  route 0.307ns (68.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.561    -0.851    openmips0/mem_wb0/clk
    SLICE_X43Y108        FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  openmips0/mem_wb0/wb_wdata_reg[15]/Q
                         net (fo=34, routed)          0.307    -0.404    openmips0/regfile1/wb_wdata_i[15]
    SLICE_X57Y108        FDRE                                         r  openmips0/regfile1/regs_reg[23][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.828    -1.281    openmips0/regfile1/clk
    SLICE_X57Y108        FDRE                                         r  openmips0/regfile1/regs_reg[23][15]/C
                         clock pessimism              0.692    -0.589    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.070    -0.519    openmips0/regfile1/regs_reg[23][15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_example
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y84     openmips0/mem_wb0/wb_lo_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y82      openmips0/mem_wb0/wb_lo_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     openmips0/mem_wb0/wb_lo_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y85     openmips0/mem_wb0/wb_lo_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y86     openmips0/mem_wb0/wb_lo_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y80     openmips0/mem_wb0/wb_lo_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y84     openmips0/mem_wb0/wb_lo_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y91      openmips0/mem_wb0/wb_lo_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     openmips0/mem_wb0/wb_lo_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y80      openmips0/mem_wb0/wb_lo_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y97     openmips0/ex_mem0/mem_cp0_reg_data_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y97     openmips0/ex_mem0/mem_cp0_reg_data_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     openmips0/ex_mem0/mem_lo_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y102     openmips0/hilo_reg0/hi_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y87     openmips0/hilo_reg0/lo_o_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y80      openmips0/hilo_reg0/lo_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y99     openmips0/id_ex0/ex_current_inst_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y98     openmips0/id_ex0/ex_inst_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y82      openmips0/mem_wb0/wb_lo_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     openmips0/mem_wb0/wb_lo_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y80     openmips0/mem_wb0/wb_lo_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y91      openmips0/mem_wb0/wb_lo_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y93      openmips0/mem_wb0/wb_lo_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y93      openmips0/mem_wb0/wb_lo_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y92      openmips0/mem_wb0/wb_lo_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y104    openmips0/mem_wb0/wb_lo_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y78      openmips0/mem_wb0/wb_lo_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y100    openmips0/mem_wb0/wb_lo_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.797ns (16.939%)  route 3.908ns (83.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.140     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.147     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X35Y150        LUT4 (Prop_lut4_I1_O)        0.105     7.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.205     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y150        LUT5 (Prop_lut5_I4_O)        0.105     7.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.416     7.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X34Y149        FDRE (Setup_fdre_C_R)       -0.423    35.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.244ns (24.131%)  route 3.911ns (75.869%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.766     5.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I1_O)        0.242     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.784     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.105     6.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.361     8.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.105     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.344    36.052    
                         clock uncertainty           -0.035    36.017    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.030    36.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.047    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 27.839    

Slack (MET) :             27.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.244ns (24.131%)  route 3.911ns (75.869%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 35.708 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.766     5.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I1_O)        0.242     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.784     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.105     6.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.361     8.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I3_O)        0.105     8.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.260    35.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.344    36.052    
                         clock uncertainty           -0.035    36.017    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.032    36.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 27.841    

Slack (MET) :             27.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.244ns (25.173%)  route 3.698ns (74.827%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.705 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.766     5.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I1_O)        0.242     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.784     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.105     6.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.148     7.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.105     7.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.239    35.944    
                         clock uncertainty           -0.035    35.909    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.033    35.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.942    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 27.948    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.244ns (25.234%)  route 3.686ns (74.766%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.705 - 33.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.371     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.348     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.766     5.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X60Y92         LUT4 (Prop_lut4_I1_O)        0.242     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.784     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.105     6.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.136     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.105     7.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.239    35.944    
                         clock uncertainty           -0.035    35.909    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.030    35.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.939    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                 27.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.035%)  route 0.146ns (43.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.650     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X36Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.146     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X39Y149        LUT5 (Prop_lut5_I2_O)        0.045     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X39Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X39Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -0.129     1.612    
    SLICE_X39Y149        FDCE (Hold_fdce_C_D)         0.092     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.116     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X50Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.916     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.382     1.438    
    SLICE_X50Y157        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.916     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.382     1.438    
    SLICE_X50Y157        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X59Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/Q
                         net (fo=2, routed)           0.064     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[1]
    SLICE_X58Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1/O
                         net (fo=1, routed)           0.000     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[0]
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -0.382     1.357    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.121     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.398     1.423    
    SLICE_X53Y152        FDCE (Hold_fdce_C_D)         0.078     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.398     1.423    
    SLICE_X53Y152        FDCE (Hold_fdce_C_D)         0.076     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.644     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X49Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.919     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.399     1.424    
    SLICE_X49Y153        FDRE (Hold_fdre_C_D)         0.075     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X41Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.396     1.344    
    SLICE_X41Y146        FDCE (Hold_fdce_C_D)         0.075     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X45Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.834     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.394     1.345    
    SLICE_X45Y148        FDPE (Hold_fdpe_C_D)         0.075     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.643     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDCE (Prop_fdce_C_Q)         0.141     1.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.398     1.423    
    SLICE_X53Y152        FDCE (Hold_fdce_C_D)         0.075     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y152  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y154  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X50Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.886    13.285    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.285    
                         clock uncertainty           -0.288    12.996    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.348    12.648    mmu_memory_version1/extRam/temp_cpu_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.886    13.285    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.285    
                         clock uncertainty           -0.288    12.996    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.348    12.648    mmu_memory_version1/extRam/temp_cpu_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.886    13.285    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.285    
                         clock uncertainty           -0.288    12.996    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.348    12.648    mmu_memory_version1/extRam/temp_cpu_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 13.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.886    13.285    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.285    
                         clock uncertainty           -0.288    12.996    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.348    12.648    mmu_memory_version1/extRam/temp_cpu_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 0.904ns (11.239%)  route 7.139ns (88.761%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.157     6.104    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.918    13.316    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.316    
                         clock uncertainty           -0.288    13.028    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.348    12.680    mmu_memory_version1/extRam/temp_cpu_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 0.904ns (11.239%)  route 7.139ns (88.761%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.157     6.104    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.918    13.316    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.316    
                         clock uncertainty           -0.288    13.028    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.348    12.680    mmu_memory_version1/extRam/temp_cpu_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 0.904ns (11.239%)  route 7.139ns (88.761%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.157     6.104    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.918    13.316    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.316    
                         clock uncertainty           -0.288    13.028    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.348    12.680    mmu_memory_version1/extRam/temp_cpu_data_reg[29]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 0.904ns (11.239%)  route 7.139ns (88.761%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.157     6.104    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.918    13.316    mmu_memory_version1/extRam/clk_50M
    SLICE_X4Y107         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.316    
                         clock uncertainty           -0.288    13.028    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.348    12.680    mmu_memory_version1/extRam/temp_cpu_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X1Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.082    13.481    mmu_memory_version1/extRam/clk_50M
    SLICE_X1Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.481    
                         clock uncertainty           -0.288    13.192    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.348    12.844    mmu_memory_version1/extRam/temp_cpu_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 stable_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/extRam/temp_cpu_data_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50M fall@10.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 0.904ns (11.090%)  route 7.247ns (88.910%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.441    -1.939    clk_25M
    SLICE_X0Y148         FDPE                                         r  stable_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.379    -1.560 f  stable_reset_reg/Q
                         net (fo=2436, routed)        2.573     1.013    openmips0/ex_mem0/rst
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.105     1.118 f  openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1/O
                         net (fo=49, routed)          0.896     2.014    openmips0/ex_mem0/ram_addr_o[31]_INST_0_i_1_n_11
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.105     2.119 r  openmips0/ex_mem0/ram_addr_o[23]_INST_0/O
                         net (fo=2, routed)           0.747     2.866    mmu_memory_version1/baseRam/data_input_addr[1]
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.105     2.971 r  mmu_memory_version1/baseRam/pause_signal_INST_0_i_1/O
                         net (fo=5, routed)           0.532     3.503    mmu_memory_version1/extRam/mem_aluop_reg[1]_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.105     3.608 f  mmu_memory_version1/extRam/n_3_43_BUFG_inst_i_1/O
                         net (fo=8, routed)           1.234     4.842    mmu_memory_version1/extRam/n_3_43_BUFG_inst_n_4
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.105     4.947 r  mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0/O
                         net (fo=84, routed)          1.265     6.213    mmu_memory_version1/extRam/temp_ram_addr[19]_i_1__0_n_11
    SLICE_X1Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   10.000    10.000 f  
    D18                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.082    13.481    mmu_memory_version1/extRam/clk_50M
    SLICE_X1Y108         FDRE                                         r  mmu_memory_version1/extRam/temp_cpu_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.481    
                         clock uncertainty           -0.288    13.192    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.348    12.844    mmu_memory_version1/extRam/temp_cpu_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        1.648ns  (logic 0.472ns (28.639%)  route 1.176ns (71.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 33.590 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 f  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.554    39.168    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.084    39.252 r  mmu_memory_version1/baseRam/base_ram_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    39.252    mmu_memory_version1/baseRam_n_79
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.125    33.590    mmu_memory_version1/clk_50M
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1/C  (IS_INVERTED)
                         clock pessimism              0.000    33.590    
                         clock uncertainty            0.288    33.878    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.227    34.105    mmu_memory_version1/base_ram_data_IOBUF[31]_inst_i_1
  -------------------------------------------------------------------
                         required time                        -34.105    
                         arrival time                          39.252    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.201ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_oe_n_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        1.718ns  (logic 0.475ns (27.650%)  route 1.243ns (72.350%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 33.590 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.621    39.235    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X0Y111         LUT5 (Prop_lut5_I3_O)        0.087    39.322 r  mmu_memory_version1/baseRam/temp_ram_oe_n_i_1__0/O
                         net (fo=1, routed)           0.000    39.322    mmu_memory_version1/baseRam/temp_ram_oe_n_i_1__0_n_11
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.125    33.590    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_oe_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    33.590    
                         clock uncertainty            0.288    33.878    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.242    34.120    mmu_memory_version1/baseRam/temp_ram_oe_n_reg
  -------------------------------------------------------------------
                         required time                        -34.120    
                         arrival time                          39.322    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.215ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_finished_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        1.715ns  (logic 0.472ns (27.524%)  route 1.243ns (72.476%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 33.590 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 f  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.621    39.235    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.084    39.319 r  mmu_memory_version1/baseRam/temp_finished_i_1__0/O
                         net (fo=1, routed)           0.000    39.319    mmu_memory_version1/baseRam/temp_finished_i_1__0_n_11
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/baseRam/temp_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.125    33.590    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y111         FDRE                                         r  mmu_memory_version1/baseRam/temp_finished_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    33.590    
                         clock uncertainty            0.288    33.878    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.225    34.103    mmu_memory_version1/baseRam/temp_finished_reg
  -------------------------------------------------------------------
                         required time                        -34.103    
                         arrival time                          39.319    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.419ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.137ns  (logic 0.472ns (22.083%)  route 1.665ns (77.917%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        6.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 34.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.654    39.268    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT3 (Prop_lut3_I2_O)        0.084    39.352 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          0.390    39.741    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.535    34.000    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    34.000    
                         clock uncertainty            0.288    34.288    
    SLICE_X2Y109         FDRE (Hold_fdre_C_R)         0.034    34.322    mmu_memory_version1/baseRam/temp_cpu_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.322    
                         arrival time                          39.741    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.419ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.137ns  (logic 0.472ns (22.083%)  route 1.665ns (77.917%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        6.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 34.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.654    39.268    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT3 (Prop_lut3_I2_O)        0.084    39.352 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          0.390    39.741    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.535    34.000    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    34.000    
                         clock uncertainty            0.288    34.288    
    SLICE_X2Y109         FDRE (Hold_fdre_C_R)         0.034    34.322    mmu_memory_version1/baseRam/temp_cpu_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.322    
                         arrival time                          39.741    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.442ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.128ns  (logic 0.472ns (22.184%)  route 1.656ns (77.816%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        6.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 34.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.554    39.167    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X0Y111         LUT4 (Prop_lut4_I0_O)        0.084    39.251 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0/O
                         net (fo=52, routed)          0.480    39.732    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_2__0_n_11
    SLICE_X0Y107         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.571    34.036    mmu_memory_version1/baseRam/clk_50M
    SLICE_X0Y107         FDRE                                         r  mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    34.036    
                         clock uncertainty            0.288    34.324    
    SLICE_X0Y107         FDRE (Hold_fdre_C_CE)       -0.035    34.289    mmu_memory_version1/baseRam/temp_ram_data_retimed_reg[10]
  -------------------------------------------------------------------
                         required time                        -34.289    
                         arrival time                          39.732    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.444ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.133ns  (logic 0.472ns (22.133%)  route 1.661ns (77.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        6.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 34.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.689    39.303    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.084    39.387 r  mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1/O
                         net (fo=32, routed)          0.350    39.736    mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_11
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.535    34.000    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    34.000    
                         clock uncertainty            0.288    34.288    
    SLICE_X2Y109         FDRE (Hold_fdre_C_CE)        0.004    34.292    mmu_memory_version1/baseRam/temp_cpu_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.292    
                         arrival time                          39.736    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.133ns  (logic 0.472ns (22.133%)  route 1.661ns (77.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        6.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 34.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.689    39.303    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.084    39.387 r  mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1/O
                         net (fo=32, routed)          0.350    39.736    mmu_memory_version1/baseRam/temp_cpu_data[31]_i_1_n_11
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.535    34.000    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y109         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    34.000    
                         clock uncertainty            0.288    34.288    
    SLICE_X2Y109         FDRE (Hold_fdre_C_CE)        0.004    34.292    mmu_memory_version1/baseRam/temp_cpu_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.292    
                         arrival time                          39.736    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.457ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.044ns  (logic 0.472ns (23.090%)  route 1.572ns (76.910%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        6.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 33.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.654    39.268    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT3 (Prop_lut3_I2_O)        0.084    39.352 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          0.296    39.648    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y110         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.404    33.869    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y110         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.869    
                         clock uncertainty            0.288    34.157    
    SLICE_X2Y110         FDRE (Hold_fdre_C_R)         0.034    34.191    mmu_memory_version1/baseRam/temp_cpu_data_reg[25]
  -------------------------------------------------------------------
                         required time                        -34.191    
                         arrival time                          39.648    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu_memory_version1/baseRam/temp_cpu_data_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_50M fall@30.000ns - clk_out3_pll_example rise@40.000ns)
  Data Path Delay:        2.044ns  (logic 0.472ns (23.090%)  route 1.572ns (76.910%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        6.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 33.869 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 37.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                  IBUF                         0.000    40.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    41.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.365    34.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    36.272    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    36.349 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.255    37.604    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.304    37.908 r  openmips0/pc_reg0/pc_reg[26]/Q
                         net (fo=6, routed)           0.622    38.530    mmu_memory_version1/baseRam/instruction_input_addr[4]
    SLICE_X10Y110        LUT4 (Prop_lut4_I1_O)        0.084    38.614 f  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3/O
                         net (fo=8, routed)           0.654    39.268    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_3_n_11
    SLICE_X2Y111         LUT3 (Prop_lut3_I2_O)        0.084    39.352 r  mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1/O
                         net (fo=84, routed)          0.296    39.648    mmu_memory_version1/baseRam/temp_ram_addr[19]_i_1_n_11
    SLICE_X2Y110         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M fall edge)   30.000    30.000 f  
    D18                                               0.000    30.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    30.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    31.465 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.404    33.869    mmu_memory_version1/baseRam/clk_50M
    SLICE_X2Y110         FDRE                                         r  mmu_memory_version1/baseRam/temp_cpu_data_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000    33.869    
                         clock uncertainty            0.288    34.157    
    SLICE_X2Y110         FDRE (Hold_fdre_C_R)         0.034    34.191    mmu_memory_version1/baseRam/temp_cpu_data_reg[26]
  -------------------------------------------------------------------
                         required time                        -34.191    
                         arrival time                          39.648    
  -------------------------------------------------------------------
                         slack                                  5.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       15.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.679ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.951ns  (logic 0.379ns (9.593%)  route 3.572ns (90.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.017ns = ( 77.983 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.363    77.983    openmips0/pc_reg0/clk
    SLICE_X39Y105        FDRE                                         r  openmips0/pc_reg0/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.379    78.362 r  openmips0/pc_reg0/pc_reg[19]/Q
                         net (fo=5, routed)           3.572    81.934    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[3]
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X15Y151        FDRE (Setup_fdre_C_D)       -0.072    97.613    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
  -------------------------------------------------------------------
                         required time                         97.613    
                         arrival time                         -81.934    
  -------------------------------------------------------------------
                         slack                                 15.679    

Slack (MET) :             15.846ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.783ns  (logic 0.379ns (10.018%)  route 3.404ns (89.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.017ns = ( 77.983 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.363    77.983    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    78.362 r  openmips0/pc_reg0/pc_reg[17]/Q
                         net (fo=5, routed)           3.404    81.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[1]
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X15Y151        FDRE (Setup_fdre_C_D)       -0.073    97.612    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         97.612    
                         arrival time                         -81.766    
  -------------------------------------------------------------------
                         slack                                 15.846    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.750ns  (logic 0.379ns (10.107%)  route 3.371ns (89.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.017ns = ( 77.983 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.363    77.983    openmips0/pc_reg0/clk
    SLICE_X39Y105        FDRE                                         r  openmips0/pc_reg0/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.379    78.362 r  openmips0/pc_reg0/pc_reg[19]/Q
                         net (fo=5, routed)           3.371    81.733    u_ila_2/inst/ila_core_inst/probe0[19]
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/clk
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X8Y150         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    97.643    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         97.643    
                         arrival time                         -81.733    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.958ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.775ns  (logic 0.484ns (12.821%)  route 3.291ns (87.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.016ns = ( 77.984 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.364    77.984    openmips0/pc_reg0/clk
    SLICE_X35Y102        FDRE                                         r  openmips0/pc_reg0/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379    78.363 r  openmips0/pc_reg0/pc_reg[7]/Q
                         net (fo=6, routed)           3.291    81.654    u_ila_2/inst/ila_core_inst/probe0[7]
    SLICE_X16Y152        LUT3 (Prop_lut3_I1_O)        0.105    81.759 r  u_ila_2/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000    81.759    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[7]
    SLICE_X16Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X16Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)        0.032    97.717    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         97.717    
                         arrival time                         -81.759    
  -------------------------------------------------------------------
                         slack                                 15.958    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.679ns  (logic 0.484ns (13.156%)  route 3.195ns (86.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.016ns = ( 77.984 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.364    77.984    openmips0/pc_reg0/clk
    SLICE_X35Y103        FDRE                                         r  openmips0/pc_reg0/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.379    78.363 r  openmips0/pc_reg0/pc_reg[15]/Q
                         net (fo=6, routed)           3.195    81.558    u_ila_2/inst/ila_core_inst/probe0[15]
    SLICE_X17Y153        LUT3 (Prop_lut3_I1_O)        0.105    81.663 r  u_ila_2/inst/ila_core_inst/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000    81.663    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X17Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X17Y153        FDRE (Setup_fdre_C_D)        0.032    97.717    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         97.717    
                         arrival time                         -81.663    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.213ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.435ns  (logic 0.379ns (11.035%)  route 3.056ns (88.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.017ns = ( 77.983 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.363    77.983    openmips0/pc_reg0/clk
    SLICE_X37Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.379    78.362 r  openmips0/pc_reg0/pc_reg[17]/Q
                         net (fo=5, routed)           3.056    81.418    u_ila_2/inst/ila_core_inst/probe0[17]
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/clk
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X8Y150         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    97.631    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         97.631    
                         arrival time                         -81.418    
  -------------------------------------------------------------------
                         slack                                 16.213    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.492ns  (logic 0.538ns (15.408%)  route 2.954ns (84.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 77.986 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.366    77.986    openmips0/pc_reg0/clk
    SLICE_X30Y101        FDRE                                         r  openmips0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433    78.419 r  openmips0/pc_reg0/pc_reg[3]/Q
                         net (fo=6, routed)           2.954    81.373    u_ila_2/inst/ila_core_inst/probe0[3]
    SLICE_X17Y152        LUT3 (Prop_lut3_I1_O)        0.105    81.478 r  u_ila_2/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000    81.478    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[3]
    SLICE_X17Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X17Y152        FDRE (Setup_fdre_C_D)        0.030    97.715    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         97.715    
                         arrival time                         -81.478    
  -------------------------------------------------------------------
                         slack                                 16.237    

Slack (MET) :             16.376ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.357ns  (logic 0.484ns (14.418%)  route 2.873ns (85.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.016ns = ( 77.984 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.364    77.984    openmips0/pc_reg0/clk
    SLICE_X35Y104        FDRE                                         r  openmips0/pc_reg0/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.379    78.363 r  openmips0/pc_reg0/pc_reg[14]/Q
                         net (fo=6, routed)           2.873    81.236    u_ila_2/inst/ila_core_inst/probe0[14]
    SLICE_X17Y153        LUT3 (Prop_lut3_I1_O)        0.105    81.341 r  u_ila_2/inst/ila_core_inst/probeDelay1[14]_i_1/O
                         net (fo=1, routed)           0.000    81.341    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[14]
    SLICE_X17Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X17Y153        FDRE (Setup_fdre_C_D)        0.032    97.717    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         97.717    
                         arrival time                         -81.341    
  -------------------------------------------------------------------
                         slack                                 16.376    

Slack (MET) :             16.383ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.348ns  (logic 0.484ns (14.455%)  route 2.864ns (85.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.016ns = ( 77.984 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.364    77.984    openmips0/pc_reg0/clk
    SLICE_X37Y102        FDRE                                         r  openmips0/pc_reg0/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.379    78.363 r  openmips0/pc_reg0/pc_reg[11]/Q
                         net (fo=6, routed)           2.864    81.228    u_ila_2/inst/ila_core_inst/probe0[11]
    SLICE_X16Y152        LUT3 (Prop_lut3_I1_O)        0.105    81.333 r  u_ila_2/inst/ila_core_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.000    81.333    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X16Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X16Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X16Y152        FDRE (Setup_fdre_C_D)        0.030    97.715    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         97.715    
                         arrival time                         -81.333    
  -------------------------------------------------------------------
                         slack                                 16.383    

Slack (MET) :             16.436ns  (required time - arrival time)
  Source:                 openmips0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_example rise@100.000ns - clk_out3_pll_example rise@80.000ns)
  Data Path Delay:        3.295ns  (logic 0.538ns (16.327%)  route 2.757ns (83.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 97.766 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 77.986 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     80.000    80.000 r  
    D18                  IBUF                         0.000    80.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065    81.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    74.825 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    76.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    76.620 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        1.366    77.986    openmips0/pc_reg0/clk
    SLICE_X30Y101        FDRE                                         r  openmips0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433    78.419 r  openmips0/pc_reg0/pc_reg[2]/Q
                         net (fo=7, routed)           2.757    81.176    u_ila_2/inst/ila_core_inst/probe0[2]
    SLICE_X15Y152        LUT3 (Prop_lut3_I1_O)        0.105    81.281 r  u_ila_2/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000    81.281    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[2]
    SLICE_X15Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         1.417    97.766    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.187    97.952    
                         clock uncertainty           -0.267    97.685    
    SLICE_X15Y152        FDRE (Setup_fdre_C_D)        0.032    97.717    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         97.717    
                         arrival time                         -81.281    
  -------------------------------------------------------------------
                         slack                                 16.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.262%)  route 0.726ns (83.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.565    -0.847    openmips0/pc_reg0/clk
    SLICE_X31Y106        FDRE                                         r  openmips0/pc_reg0/pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/pc_reg0/pc_reg[23]/Q
                         net (fo=5, routed)           0.726     0.020    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[7]
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.071    -0.090    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.164ns (17.806%)  route 0.757ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.566    -0.846    openmips0/pc_reg0/clk
    SLICE_X30Y101        FDRE                                         r  openmips0/pc_reg0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  openmips0/pc_reg0/pc_reg[1]/Q
                         net (fo=6, routed)           0.757     0.075    u_ila_2/inst/ila_core_inst/probe0[1]
    SLICE_X8Y151         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/clk
    SLICE_X8Y151         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X8Y151         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.052    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.443%)  route 0.772ns (84.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.565    -0.847    openmips0/pc_reg0/clk
    SLICE_X31Y105        FDRE                                         r  openmips0/pc_reg0/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/pc_reg0/pc_reg[18]/Q
                         net (fo=5, routed)           0.772     0.066    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[2]
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.047    -0.114    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.036%)  route 0.797ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.563    -0.849    openmips0/pc_reg0/clk
    SLICE_X35Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  openmips0/pc_reg0/pc_reg[28]/Q
                         net (fo=5, routed)           0.797     0.089    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[12]
    SLICE_X13Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.926    -1.183    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y153        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.753    -0.430    
                         clock uncertainty            0.267    -0.162    
    SLICE_X13Y153        FDRE (Hold_fdre_C_D)         0.070    -0.092    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.745%)  route 0.885ns (86.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.564    -0.848    openmips0/pc_reg0/clk
    SLICE_X33Y109        FDRE                                         r  openmips0/pc_reg0/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  openmips0/pc_reg0/pc_reg[29]/Q
                         net (fo=6, routed)           0.885     0.178    u_ila_2/inst/ila_core_inst/probe0[29]
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X10Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.046    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.765%)  route 0.883ns (86.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.563    -0.849    openmips0/pc_reg0/clk
    SLICE_X35Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  openmips0/pc_reg0/pc_reg[25]/Q
                         net (fo=5, routed)           0.883     0.175    u_ila_2/inst/ila_core_inst/probe0[25]
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X10Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.052    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.739%)  route 0.885ns (86.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.564    -0.848    openmips0/pc_reg0/clk
    SLICE_X33Y109        FDRE                                         r  openmips0/pc_reg0/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  openmips0/pc_reg0/pc_reg[30]/Q
                         net (fo=5, routed)           0.885     0.178    u_ila_2/inst/ila_core_inst/probe0[30]
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/clk
    SLICE_X10Y151        SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X10Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.052    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.141ns (12.787%)  route 0.962ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.565    -0.847    openmips0/pc_reg0/clk
    SLICE_X31Y106        FDRE                                         r  openmips0/pc_reg0/pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  openmips0/pc_reg0/pc_reg[23]/Q
                         net (fo=5, routed)           0.962     0.255    u_ila_2/inst/ila_core_inst/probe0[23]
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/clk
    SLICE_X8Y150         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X8Y150         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.022    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.209ns (20.118%)  route 0.830ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.566    -0.846    openmips0/pc_reg0/clk
    SLICE_X30Y101        FDRE                                         r  openmips0/pc_reg0/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  openmips0/pc_reg0/pc_reg[1]/Q
                         net (fo=6, routed)           0.830     0.148    u_ila_2/inst/ila_core_inst/probe0[1]
    SLICE_X15Y152        LUT3 (Prop_lut3_I1_O)        0.045     0.193 r  u_ila_2/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.193    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[1]
    SLICE_X15Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y152        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X15Y152        FDRE (Hold_fdre_C_D)         0.091    -0.070    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out3_pll_example rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.376%)  route 0.913ns (86.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout3_buf/O
                         net (fo=2185, routed)        0.563    -0.849    openmips0/pc_reg0/clk
    SLICE_X35Y107        FDRE                                         r  openmips0/pc_reg0/pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  openmips0/pc_reg0/pc_reg[25]/Q
                         net (fo=5, routed)           0.913     0.205    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[9]
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=311, routed)         0.927    -1.182    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y151        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                         clock pessimism              0.753    -0.429    
                         clock uncertainty            0.267    -0.161    
    SLICE_X15Y151        FDRE (Hold_fdre_C_D)         0.078    -0.083    u_ila_2/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.525ns  (logic 0.643ns (42.176%)  route 0.882ns (57.824%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -6.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.411ns = ( 47.589 - 50.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 44.250 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785    44.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433    44.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339    45.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105    45.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.542    45.670    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X47Y131        LUT2 (Prop_lut2_I0_O)        0.105    45.775 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000    45.775    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X47Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.240    47.589    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    47.589    
                         clock uncertainty           -0.295    47.294    
    SLICE_X47Y131        FDRE (Setup_fdre_C_D)        0.032    47.326    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         47.326    
                         arrival time                         -45.775    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.428ns  (logic 0.538ns (37.670%)  route 0.890ns (62.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.419ns = ( 47.581 - 50.000 ) 
    Source Clock Delay      (SCD):    4.250ns = ( 44.250 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.785    44.250    mmu_memory_version1/directUart/ext_uart_t/clk
    SLICE_X46Y125        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.433    44.683 f  mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=35, routed)          0.339    45.022    mmu_memory_version1/directUart/ext_uart_t/FSM_onehot_TxD_state_reg_n_11_[0]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105    45.127 r  mmu_memory_version1/directUart/ext_uart_t/TxD_busy_INST_0/O
                         net (fo=12, routed)          0.551    45.678    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X50Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.232    47.581    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000    47.581    
                         clock uncertainty           -0.295    47.286    
    SLICE_X50Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    47.236    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         47.236    
                         arrival time                         -45.678    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.392ns  (logic 0.398ns (28.583%)  route 0.994ns (71.417%))
  Logic Levels:           0  
  Clock Path Skew:        -6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.417ns = ( 47.583 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398    44.427 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/Q
                         net (fo=4, routed)           0.994    45.421    u_ila_0/inst/ila_core_inst/probe0[5]
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.234    47.583    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000    47.583    
                         clock uncertainty           -0.295    47.288    
    SLICE_X50Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.155    47.133    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                         -45.421    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.365ns  (logic 0.433ns (31.733%)  route 0.932ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        -6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.417ns = ( 47.583 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433    44.462 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/Q
                         net (fo=4, routed)           0.932    45.394    u_ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.234    47.583    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000    47.583    
                         clock uncertainty           -0.295    47.288    
    SLICE_X50Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    47.246    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         47.246    
                         arrival time                         -45.394    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.304ns  (logic 0.538ns (41.251%)  route 0.766ns (58.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433    44.462 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[1]/Q
                         net (fo=4, routed)           0.766    45.228    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X48Y130        LUT3 (Prop_lut3_I1_O)        0.105    45.333 r  u_ila_0/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000    45.333    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X48Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.239    47.588    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y130        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    47.588    
                         clock uncertainty           -0.295    47.293    
    SLICE_X48Y130        FDRE (Setup_fdre_C_D)        0.033    47.326    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         47.326    
                         arrival time                         -45.333    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.198ns  (logic 0.379ns (31.644%)  route 0.819ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        -6.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.419ns = ( 47.581 - 50.000 ) 
    Source Clock Delay      (SCD):    4.039ns = ( 44.039 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.575    44.039    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X43Y127        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.379    44.418 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           0.819    45.237    u_ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X50Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.232    47.581    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000    47.581    
                         clock uncertainty           -0.295    47.286    
    SLICE_X50Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    47.232    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         47.232    
                         arrival time                         -45.237    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.298ns  (logic 0.538ns (41.459%)  route 0.760ns (58.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.411ns = ( 47.589 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433    44.462 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[3]/Q
                         net (fo=4, routed)           0.760    45.222    u_ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X47Y131        LUT3 (Prop_lut3_I1_O)        0.105    45.327 r  u_ila_0/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000    45.327    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X47Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.240    47.589    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y131        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    47.589    
                         clock uncertainty           -0.295    47.294    
    SLICE_X47Y131        FDRE (Setup_fdre_C_D)        0.032    47.326    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         47.326    
                         arrival time                         -45.327    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.274ns  (logic 0.633ns (49.693%)  route 0.641ns (50.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.413ns = ( 47.587 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398    44.427 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[5]/Q
                         net (fo=4, routed)           0.641    45.068    u_ila_0/inst/ila_core_inst/probe0[5]
    SLICE_X48Y129        LUT3 (Prop_lut3_I1_O)        0.235    45.303 r  u_ila_0/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000    45.303    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X48Y129        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.238    47.587    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y129        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    47.587    
                         clock uncertainty           -0.295    47.292    
    SLICE_X48Y129        FDRE (Setup_fdre_C_D)        0.033    47.325    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         47.325    
                         arrival time                         -45.303    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.071ns  (logic 0.398ns (37.147%)  route 0.673ns (62.853%))
  Logic Levels:           0  
  Clock Path Skew:        -6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.417ns = ( 47.583 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398    44.427 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[6]/Q
                         net (fo=4, routed)           0.673    45.100    u_ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.234    47.583    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000    47.583    
                         clock uncertainty           -0.295    47.288    
    SLICE_X50Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.163    47.125    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         47.125    
                         arrival time                         -45.100    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M rise@40.000ns)
  Data Path Delay:        1.232ns  (logic 0.398ns (32.313%)  route 0.834ns (67.687%))
  Logic Levels:           0  
  Clock Path Skew:        -6.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.417ns = ( 47.583 - 50.000 ) 
    Source Clock Delay      (SCD):    4.029ns = ( 44.029 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465    41.465 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         2.564    44.029    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.398    44.427 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=4, routed)           0.834    45.261    u_ila_0/inst/ila_core_inst/probe0[7]
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.234    47.583    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    47.583    
                         clock uncertainty           -0.295    47.288    
    SLICE_X50Y121        SRL16E (Setup_srl16e_CLK_D)
                                                      0.004    47.292    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         47.292    
                         arrival time                         -45.261    
  -------------------------------------------------------------------
                         slack                                  2.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.196%)  route 0.192ns (56.804%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 51.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.225    51.527    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.146    51.673 r  mmu_memory_version1/directUart/ext_uart_tx_reg[4]/Q
                         net (fo=4, routed)           0.192    51.865    u_ila_0/inst/ila_core_inst/probe1[4]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    49.118    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                        -49.118    
                         arrival time                          51.865    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.750ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.854%)  route 0.187ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 51.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.225    51.527    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.146    51.673 r  mmu_memory_version1/directUart/ext_uart_tx_reg[3]/Q
                         net (fo=4, routed)           0.187    51.859    u_ila_0/inst/ila_core_inst/probe1[3]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    49.109    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                        -49.109    
                         arrival time                          51.859    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.947%)  route 0.239ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        -2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.580ns = ( 51.580 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.279    51.580    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.146    51.726 r  mmu_memory_version1/directUart/ext_uart_tx_reg[7]/Q
                         net (fo=4, routed)           0.239    51.965    u_ila_0/inst/ila_core_inst/probe1[7]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    49.184    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                        -49.184    
                         arrival time                          51.965    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.444%)  route 0.183ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        -2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.580ns = ( 51.580 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.279    51.580    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.146    51.726 r  mmu_memory_version1/directUart/ext_uart_tx_reg[2]/Q
                         net (fo=4, routed)           0.183    51.909    u_ila_0/inst/ila_core_inst/probe1[2]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    49.095    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                        -49.095    
                         arrival time                          51.909    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.414ns  (logic 0.146ns (35.269%)  route 0.268ns (64.731%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 51.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.225    51.527    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.146    51.673 r  mmu_memory_version1/directUart/ext_uart_tx_reg[5]/Q
                         net (fo=4, routed)           0.268    51.940    u_ila_0/inst/ila_core_inst/probe1[5]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    49.116    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                        -49.116    
                         arrival time                          51.940    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.840ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.474%)  route 0.278ns (65.526%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 51.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.225    51.527    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y123        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDRE (Prop_fdre_C_Q)         0.146    51.673 r  mmu_memory_version1/directUart/ext_uart_tx_reg[1]/Q
                         net (fo=4, routed)           0.278    51.950    u_ila_0/inst/ila_core_inst/probe1[1]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    49.110    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                        -49.110    
                         arrival time                          51.950    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.855ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.947%)  route 0.239ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        -2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.580ns = ( 51.580 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.279    51.580    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.146    51.726 r  mmu_memory_version1/directUart/ext_uart_tx_reg[6]/Q
                         net (fo=4, routed)           0.239    51.965    u_ila_0/inst/ila_core_inst/probe1[6]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    49.110    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                        -49.110    
                         arrival time                          51.965    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.868ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@50.000ns - clk_50M fall@50.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.302%)  route 0.245ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        -2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 48.707 - 50.000 ) 
    Source Clock Delay      (SCD):    1.580ns = ( 51.580 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M fall edge)   50.000    50.000 f  
    D18                                               0.000    50.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    50.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.279    51.580    mmu_memory_version1/directUart/clk_50M
    SLICE_X44Y122        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.146    51.726 r  mmu_memory_version1/directUart/ext_uart_tx_reg[0]/Q
                         net (fo=4, routed)           0.245    51.971    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480    50.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    47.146 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    47.862    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    47.891 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.816    48.706    u_ila_0/inst/ila_core_inst/clk
    SLICE_X46Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000    48.706    
                         clock uncertainty            0.295    49.001    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    49.103    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                        -49.103    
                         arrival time                          51.971    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.889ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.150%)  route 0.170ns (44.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.304     1.605    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=3, routed)           0.170     1.939    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X48Y127        LUT3 (Prop_lut3_I1_O)        0.045     1.984 r  u_ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X48Y127        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.817    -1.291    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y127        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.295    -0.997    
    SLICE_X48Y127        FDRE (Hold_fdre_C_D)         0.092    -0.905    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        -2.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.304     1.605    mmu_memory_version1/directUart/ext_uart_r/clk
    SLICE_X46Y126        FDRE                                         r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.164     1.769 r  mmu_memory_version1/directUart/ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=3, routed)           0.243     2.013    u_ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.817    -1.292    u_ila_0/inst/ila_core_inst/clk
    SLICE_X50Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.295    -0.998    
    SLICE_X50Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.896    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  2.909    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       32.033ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.081%)  route 0.366ns (47.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y146        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y145        FDCE (Setup_fdce_C_D)       -0.203    32.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.797    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 32.033    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.619%)  route 0.458ns (51.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X38Y146        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y146        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.589%)  route 0.383ns (52.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.383     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y145        FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 32.060    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.771%)  route 0.380ns (52.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y153        FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.088ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.561%)  route 0.354ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X52Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y153        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                 32.088    

Slack (MET) :             32.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.755%)  route 0.358ns (45.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y146        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X41Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y145        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 32.136    

Slack (MET) :             32.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.743ns  (logic 0.379ns (51.009%)  route 0.364ns (48.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.364     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y152        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 32.184    

Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.211%)  route 0.347ns (47.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y152        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 32.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.816ns  (logic 0.348ns (42.654%)  route 0.468ns (57.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X52Y152        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y152        FDCE (Setup_fdce_C_D)       -0.210    49.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         49.790    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 48.974    

Slack (MET) :             48.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.846ns  (logic 0.348ns (41.111%)  route 0.498ns (58.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y146        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X38Y146        FDCE (Setup_fdce_C_D)       -0.163    49.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.837    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 48.991    

Slack (MET) :             49.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.691ns  (logic 0.348ns (50.391%)  route 0.343ns (49.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X53Y153        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.343     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y152        FDCE (Setup_fdce_C_D)       -0.210    49.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.790    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 49.099    

Slack (MET) :             49.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.669%)  route 0.367ns (51.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y145        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.367     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y146        FDCE (Setup_fdce_C_D)       -0.170    49.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         49.830    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 49.115    

Slack (MET) :             49.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.850ns  (logic 0.379ns (44.609%)  route 0.471ns (55.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y146        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.471     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X38Y146        FDCE (Setup_fdce_C_D)       -0.033    49.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         49.967    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 49.117    

Slack (MET) :             49.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.778ns  (logic 0.379ns (48.730%)  route 0.399ns (51.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X53Y153        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.399     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y152        FDCE (Setup_fdce_C_D)       -0.073    49.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         49.927    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 49.149    

Slack (MET) :             49.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.936%)  route 0.351ns (48.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y145        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.351     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X41Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X41Y146        FDCE (Setup_fdce_C_D)       -0.075    49.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         49.925    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 49.195    

Slack (MET) :             49.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.729ns  (logic 0.379ns (52.007%)  route 0.350ns (47.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X53Y153        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.350     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X53Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y152        FDCE (Setup_fdce_C_D)       -0.072    49.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         49.928    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 49.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       47.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.379ns (16.587%)  route 1.906ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.906     0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.409    47.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.362    48.119    
                         clock uncertainty           -0.130    47.990    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.331    47.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                 47.227    

Slack (MET) :             47.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.379ns (16.587%)  route 1.906ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.906     0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.409    47.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.362    48.119    
                         clock uncertainty           -0.130    47.990    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.331    47.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                 47.227    

Slack (MET) :             47.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.379ns (16.587%)  route 1.906ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.906     0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.409    47.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.362    48.119    
                         clock uncertainty           -0.130    47.990    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.331    47.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                 47.227    

Slack (MET) :             47.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.379ns (16.587%)  route 1.906ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.906     0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.409    47.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism              0.362    48.119    
                         clock uncertainty           -0.130    47.990    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.331    47.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                 47.227    

Slack (MET) :             47.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.379ns (19.153%)  route 1.600ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.600     0.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.409    47.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.362    48.119    
                         clock uncertainty           -0.130    47.990    
    SLICE_X41Y150        FDCE (Recov_fdce_C_CLR)     -0.331    47.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                 47.533    

Slack (MET) :             47.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.630ns (32.575%)  route 1.304ns (67.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.398    -1.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.232    -0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.613    -0.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X44Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.252    47.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.130    47.808    
    SLICE_X44Y147        FDPE (Recov_fdpe_C_PRE)     -0.292    47.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                 47.601    

Slack (MET) :             47.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.630ns (32.575%)  route 1.304ns (67.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.398    -1.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.232    -0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.613    -0.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X44Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.252    47.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.130    47.808    
    SLICE_X44Y147        FDPE (Recov_fdpe_C_PRE)     -0.292    47.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                 47.601    

Slack (MET) :             47.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.630ns (32.575%)  route 1.304ns (67.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.399ns = ( 47.601 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.360    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.398    -1.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.232    -0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.613    -0.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X44Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.252    47.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.337    47.937    
                         clock uncertainty           -0.130    47.808    
    SLICE_X44Y147        FDPE (Recov_fdpe_C_PRE)     -0.292    47.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.516    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                 47.601    

Slack (MET) :             47.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.379ns (20.320%)  route 1.486ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.486     0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.407    47.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.345    48.100    
                         clock uncertainty           -0.130    47.971    
    SLICE_X43Y150        FDCE (Recov_fdce_C_CLR)     -0.331    47.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         47.640    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 47.627    

Slack (MET) :             47.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.379ns (20.320%)  route 1.486ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.853ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.527    -1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.379    -1.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         1.486     0.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        1.407    47.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.345    48.100    
                         clock uncertainty           -0.130    47.971    
    SLICE_X43Y150        FDCE (Recov_fdce_C_CLR)     -0.331    47.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         47.640    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 47.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.963%)  route 0.221ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.221    -0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.915    -1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.688    -0.506    
    SLICE_X51Y153        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.448%)  route 0.338ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.338    -0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X50Y152        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.916    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y152        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.688    -0.505    
    SLICE_X50Y152        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.448%)  route 0.338ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.338    -0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X50Y152        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.916    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X50Y152        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.688    -0.505    
    SLICE_X50Y152        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.448%)  route 0.338ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.338    -0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.916    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.688    -0.505    
    SLICE_X51Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.448%)  route 0.338ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.640    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDPE (Prop_fdpe_C_Q)         0.141    -0.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.338    -0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y152        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=322, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3647, routed)        0.916    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y152        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.688    -0.505    
    SLICE_X51Y152        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.694ns (13.882%)  route 4.305ns (86.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X35Y148        FDCE (Recov_fdce_C_CLR)     -0.331    35.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.572    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.694ns (13.882%)  route 4.305ns (86.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X35Y148        FDCE (Recov_fdce_C_CLR)     -0.331    35.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.572    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.694ns (13.882%)  route 4.305ns (86.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X35Y148        FDCE (Recov_fdce_C_CLR)     -0.331    35.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.572    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.694ns (13.882%)  route 4.305ns (86.118%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 35.706 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.570     8.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y148        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.257    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.233    35.938    
                         clock uncertainty           -0.035    35.903    
    SLICE_X35Y148        FDCE (Recov_fdce_C_CLR)     -0.331    35.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.572    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.694ns (13.714%)  route 4.366ns (86.286%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     8.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y150        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.694ns (13.714%)  route 4.366ns (86.286%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     8.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y150        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.694ns (13.714%)  route 4.366ns (86.286%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     8.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y150        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.694ns (13.714%)  route 4.366ns (86.286%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     8.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y150        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.694ns (13.714%)  route 4.366ns (86.286%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     8.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y150        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                 27.618    

Slack (MET) :             27.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.694ns (14.029%)  route 4.253ns (85.971%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 35.860 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.367     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.105     4.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.586     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.105     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.452     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X35Y145        LUT1 (Prop_lut1_I0_O)        0.105     7.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y151        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.412    35.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.233    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X35Y151        FDCE (Recov_fdce_C_CLR)     -0.331    35.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.727    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 27.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.789%)  route 0.332ns (70.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.644     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.332     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y154        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.133     1.688    
    SLICE_X57Y154        FDPE (Remov_fdpe_C_PRE)     -0.095     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.789%)  route 0.332ns (70.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.644     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X49Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141     1.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.332     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y154        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.917     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.133     1.688    
    SLICE_X57Y154        FDPE (Remov_fdpe_C_PRE)     -0.095     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.833     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.358     1.380    
    SLICE_X42Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.833     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.358     1.380    
    SLICE_X42Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.833     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.358     1.380    
    SLICE_X42Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.833     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.358     1.380    
    SLICE_X42Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.833     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.358     1.380    
    SLICE_X42Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.184     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X42Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.834     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.358     1.381    
    SLICE_X42Y149        FDPE (Remov_fdpe_C_PRE)     -0.071     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.184     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X42Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.834     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.358     1.381    
    SLICE_X42Y149        FDPE (Remov_fdpe_C_PRE)     -0.071     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.423%)  route 0.184ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.184     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X42Y149        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.834     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y149        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.358     1.381    
    SLICE_X42Y149        FDPE (Remov_fdpe_C_PRE)     -0.071     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.358    





