Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul  3 00:29:21 2023
| Host         : DESKTOP-OU2JQNB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pulse_Detector_control_sets_placed.rpt
| Design       : Pulse_Detector
| Device       : xc7z035
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            4034 |          625 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             610 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
| Clock Signal |                                       Enable Signal                                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  clk         | clk_enable                                                                                |                                                           |                2 |              4 |
|  clk         | u_Discrete_FIR_Filter/u_FilterBank/dinReg_0_re_1                                          | reset                                                     |                5 |             32 |
|  clk         | u_Discrete_FIR_Filter/u_FilterBank/dinReg2_0_re_0                                         | reset                                                     |                7 |             50 |
|  clk         | clk_enable                                                                                | u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/SR[0] |               18 |            120 |
|  clk         | u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_0 | reset                                                     |               25 |            134 |
|  clk         | clk_enable                                                                                | reset                                                     |               48 |            274 |
|  clk         | u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_reS/u_FilterTap_63/fTap_addout_reg_reg_0 |                                                           |              624 |           4032 |
+--------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


