<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p52" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_52{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_52{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_52{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_52{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_52{left:151px;bottom:1083px;letter-spacing:0.15px;}
#t6_52{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_52{left:69px;bottom:1045px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t8_52{left:69px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_52{left:69px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_52{left:69px;bottom:995px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_52{left:69px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_52{left:69px;bottom:947px;}
#td_52{left:95px;bottom:950px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#te_52{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_52{left:95px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tg_52{left:95px;bottom:900px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#th_52{left:69px;bottom:873px;}
#ti_52{left:95px;bottom:877px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#tj_52{left:95px;bottom:860px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_52{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_52{left:69px;bottom:817px;}
#tm_52{left:95px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tn_52{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#to_52{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_52{left:95px;bottom:762px;}
#tq_52{left:121px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#tr_52{left:121px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_52{left:95px;bottom:721px;}
#tt_52{left:121px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_52{left:121px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_52{left:95px;bottom:680px;}
#tw_52{left:121px;bottom:680px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tx_52{left:121px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_52{left:121px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tz_52{left:121px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_52{left:95px;bottom:606px;letter-spacing:-0.18px;word-spacing:0.4px;}
#t11_52{left:95px;bottom:590px;letter-spacing:-0.14px;word-spacing:3.43px;}
#t12_52{left:95px;bottom:573px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t13_52{left:69px;bottom:546px;}
#t14_52{left:95px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_52{left:95px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_52{left:95px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t17_52{left:95px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_52{left:95px;bottom:483px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_52{left:69px;bottom:456px;}
#t1a_52{left:95px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1b_52{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_52{left:95px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_52{left:95px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_52{left:95px;bottom:393px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1f_52{left:95px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1g_52{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t1h_52{left:69px;bottom:338px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1i_52{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_52{left:69px;bottom:299px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1k_52{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1l_52{left:69px;bottom:261px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#t1m_52{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_52{left:69px;bottom:223px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1o_52{left:69px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_52{left:69px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_52{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_52{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_52{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_52{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_52{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts52" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg52Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg52" style="-webkit-user-select: none;"><object width="935" height="1210" data="52/52.svg" type="image/svg+xml" id="pdf52" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_52" class="t s1_52">2-14 </span><span id="t2_52" class="t s1_52">Vol. 2A </span>
<span id="t3_52" class="t s2_52">INSTRUCTION FORMAT </span>
<span id="t4_52" class="t s3_52">2.3.5 </span><span id="t5_52" class="t s3_52">The VEX Prefix </span>
<span id="t6_52" class="t s4_52">The VEX prefix is encoded in either the two-byte form (the first byte must be C5H) or in the three-byte form (the </span>
<span id="t7_52" class="t s4_52">first byte must be C4H). The two-byte VEX is used mainly for 128-bit, scalar, and the most common 256-bit AVX </span>
<span id="t8_52" class="t s4_52">instructions; while the three-byte VEX provides a compact replacement of REX and 3-byte opcode instructions </span>
<span id="t9_52" class="t s4_52">(including AVX and FMA instructions). Beyond the first byte of the VEX prefix, it consists of a number of bit fields </span>
<span id="ta_52" class="t s4_52">providing specific capability, they are shown in Figure 2-9. </span>
<span id="tb_52" class="t s4_52">The bit fields of the VEX prefix can be summarized by its functional purposes: </span>
<span id="tc_52" class="t s5_52">• </span><span id="td_52" class="t s4_52">Non-destructive source register encoding (applicable to three and four operand syntax): This is the first source </span>
<span id="te_52" class="t s4_52">operand in the instruction syntax. It is represented by the notation, VEX.vvvv. This field is encoded using 1’s </span>
<span id="tf_52" class="t s4_52">complement form (inverted form), i.e., XMM0/YMM0/R0 is encoded as 1111B, XMM15/YMM15/R15 is encoded </span>
<span id="tg_52" class="t s4_52">as 0000B. </span>
<span id="th_52" class="t s5_52">• </span><span id="ti_52" class="t s4_52">Vector length encoding: This 1-bit field represented by the notation VEX.L. L= 0 means vector length is 128 bits </span>
<span id="tj_52" class="t s4_52">wide, L=1 means 256 bit vector. The value of this field is written as VEX.128 or VEX.256 in this document to </span>
<span id="tk_52" class="t s4_52">distinguish encoded values of other VEX bit fields. </span>
<span id="tl_52" class="t s5_52">• </span><span id="tm_52" class="t s4_52">REX prefix functionality: Full REX prefix functionality is provided in the three-byte form of VEX prefix. However </span>
<span id="tn_52" class="t s4_52">the VEX bit fields providing REX functionality are encoded using 1’s complement form, i.e., XMM0/YMM0/R0 is </span>
<span id="to_52" class="t s4_52">encoded as 1111B, XMM15/YMM15/R15 is encoded as 0000B. </span>
<span id="tp_52" class="t s4_52">— </span><span id="tq_52" class="t s4_52">Two-byte form of the VEX prefix only provides the equivalent functionality of REX.R, using 1’s complement </span>
<span id="tr_52" class="t s4_52">encoding. This is represented as VEX.R. </span>
<span id="ts_52" class="t s4_52">— </span><span id="tt_52" class="t s4_52">Three-byte form of the VEX prefix provides REX.R, REX.X, REX.B functionality using 1’s complement </span>
<span id="tu_52" class="t s4_52">encoding and three dedicated bit fields represented as VEX.R, VEX.X, VEX.B. </span>
<span id="tv_52" class="t s4_52">— </span><span id="tw_52" class="t s4_52">Three-byte form of the VEX prefix provides the functionality of REX.W only to specific instructions that need </span>
<span id="tx_52" class="t s4_52">to override default 32-bit operand size for a general purpose register to 64-bit size in 64-bit mode. For </span>
<span id="ty_52" class="t s4_52">those applicable instructions, VEX.W field provides the same functionality as REX.W. VEX.W field can </span>
<span id="tz_52" class="t s4_52">provide completely different functionality for other instructions. </span>
<span id="t10_52" class="t s4_52">Consequently, the use of REX prefix with VEX encoded instructions is not allowed. However, the intent of the </span>
<span id="t11_52" class="t s4_52">REX prefix for expanding register set is reserved for future instruction set extensions using VEX prefix </span>
<span id="t12_52" class="t s4_52">encoding format. </span>
<span id="t13_52" class="t s5_52">• </span><span id="t14_52" class="t s4_52">Compaction of SIMD prefix: Legacy SSE instructions effectively use SIMD prefixes (66H, F2H, F3H) as an </span>
<span id="t15_52" class="t s4_52">opcode extension field. VEX prefix encoding allows the functional capability of such legacy SSE instructions </span>
<span id="t16_52" class="t s4_52">(operating on XMM registers, bits 255:128 of corresponding YMM unmodified) to be encoded using the VEX.pp </span>
<span id="t17_52" class="t s4_52">field without the presence of any SIMD prefix. The VEX-encoded 128-bit instruction will zero-out bits 255:128 </span>
<span id="t18_52" class="t s4_52">of the destination register. VEX-encoded instruction may have 128 bit vector length or 256 bits length. </span>
<span id="t19_52" class="t s5_52">• </span><span id="t1a_52" class="t s4_52">Compaction of two-byte and three-byte opcode: More recently introduced legacy SSE instructions employ two </span>
<span id="t1b_52" class="t s4_52">and three-byte opcode. The one or two leading bytes are: 0FH, and 0FH 3AH/0FH 38H. The one-byte escape </span>
<span id="t1c_52" class="t s4_52">(0FH) and two-byte escape (0FH 3AH, 0FH 38H) can also be interpreted as an opcode extension field. The </span>
<span id="t1d_52" class="t s4_52">VEX.mmmmm field provides compaction to allow many legacy instruction to be encoded without the constant </span>
<span id="t1e_52" class="t s4_52">byte sequence, 0FH, 0FH 3AH, 0FH 38H. These VEX-encoded instruction may have 128 bit vector length or 256 </span>
<span id="t1f_52" class="t s4_52">bits length. </span>
<span id="t1g_52" class="t s4_52">The VEX prefix is required to be the last prefix and immediately precedes the opcode bytes. It must follow any other </span>
<span id="t1h_52" class="t s4_52">prefixes. If VEX prefix is present a REX prefix is not supported. </span>
<span id="t1i_52" class="t s4_52">The 3-byte VEX leaves room for future expansion with 3 reserved bits. REX and the 66h/F2h/F3h prefixes are </span>
<span id="t1j_52" class="t s4_52">reclaimed for future use. </span>
<span id="t1k_52" class="t s4_52">VEX prefix has a two-byte form and a three byte form. If an instruction syntax can be encoded using the two-byte </span>
<span id="t1l_52" class="t s4_52">form, it can also be encoded using the three byte form of VEX. The latter increases the length of the instruction by </span>
<span id="t1m_52" class="t s4_52">one byte. This may be helpful in some situations for code alignment. </span>
<span id="t1n_52" class="t s4_52">The VEX prefix supports 256-bit versions of floating-point SSE, SSE2, SSE3, and SSE4 instructions. Note, certain </span>
<span id="t1o_52" class="t s4_52">new instruction functionality can only be encoded with the VEX prefix. </span>
<span id="t1p_52" class="t s4_52">The VEX prefix will #UD on any instruction containing MMX register sources or destinations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
