// Seed: 2477156604
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri id_4,
    input supply0 id_5,
    output tri id_6,
    output tri1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wor id_10
);
  id_12 :
  assert property (@(negedge id_2) id_1 - id_12)
  else $display;
  wire id_13;
endmodule
module module_1 #(
    parameter id_7 = 32'd89,
    parameter id_8 = 32'd67
) (
    input  wand  id_0,
    output tri1  id_1,
    output uwire id_2,
    output tri0  id_3
);
  logic [7:0] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.type_0 = 0;
  defparam id_7.id_8 = 1; id_9(
      1'b0, 1'b0 - 1, (id_2), 1 & (1), 1 * 1 - id_1, 1'b0
  );
  final $display(id_5[1 : 1], id_5[1'b0], {id_0, id_0});
endmodule
