
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Fri May 12 01:23:10 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                                                                                                     
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                  0           8  {sys_clk}                                                                                                                                          
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)      73           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                          
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       0           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1}                                                                           
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)       6           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)       0           1  {pll_top_inst/u_pll_e3/goppll/CLKOUT1}                                                                                                             
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)       0           0  {pll_top_inst/u_pll_e3/goppll/CLKOUT0}                                                                                                             
 top|pixclk_in                                     1000.000     {0 500}        Declared                  0           0  {pixclk_in}                                                                                                                                        
===========================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clk_in                                       3.293       0.000              0             73
 ioclk0                                              0.397       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clk_in                                       3.635       0.000              0             73
 ioclk0                                              0.568       0.000              0              2
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.303         _N0              
 PLL_158_55/CLK_OUT1               td                    0.100       2.403 f       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.481         nt_pixclk_out    
 USCM_84_153/CLK_USCM              td                    0.000       3.481 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.780       5.261         ntR137           
 IOL_327_201/DO                    td                    0.139       5.400 f       pixclk_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.400         pixclk_out_obuf/ntO
 IOBS_LR_328_200/PAD               td                    3.903       9.303 f       pixclk_out_obuf/opit_0/O
                                   net (fanout=1)        0.104       9.407         pixclk_out       
 M22                                                                       f       pixclk_out (port)

 Data arrival time                                                   9.407         Logic Levels: 6  
                                                                                   Logic: 5.584ns(59.360%), Route: 3.823ns(40.640%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         nt_pixclk_out    
 USCM_84_153/CLK_USCM              td                    0.000       3.082 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.702       4.784         ntR137           
 IOL_327_201/DO                    td                    0.087       4.871 r       pixclk_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.871         pixclk_out_obuf/ntO
 IOBS_LR_328_200/PAD               td                    3.202       8.073 r       pixclk_out_obuf/opit_0/O
                                   net (fanout=1)        0.104       8.177         pixclk_out       
 M22                                                                       r       pixclk_out (port)

 Data arrival time                                                   8.177         Logic Levels: 6  
                                                                                   Logic: 4.480ns(54.788%), Route: 3.697ns(45.212%)
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.293       5.000           1.707           High Pulse Width  DQSL_6_28/CLK_REGIONAL  axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 3.293       5.000           1.707           Low Pulse Width   DQSL_6_28/CLK_REGIONAL  axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 3.293       5.000           1.707           High Pulse Width  DQSL_6_348/CLK_REGIONAL axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.471       1.520         _N0              
 PLL_158_55/CLK_OUT1               td                    0.077       1.597 f       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.608       2.205         nt_pixclk_out    
 USCM_84_153/CLK_USCM              td                    0.000       2.205 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.067       3.272         ntR137           
 IOL_327_201/DO                    td                    0.106       3.378 f       pixclk_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.378         pixclk_out_obuf/ntO
 IOBS_LR_328_200/PAD               td                    3.150       6.528 f       pixclk_out_obuf/opit_0/O
                                   net (fanout=1)        0.104       6.632         pixclk_out       
 M22                                                                       f       pixclk_out (port)

 Data arrival time                                                   6.632         Logic Levels: 6  
                                                                                   Logic: 4.308ns(64.958%), Route: 2.324ns(35.042%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : pixclk_out (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         nt_pixclk_out    
 USCM_84_153/CLK_USCM              td                    0.000       1.987 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.001       2.988         ntR137           
 IOL_327_201/DO                    td                    0.070       3.058 r       pixclk_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.058         pixclk_out_obuf/ntO
 IOBS_LR_328_200/PAD               td                    2.667       5.725 r       pixclk_out_obuf/opit_0/O
                                   net (fanout=1)        0.104       5.829         pixclk_out       
 M22                                                                       r       pixclk_out (port)

 Data arrival time                                                   5.829         Logic Levels: 6  
                                                                                   Logic: 3.584ns(61.486%), Route: 2.245ns(38.514%)
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.635       5.000           1.365           High Pulse Width  DQSL_6_28/CLK_REGIONAL  axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 3.635       5.000           1.365           Low Pulse Width   DQSL_6_28/CLK_REGIONAL  axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 3.635       5.000           1.365           High Pulse Width  DQSL_6_348/CLK_REGIONAL axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/place_route/top_pnr.adf       
| Output     | F:/PDS_DEMO/ObjectRecognition/report_timing/top_rtp.adf     
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/top.rtr         
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/rtr.db          
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 696 MB
Total CPU  time to report_timing completion : 0h:0m:3s
Process Total CPU  time to report_timing completion : 0h:0m:3s
Total real time to report_timing completion : 0h:0m:6s
