

Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Mon Sep 29 22:42:22 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          10694
FF:            8337
DSP:             21
BRAM:           251
URAM:             0
LATCH:            0
SRL:            967
CLB:           2131

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.981
CP achieved post-implementation: 6.893
Timing met
