// Seed: 4103984855
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  id_5 :
  assert property (@(posedge 1) -1)
  else $unsigned(29);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input supply1 id_0,
    input supply0 _id_1
    , id_3
);
  generate
    wire id_4 = id_3;
    assign id_3[id_1] = {{id_4{id_3}}, 1, id_3};
    wire id_5;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
