
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036343                       # Number of seconds simulated
sim_ticks                                 36342549549                       # Number of ticks simulated
final_tick                               565906929486                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250351                       # Simulator instruction rate (inst/s)
host_op_rate                                   322239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2102320                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939324                       # Number of bytes of host memory used
host_seconds                                 17286.88                       # Real time elapsed on the host
sim_insts                                  4327780064                       # Number of instructions simulated
sim_ops                                    5570510597                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1595776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1680896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1945344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6071680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1803008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1803008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14086                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14086                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43909302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46251461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53528000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23196171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167068081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49611489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49611489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49611489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43909302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46251461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53528000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23196171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              216679570                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87152398                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31013605                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439916                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019181                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13042071                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086803                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158130                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87171                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32042194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170396474                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31013605                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244933                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820429                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7330445                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673084                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805989                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84749264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48141625     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660720      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196808      3.77%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441773      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993619      3.53%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572331      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027876      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716645      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17997867     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84749264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355855                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955155                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33706463                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6911723                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34821272                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547246                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762551                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080322                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6678                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202066591                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50929                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762551                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380135                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3293799                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       907278                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660631                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2744862                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195203396                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11463                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1719542                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271201213                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910221569                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910221569                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102941954                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33880                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17843                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7269595                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19231135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241032                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3041526                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184011052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147825668                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287197                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61106656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186696446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1807                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84749264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30525769     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17898479     21.12%     57.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11903790     14.05%     71.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7635572      9.01%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7566214      8.93%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4423939      5.22%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3394320      4.01%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747026      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654155      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84749264                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084028     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204684     13.21%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260709     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121603760     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017541      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15740979     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8447366      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147825668                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696174                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549464                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382237257                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245152604                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143673178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149375132                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261150                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7019006                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288140                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762551                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2538463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159547                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184044903                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19231135                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029813                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17829                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6694                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365196                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145237769                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587895                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993117                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587898                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202420                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666480                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143819039                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143673178                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93712667                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261787088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648528                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357973                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61626541                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75986713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30664705     40.36%     40.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458722     26.92%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8392939     11.05%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295783      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676074      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802578      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994046      2.62%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006419      1.32%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695447      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75986713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695447                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256339727                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376867718                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2403134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871524                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871524                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147415                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147415                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655741850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197083802                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189523768                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87152398                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30821930                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26952010                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948883                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15436149                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14828249                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2213156                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61454                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36335678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171529856                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30821930                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17041405                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35311426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9569299                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4363069                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17911220                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83619518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48308092     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1747467      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3207005      3.84%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2998968      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4955487      5.93%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5143957      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1215372      1.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914743      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15128427     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83619518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353656                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.968160                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37478431                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4228028                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34172739                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136607                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7603712                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3348224                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5614                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191872392                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7603712                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39050708                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1605394                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467207                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32721268                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2171228                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186824324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        745565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247958892                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850347452                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850347452                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161577941                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86380918                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22026                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10758                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5830647                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28785490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6245432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103341                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2221444                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176849757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149322906                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196268                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52928690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145410065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83619518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785742                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29005964     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15531305     18.57%     53.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13661544     16.34%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8318797      9.95%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8693575     10.40%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5140978      6.15%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2252140      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       601628      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       413587      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83619518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586173     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188632     21.35%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108538     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117101439     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1175316      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10744      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25737175     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5298232      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149322906                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713354                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             883343                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383344941                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229800413                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144467835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150206249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       363981                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8194333                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          822                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1526613                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7603712                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         987593                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61269                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176871261                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28785490                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6245432                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10758                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1039036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2185763                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146542708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24739823                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2780198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29910248                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22156041                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5170425                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.681454                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144628762                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144467835                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88773479                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216544887                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.657646                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409954                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108586751                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123326827                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53545123                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1954042                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76015806                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35004806     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16090411     21.17%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9005444     11.85%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3046348      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2923251      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225229      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3273456      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948289      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4498572      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76015806                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108586751                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123326827                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25309973                       # Number of memory references committed
system.switch_cpus1.commit.loads             20591154                       # Number of loads committed
system.switch_cpus1.commit.membars              10742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19315172                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107650055                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1665035                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4498572                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248389184                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361354156                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3532880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108586751                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123326827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108586751                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.802606                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.802606                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.245941                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.245941                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677965786                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189312953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197853235                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21484                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87152398                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30511700                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24797251                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2084496                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12914936                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11905167                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3223595                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88276                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30640221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169226309                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30511700                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15128762                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37223263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11188535                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7218569                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15008513                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       898218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84139523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.484998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46916260     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3272801      3.89%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2638602      3.14%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6426945      7.64%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1735180      2.06%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2244415      2.67%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1622306      1.93%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          905038      1.08%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18377976     21.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84139523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350096                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.941729                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32056373                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7032702                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35792599                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       241838                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9016002                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5211909                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41773                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202321964                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82459                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9016002                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34404217                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1455384                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2117421                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33631156                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3515335                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195148629                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30112                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1461673                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1089973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1861                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273246784                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    911025568                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    911025568                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167460096                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105786633                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40245                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22813                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9632756                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18204766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9258133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146971                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3018006                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184555094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146595639                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289994                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63780702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194828800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84139523                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.742292                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29786051     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17941970     21.32%     56.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11745509     13.96%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8685575     10.32%     81.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7471339      8.88%     89.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3868434      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3312668      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       621424      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       706553      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84139523                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         858580     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173343     14.38%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173141     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122144662     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2085264      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16221      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14558434      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7791058      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146595639                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.682061                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1205072                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008220                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378825861                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248375247                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142861755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147800711                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       549201                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7183714                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2872                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2365557                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9016002                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         633285                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80391                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184593917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18204766                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9258133                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22599                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          630                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2417949                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144263629                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13652306                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2332004                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21239317                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20347614                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7587011                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.655303                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142956306                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142861755                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93092720                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262868656                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.639218                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354142                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98104281                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120481456                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64113385                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2089238                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75123521                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.603778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.133308                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29756835     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20571193     27.38%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8373978     11.15%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4699652      6.26%     84.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3844790      5.12%     89.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1561348      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1858722      2.47%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       930905      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3526098      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75123521                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98104281                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120481456                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17913620                       # Number of memory references committed
system.switch_cpus2.commit.loads             11021044                       # Number of loads committed
system.switch_cpus2.commit.membars              16222                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17310916                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108558120                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2452806                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3526098                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256192264                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          378211552                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3012875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98104281                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120481456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98104281                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.888365                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.888365                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.125664                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.125664                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648996345                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197471573                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186681150                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32444                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87152398                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31484033                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25622638                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2103061                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13410276                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12414837                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3241803                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92850                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34809127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171940043                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31484033                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15656640                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36135209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10791182                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5605226                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17015853                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       845632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85201608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49066399     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1952791      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2545096      2.99%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3829205      4.49%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3716524      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2826960      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1679926      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2516041      2.95%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17068666     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85201608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361253                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.972866                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35957825                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5485569                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34834513                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       271927                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8651773                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5332167                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205714695                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8651773                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37863394                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1025598                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1689739                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33156128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2814970                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199728065                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          833                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1216810                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       883585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           13                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278306049                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    930164175                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    930164175                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173084562                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105221439                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42475                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24034                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7949751                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18512177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9812353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189740                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3118719                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185632636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149558744                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       279179                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60336516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183445907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85201608                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755351                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29678505     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18702736     21.95%     56.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12049782     14.14%     70.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8248639      9.68%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7713927      9.05%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4112649      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3031595      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       908196      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       755579      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85201608                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         735195     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151454     14.24%     83.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177248     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124443342     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2113094      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16896      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14764599      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8220813      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149558744                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.716060                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1063904                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385662178                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    246010353                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145359691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150622648                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       507223                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7090767                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          859                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2491790                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8651773                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         596184                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98796                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185673022                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1271940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18512177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9812353                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23485                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          859                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1289246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1183602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2472848                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146696127                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13898485                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2862616                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21935294                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20548922                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8036809                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.683214                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145398464                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145359691                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93396221                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        262260309                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.667879                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101366210                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124583231                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61090059                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2137904                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76549835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627479                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29566083     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21967195     28.70%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8096756     10.58%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4637014      6.06%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3867015      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1892259      2.47%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1897977      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810023      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3815513      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76549835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101366210                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124583231                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18741970                       # Number of memory references committed
system.switch_cpus3.commit.loads             11421407                       # Number of loads committed
system.switch_cpus3.commit.membars              16896                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17868201                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112294789                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2542000                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3815513                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258407612                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          380002784                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1950790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101366210                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124583231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101366210                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859778                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859778                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.163091                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.163091                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660143594                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200767255                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      189996804                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33792                       # number of misc regfile writes
system.l20.replacements                         12478                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787782                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28862                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.294782                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.999327                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.222567                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6033.782863                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176669                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9983.818574                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021728                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000624                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368273                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609364                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83161                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83161                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21220                       # number of Writeback hits
system.l20.Writeback_hits::total                21220                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83161                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83161                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83161                       # number of overall hits
system.l20.overall_hits::total                  83161                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12467                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12478                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12467                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12478                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12467                       # number of overall misses
system.l20.overall_misses::total                12478                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2121496204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2122718967                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2121496204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2122718967                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2121496204                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2122718967                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95628                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95639                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21220                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21220                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95628                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95639                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95628                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95639                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130370                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130470                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130370                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130470                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130370                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130470                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170168.942328                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170116.923145                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170168.942328                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170116.923145                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170168.942328                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170116.923145                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4066                       # number of writebacks
system.l20.writebacks::total                     4066                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12467                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12478                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12467                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12478                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12467                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12478                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1979470401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1980568534                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1979470401                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1980568534                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1979470401                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1980568534                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130370                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130470                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130370                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130470                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130370                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130470                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158776.802839                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158724.838436                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158776.802839                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158724.838436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158776.802839                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158724.838436                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13147                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225300                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29531                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.629271                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          965.809859                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.641557                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6433.732506                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8970.816078                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058948                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000833                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.392684                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547535                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40515                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40515                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12541                       # number of Writeback hits
system.l21.Writeback_hits::total                12541                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40515                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40515                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40515                       # number of overall hits
system.l21.overall_hits::total                  40515                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13132                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13147                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13132                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13147                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13132                       # number of overall misses
system.l21.overall_misses::total                13147                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1998956879                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2001003134                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1998956879                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2001003134                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1998956879                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2001003134                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53647                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53662                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12541                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12541                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53647                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53662                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53647                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53662                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244785                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244996                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244785                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244996                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244785                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244996                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152220.292339                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152202.261657                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152220.292339                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152202.261657                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152220.292339                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152202.261657                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2238                       # number of writebacks
system.l21.writebacks::total                     2238                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13132                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13147                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13132                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13147                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13132                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13147                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1845754964                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1847623769                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1845754964                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1847623769                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1845754964                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1847623769                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244785                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244996                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244785                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244996                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244785                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244996                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140553.987511                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140535.770062                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140553.987511                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140535.770062                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140553.987511                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140535.770062                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15211                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          817343                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31595                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.869378                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          860.454780                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.385402                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4143.249980                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.259078                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         11369.650761                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.052518                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.252884                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693948                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        56132                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  56132                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21056                       # number of Writeback hits
system.l22.Writeback_hits::total                21056                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        56132                       # number of demand (read+write) hits
system.l22.demand_hits::total                   56132                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        56132                       # number of overall hits
system.l22.overall_hits::total                  56132                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15198                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15211                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15198                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15211                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15198                       # number of overall misses
system.l22.overall_misses::total                15211                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1968796                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2474483873                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2476452669                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1968796                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2474483873                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2476452669                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1968796                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2474483873                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2476452669                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71330                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71343                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21056                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21056                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71330                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71343                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71330                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71343                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213066                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213209                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213066                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213209                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213066                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213209                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162816.414857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162806.697061                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162816.414857                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162806.697061                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162816.414857                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162806.697061                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3157                       # number of writebacks
system.l22.writebacks::total                     3157                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15198                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15211                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15198                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15211                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15198                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15211                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2301233145                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2303053303                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2301233145                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2303053303                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2301233145                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2303053303                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213066                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213209                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213066                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213209                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213066                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213209                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151416.840703                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151407.093748                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151416.840703                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151407.093748                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151416.840703                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151407.093748                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6599                       # number of replacements
system.l23.tagsinuse                     16383.985472                       # Cycle average of tags in use
system.l23.total_refs                          650166                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22983                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.288996                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2164.732992                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970480                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3283.194897                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         10923.087103                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.132125                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.200390                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666692                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        46310                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46310                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26799                       # number of Writeback hits
system.l23.Writeback_hits::total                26799                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        46310                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46310                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        46310                       # number of overall hits
system.l23.overall_hits::total                  46310                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6583                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6596                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6586                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6599                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6586                       # number of overall misses
system.l23.overall_misses::total                 6599                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    971190895                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      974733075                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       741726                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       741726                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    971932621                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       975474801                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    971932621                       # number of overall miss cycles
system.l23.overall_miss_latency::total      975474801                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52893                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52906                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26799                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26799                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52896                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52909                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52896                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52909                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124459                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124674                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124508                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124724                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124508                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124724                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147530.137475                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147776.390995                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       247242                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       247242                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147575.557394                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147821.609486                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147575.557394                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147821.609486                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4625                       # number of writebacks
system.l23.writebacks::total                     4625                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6583                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6596                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6586                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6599                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6586                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6599                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    896078883                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    899473115                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       707005                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       707005                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    896785888                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    900180120                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    896785888                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    900180120                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124459                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124674                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124508                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124724                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124508                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124724                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136120.140210                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136366.451637                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 235668.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 235668.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136165.485575                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136411.595696                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136165.485575                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136411.595696                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996791                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680734                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843340.715064                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673073                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673073                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673073                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673073                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673073                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673084                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673084                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673084                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673084                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95628                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895111                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95884                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.325675                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630816                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17041                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17041                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340226                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340226                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354433                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354548                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354548                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354548                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354548                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14600474210                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14600474210                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10595478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10595478                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14611069688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14611069688                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14611069688                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14611069688                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694774                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694774                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694774                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694774                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029572                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018002                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41193.890552                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41193.890552                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92134.591304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92134.591304                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41210.413507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41210.413507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41210.413507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41210.413507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21220                       # number of writebacks
system.cpu0.dcache.writebacks::total            21220                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258805                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258805                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258920                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95628                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95628                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95628                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95628                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95628                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2862877758                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2862877758                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2862877758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2862877758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2862877758                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2862877758                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004856                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004856                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29937.651713                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29937.651713                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29937.651713                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29937.651713                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29937.651713                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29937.651713                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993714                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929377194                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714718.070111                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993714                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17911204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17911204                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17911204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17911204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17911204                       # number of overall hits
system.cpu1.icache.overall_hits::total       17911204                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17911220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17911220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17911220                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17911220                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17911220                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17911220                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53647                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232162726                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53903                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4307.046472                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.186642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.813358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22474710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22474710                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4697315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4697315                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10755                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27172025                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27172025                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27172025                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27172025                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163772                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163772                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163772                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163772                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163772                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163772                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13904813797                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13904813797                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13904813797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13904813797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13904813797                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13904813797                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22638482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22638482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4697315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4697315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27335797                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27335797                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27335797                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27335797                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007234                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005991                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005991                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005991                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84903.486536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84903.486536                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84903.486536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84903.486536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84903.486536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84903.486536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12541                       # number of writebacks
system.cpu1.dcache.writebacks::total            12541                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110125                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110125                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110125                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53647                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53647                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2289148509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2289148509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2289148509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2289148509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2289148509                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2289148509                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42670.578206                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42670.578206                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42670.578206                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42670.578206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42670.578206                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42670.578206                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996713                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020089250                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056631.552419                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996713                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15008495                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15008495                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15008495                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15008495                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15008495                       # number of overall hits
system.cpu2.icache.overall_hits::total       15008495                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2702453                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2702453                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15008513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15008513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15008513                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15008513                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15008513                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15008513                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71330                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180999420                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71586                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2528.419244                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.699614                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.300386                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901170                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098830                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10367287                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10367287                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6860133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6860133                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22218                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22218                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16222                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17227420                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17227420                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17227420                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17227420                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155835                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155835                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155835                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155835                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155835                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9167156071                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9167156071                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9167156071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9167156071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9167156071                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9167156071                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10523122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10523122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6860133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6860133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17383255                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17383255                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17383255                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17383255                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014809                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008965                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008965                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008965                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008965                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58826.040819                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58826.040819                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 58826.040819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58826.040819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 58826.040819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 58826.040819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21056                       # number of writebacks
system.cpu2.dcache.writebacks::total            21056                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84505                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84505                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84505                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84505                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84505                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84505                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71330                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71330                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71330                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71330                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71330                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71330                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2916649273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2916649273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2916649273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2916649273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2916649273                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2916649273                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40889.517356                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40889.517356                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40889.517356                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40889.517356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40889.517356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40889.517356                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996849                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020239257                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056933.985887                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996849                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17015836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17015836                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17015836                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17015836                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17015836                       # number of overall hits
system.cpu3.icache.overall_hits::total       17015836                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17015853                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17015853                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17015853                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17015853                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17015853                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17015853                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52896                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174359769                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53152                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3280.399025                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232508                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767492                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911064                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088936                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10574335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10574335                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7281526                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7281526                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17851                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17851                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16896                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16896                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17855861                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17855861                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17855861                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17855861                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4223                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4223                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138071                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138071                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138071                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138071                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5913988571                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5913988571                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    578226011                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    578226011                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6492214582                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6492214582                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6492214582                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6492214582                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10708183                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10708183                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7285749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7285749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17993932                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17993932                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17993932                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17993932                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012500                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000580                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000580                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007673                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007673                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007673                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007673                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44184.362643                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44184.362643                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 136923.043097                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 136923.043097                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47020.841321                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47020.841321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47020.841321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47020.841321                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1965941                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109218.944444                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26799                       # number of writebacks
system.cpu3.dcache.writebacks::total            26799                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80955                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80955                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4220                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4220                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85175                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85175                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85175                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52893                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52893                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52896                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52896                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52896                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52896                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1357871836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1357871836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       744726                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       744726                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1358616562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1358616562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1358616562                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1358616562                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25672.051803                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25672.051803                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       248242                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       248242                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25684.674871                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25684.674871                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25684.674871                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25684.674871                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
