$date
	Sat Mar 02 08:20:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module INST_B_DEC_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 7 # imm_MSB [6:0] $end
$var wire 5 $ imm_LSB [4:0] $end
$var reg 32 % instruction_word [31:0] $end
$scope module B_Decoder $end
$var wire 32 & instruction_word [31:0] $end
$var reg 5 ' imm_LSB [4:0] $end
$var reg 7 ( imm_MSB [6:0] $end
$var reg 5 ) rs1 [4:0] $end
$var reg 5 * rs2 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10101 *
b1101 )
b111 (
b1101 '
b1111010101101111011011100011 &
b1111010101101111011011100011 %
b1101 $
b111 #
b1101 "
b10101 !
$end
#20
b11101 $
b11101 '
b110 "
b110 )
b11100 !
b11100 *
b1010101 #
b1010101 (
b10101011110000110100111011100011 %
b10101011110000110100111011100011 &
#40
b11111 $
b11111 '
b10111 "
b10111 )
b100 !
b100 *
b1000100 #
b1000100 (
b10001000010010111000111111100011 %
b10001000010010111000111111100011 &
#60
