#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 13 09:16:53 2022
# Process ID: 73128
# Current directory: C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2
# Command line: vivado.exe -log vga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl
# Log file: C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/vga.vds
# Journal file: C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source vga.tcl -notrace
Command: synth_design -top vga -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73516
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:134]
CRITICAL WARNING: [Synth 8-976] led has already been declared [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:134]
CRITICAL WARNING: [Synth 8-2654] second declaration of led ignored [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:134]
INFO: [Synth 8-994] led is declared here [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:18]
WARNING: [Synth 8-1082] bin was previously declared with a range [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1083]
CRITICAL WARNING: [Synth 8-976] bin has already been declared [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1083]
CRITICAL WARNING: [Synth 8-2654] second declaration of bin ignored [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1083]
INFO: [Synth 8-994] bin is declared here [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:144]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:2083]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:47]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:55]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:67]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:73]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:83]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:101]
WARNING: [Synth 8-6901] identifier 'clk_25m' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:115]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:189]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:195]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:197]
WARNING: [Synth 8-6901] identifier 'sys' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:655]
WARNING: [Synth 8-6901] identifier 'sure' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:655]
WARNING: [Synth 8-6901] identifier 'datfuhuo' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:656]
WARNING: [Synth 8-6901] identifier 'mo' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:658]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:660]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:689]
WARNING: [Synth 8-6901] identifier 'sys' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:761]
WARNING: [Synth 8-6901] identifier 'sure' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:761]
WARNING: [Synth 8-6901] identifier 'datfuhuo' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:763]
WARNING: [Synth 8-6901] identifier 'sure' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:857]
WARNING: [Synth 8-6901] identifier 'sys' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:857]
WARNING: [Synth 8-6901] identifier 'Isatt1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:867]
WARNING: [Synth 8-6901] identifier 'Isatt2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:867]
WARNING: [Synth 8-6901] identifier 'gwx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:887]
WARNING: [Synth 8-6901] identifier 'gwy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:887]
WARNING: [Synth 8-6901] identifier 'gwx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:893]
WARNING: [Synth 8-6901] identifier 'gwy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:893]
WARNING: [Synth 8-6901] identifier 'sys' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:917]
WARNING: [Synth 8-6901] identifier 'sure' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:917]
WARNING: [Synth 8-6901] identifier 'mo' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:923]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:929]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:947]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:959]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:971]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:989]
WARNING: [Synth 8-6901] identifier 'Isground' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1001]
WARNING: [Synth 8-6901] identifier 'fireaway' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1113]
WARNING: [Synth 8-6901] identifier 'fireaway' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1113]
WARNING: [Synth 8-6901] identifier 'gwx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1115]
WARNING: [Synth 8-6901] identifier 'gwx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1115]
WARNING: [Synth 8-6901] identifier 'gwy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1115]
WARNING: [Synth 8-6901] identifier 'gwy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1115]
WARNING: [Synth 8-6901] identifier 'gwx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1117]
WARNING: [Synth 8-6901] identifier 'gwx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1117]
WARNING: [Synth 8-6901] identifier 'gwy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1117]
WARNING: [Synth 8-6901] identifier 'gwy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1117]
WARNING: [Synth 8-6901] identifier 'hx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1137]
WARNING: [Synth 8-6901] identifier 'hx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1137]
WARNING: [Synth 8-6901] identifier 'hy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1137]
WARNING: [Synth 8-6901] identifier 'hy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1137]
WARNING: [Synth 8-6901] identifier 'hx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1139]
WARNING: [Synth 8-6901] identifier 'hx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1139]
WARNING: [Synth 8-6901] identifier 'hy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1139]
WARNING: [Synth 8-6901] identifier 'hy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1139]
WARNING: [Synth 8-6901] identifier 'hx3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1141]
WARNING: [Synth 8-6901] identifier 'hx3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1141]
WARNING: [Synth 8-6901] identifier 'hy3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1141]
WARNING: [Synth 8-6901] identifier 'hy3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1141]
WARNING: [Synth 8-6901] identifier 'hx4' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1143]
WARNING: [Synth 8-6901] identifier 'hx4' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1143]
WARNING: [Synth 8-6901] identifier 'hy4' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1143]
WARNING: [Synth 8-6901] identifier 'hy4' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1143]
WARNING: [Synth 8-6901] identifier 'hx5' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1145]
WARNING: [Synth 8-6901] identifier 'hx5' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1145]
WARNING: [Synth 8-6901] identifier 'hy5' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1145]
WARNING: [Synth 8-6901] identifier 'hy5' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1145]
WARNING: [Synth 8-6901] identifier 'hx6' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1147]
WARNING: [Synth 8-6901] identifier 'hx6' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1147]
WARNING: [Synth 8-6901] identifier 'hy6' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1147]
WARNING: [Synth 8-6901] identifier 'hy6' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1147]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1219]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1221]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1225]
WARNING: [Synth 8-6901] identifier 'gx1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1225]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1225]
WARNING: [Synth 8-6901] identifier 'gy1' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1225]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1231]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1233]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1237]
WARNING: [Synth 8-6901] identifier 'gx2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1237]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1237]
WARNING: [Synth 8-6901] identifier 'gy2' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1237]
WARNING: [Synth 8-6901] identifier 'gx3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1243]
WARNING: [Synth 8-6901] identifier 'gx3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1245]
WARNING: [Synth 8-6901] identifier 'gy3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1245]
WARNING: [Synth 8-6901] identifier 'gx3' is used before its declaration [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:1245]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3521]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3522]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3523]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3524]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3525]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3526]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3527]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3529]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3530]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3531]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3532]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3534]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3535]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3536]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3537]
WARNING: [Synth 8-2507] parameter declaration becomes local in KeyboardCtrl_0 with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3538]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3869]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3870]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3871]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3872]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3907]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3909]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3910]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3911]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3912]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3913]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3914]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3915]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3916]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3917]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3918]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3919]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3920]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3921]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3922]
WARNING: [Synth 8-2507] parameter declaration becomes local in Ps2Interface with formal parameter declaration list [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3923]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1014.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3]
	Parameter c bound to: 3'b100 
	Parameter b bound to: 1'b1 
	Parameter seg0 bound to: 7'b0111111 
	Parameter seg1 bound to: 7'b0000110 
	Parameter seg2 bound to: 7'b1011011 
	Parameter seg3 bound to: 7'b1001111 
	Parameter seg4 bound to: 7'b1100110 
	Parameter seg5 bound to: 7'b1101101 
	Parameter seg6 bound to: 7'b1111101 
	Parameter seg7 bound to: 7'b0000111 
	Parameter seg8 bound to: 7'b1111111 
	Parameter seg9 bound to: 7'b1101111 
	Parameter A_CODE bound to: 9'b000011100 
	Parameter S_CODE bound to: 9'b000011011 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (3#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (4#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/.Xil/Vivado-73128-LAPTOP-3TA24BIJ/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3694]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3504]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter RESET bound to: 3'b000 
	Parameter SEND_CMD bound to: 3'b001 
	Parameter WAIT_ACK bound to: 3'b010 
	Parameter WAIT_KEYIN bound to: 3'b011 
	Parameter GET_BREAK bound to: 3'b100 
	Parameter GET_EXTEND bound to: 3'b101 
	Parameter RESET_WAIT_BAT bound to: 3'b110 
	Parameter CMD_RESET bound to: 8'b11111111 
	Parameter CMD_SET_STATUS_LEDS bound to: 8'b11101101 
	Parameter RSP_ACK bound to: 8'b11111010 
	Parameter RSP_BAT_PASS bound to: 8'b10101010 
	Parameter BREAK_CODE bound to: 8'b11110000 
	Parameter EXTEND_CODE bound to: 8'b11100000 
	Parameter CAPS_LOCK bound to: 8'b01011000 
	Parameter NUM_LOCK bound to: 8'b01110111 
	Parameter SCR_LOCK bound to: 8'b01111110 
INFO: [Synth 8-6157] synthesizing module 'Ps2Interface' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3842]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CLOCK_CNT_100US bound to: 10000 - type: integer 
	Parameter CLOCK_CNT_20US bound to: 2000 - type: integer 
	Parameter DEBOUNCE_DELAY bound to: 15 - type: integer 
	Parameter BITS_NUM bound to: 11 - type: integer 
	Parameter parity_table bound to: 256'b1001011001101001011010011001011001101001100101101001011001101001011010011001011010010110011010011001011001101001011010011001011001101001100101101001011001101001100101100110100101101001100101101001011001101001011010011001011001101001100101101001011001101001 
	Parameter IDLE bound to: 4'b0000 
	Parameter RX_NEG_EDGE bound to: 4'b0001 
	Parameter RX_CLK_LOW bound to: 4'b0010 
	Parameter RX_CLK_HIGH bound to: 4'b0011 
	Parameter TX_FORCE_CLK_LOW bound to: 4'b0100 
	Parameter TX_BRING_DATA_LOW bound to: 4'b0101 
	Parameter TX_RELEASE_CLK bound to: 4'b0110 
	Parameter TX_WAIT_FIRTS_NEG_EDGE bound to: 4'b0111 
	Parameter TX_CLK_LOW bound to: 4'b1000 
	Parameter TX_WAIT_POS_EDGE bound to: 4'b1001 
	Parameter TX_CLK_HIGH bound to: 4'b1010 
	Parameter TX_WAIT_POS_EDGE_BEFORE_ACK bound to: 4'b1011 
	Parameter TX_WAIT_ACK bound to: 4'b1100 
	Parameter TX_RECEIVED_ACK bound to: 4'b1101 
	Parameter TX_ERROR_NO_ACK bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (5#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6155] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3842]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (7#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3504]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3821]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (8#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3821]
INFO: [Synth 8-226] default block is never used [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3757]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (9#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3694]
INFO: [Synth 8-6155] done synthesizing module 'vga' (10#1) [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/imports/file_vga/vga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1014.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'blk_mem_gen_4'
Finished Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'blk_mem_gen_4'
Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen'
Finished Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen'
Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_1_0/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'blk_mem_gen_2'
Finished Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/blk_mem_gen_1_0/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'blk_mem_gen_2'
Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Finished Parsing XDC File [c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk'
Parsing XDC File [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
Finished Parsing XDC File [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1144.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1144.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1144.512 ; gain = 130.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1144.512 ; gain = 130.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1144.512 ; gain = 130.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardCtrl_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000010 |                             0000
        TX_FORCE_CLK_LOW |                  000000000001000 |                             0100
       TX_BRING_DATA_LOW |                  000000000010000 |                             0101
          TX_RELEASE_CLK |                  100000000000000 |                             0110
  TX_WAIT_FIRTS_NEG_EDGE |                  001000000000000 |                             0111
              TX_CLK_LOW |                  000100000000000 |                             1000
        TX_WAIT_POS_EDGE |                  010000000000000 |                             1001
TX_WAIT_POS_EDGE_BEFORE_ACK |                  000001000000000 |                             1011
             TX_WAIT_ACK |                  000000010000000 |                             1100
         TX_RECEIVED_ACK |                  000000000100000 |                             1101
         TX_ERROR_NO_ACK |                  000000100000000 |                             1110
             TX_CLK_HIGH |                  000010000000000 |                             1010
             RX_NEG_EDGE |                  000000000000100 |                             0001
              RX_CLK_LOW |                  000000001000000 |                             0010
             RX_CLK_HIGH |                  000000000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                SEND_CMD |                              001 |                              001
                WAIT_ACK |                              010 |                              010
          RESET_WAIT_BAT |                              011 |                              110
              WAIT_KEYIN |                              100 |                              011
              GET_EXTEND |                              101 |                              101
               GET_BREAK |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardCtrl_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1144.512 ; gain = 130.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 13    
	   2 Input   17 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 105   
	   3 Input   10 Bit       Adders := 22    
	   2 Input    8 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 11    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 53    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 20    
	   4 Input   17 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 6     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 17    
	   2 Input   14 Bit        Muxes := 3     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 33    
	   5 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 53    
	   5 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 25    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 33    
	   3 Input    4 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 326   
	  15 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1148.629 ; gain = 134.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+-----------------------------+---------------+----------------+
|Module Name    | RTL Object                  | Depth x Width | Implemented As | 
+---------------+-----------------------------+---------------+----------------+
|Ps2Interface   | parity_table                | 256x1         | LUT            | 
|Ps2Interface   | parity_table                | 256x1         | LUT            | 
|KeyboardCtrl_0 | Ps2Interface_i/parity_table | 256x1         | LUT            | 
|KeyboardCtrl_0 | Ps2Interface_i/parity_table | 256x1         | LUT            | 
+---------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1148.629 ; gain = 134.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1218.926 ; gain = 204.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.477 ; gain = 247.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         1|
|4     |blk_mem_gen_3 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     3|
|4     |clk_wiz     |     1|
|5     |BUFG        |     3|
|6     |CARRY4      |   479|
|7     |LUT1        |    29|
|8     |LUT2        |   574|
|9     |LUT3        |   340|
|10    |LUT4        |  1520|
|11    |LUT5        |   865|
|12    |LUT6        |  1620|
|13    |MUXF7       |    10|
|14    |FDCE        |   562|
|15    |FDPE        |   159|
|16    |FDRE        |  1267|
|17    |FDSE        |    42|
|18    |IBUF        |     6|
|19    |IOBUF       |     2|
|20    |OBUF        |    33|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1275.172 ; gain = 130.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.172 ; gain = 260.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1275.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 139 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1285.574 ; gain = 271.285
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/losyo/Desktop/final_pro/lab_vga1/lab_vga.runs/synth_2/vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_synth.rpt -pb vga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 09:17:46 2022...
