$date
	Sat Oct 22 21:20:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114490
b1 &
b1 %
1$
b1 !
1"
#114491
0"
#114494
1#
#114498
b0 &
b0 %
0#
0$
#1132548
b10101 !
1"
#1132550
b10101 &
b10101 %
1$
#1132551
0"
#1132554
b1000000 &
b1000000 %
#1132558
b100000 &
b100000 %
#1132562
b10000 &
b10000 %
#1132566
b1000 &
b1000 %
#1132570
b100 &
b100 %
#1132574
b10 &
b10 %
#1132578
b1 &
b1 %
1#
#1132582
b0 &
0#
b0 %
0$
#2172212
b11100 !
1"
#2172214
b11100 &
b11100 %
1$
#2172215
0"
#2172218
b1110 &
b1110 %
#2172222
b111 &
b111 %
#2172226
b10110 &
b10110 %
#2172230
b1011 &
b1011 %
#2172234
b100010 &
b100010 %
#2172238
b10001 &
b10001 %
#2172242
b110100 &
b110100 %
#2172246
b11010 &
b11010 %
#2172250
b1101 &
b1101 %
#2172254
b101000 &
b101000 %
#2172258
b10100 &
b10100 %
#2172262
b1010 &
b1010 %
#2172266
b101 &
b101 %
#2172270
b10000 &
b10000 %
#2172274
b1000 &
b1000 %
#2172278
b100 &
b100 %
#2172282
b10 &
b10 %
#2172286
b1 &
1#
b1 %
#2172290
b0 &
b0 %
0#
0$
#4500012
