Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 17 12:50:41 2020
| Host         : DESKTOP-ID021MN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multicomp_wrapper_control_sets_placed.rpt
| Design       : multicomp_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           36 |
| No           | No                    | Yes                    |              35 |           26 |
| No           | Yes                   | No                     |              45 |           15 |
| Yes          | No                    | No                     |             137 |           66 |
| Yes          | No                    | Yes                    |              68 |           31 |
| Yes          | Yes                   | No                     |             104 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+---------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal             |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_inst/eth_clk    |                                        |                                                               |                1 |              1 |
| ~clk_inst/eth_clk    |                                        | computer/io1/hSync_reg_i_1_n_1                                |                1 |              1 |
| ~clk_inst/eth_clk    |                                        | computer/io1/vSync_i_1_n_0                                    |                1 |              1 |
| ~clk_inst/eth_clk    | computer/io1/startAddr0                |                                                               |                2 |              2 |
| ~clk_inst/eth_clk    | computer/io1/p_2_in                    | computer/io1/GEN_REDUCED_CHARS.fontRom/pixelClockCount_reg[1] |                1 |              3 |
| ~clk_inst/eth_clk    | computer/io1/videoR0_i_2_n_0           | computer/io1/videoR028_out                                    |                2 |              3 |
| ~clk_inst/eth_clk    | computer/io1/pixelClockCount0          | computer/io1/pixelClockCount[3]_i_1_n_0                       |                1 |              4 |
|  computer/cpu1/n_wr0 |                                        |                                                               |                2 |              4 |
| ~clk_inst/eth_clk    | computer/io1/dispAttWRData[7]_i_1_n_0  | reset_IBUF                                                    |                2 |              4 |
| ~clk_inst/eth_clk    | computer/io1/startAddr0                | computer/io1/startAddr[9]_i_1_n_0                             |                2 |              4 |
| ~clk_inst/eth_clk    | computer/io1/E[0]                      | computer/io1/ps2WriteClkCount0                                |                2 |              4 |
| ~clk_inst/eth_clk    | computer/io1/dispState[3]_i_1_n_0      |                                                               |                4 |              4 |
| ~clk_inst/eth_clk    |                                        | reset_IBUF                                                    |                4 |              4 |
| ~clk_inst/eth_clk    | computer/io1/charScanLine              | computer/io1/charScanLine[3]_i_1_n_0                          |                1 |              4 |
| ~clk_inst/eth_clk    | computer/io1/ps2ClkFiltered_reg_0      | computer/io1/ps2ClkCount[3]_i_1_n_0                           |                1 |              4 |
| ~computer/cpu1/n_rd0 |                                        | computer/cpu1/Set_Addr_To_r_reg[1]_0                          |                3 |              5 |
| ~clk_inst/eth_clk    | computer/io1/ps2WriteByte              | computer/io1/ps2WriteByte[4]_i_1_n_0                          |                2 |              5 |
| ~clk_inst/eth_clk    | computer/io1/cursorVertRestore0        | computer/io1/cursorVertRestore[4]_i_1_n_0                     |                3 |              5 |
| ~clk_inst/eth_clk    | computer/io1/cursorVert0               |                                                               |                2 |              5 |
| ~clk_inst/eth_clk    | computer/io1/charVert                  | computer/io1/dispAddr1_i_2_n_0                                |                2 |              5 |
| ~clk_inst/eth_clk    | computer/io1/charHoriz[4]_i_2_n_0      | computer/io1/charHoriz[4]_i_1_n_0                             |                3 |              5 |
| ~computer/cpu1/n_rd0 |                                        |                                                               |                3 |              6 |
| ~clk_inst/eth_clk    | computer/io1/ps2ClkFilter[5]_i_1_n_0   |                                                               |                2 |              6 |
|  clk_inst/vga_clk    |                                        |                                                               |                7 |              7 |
| ~clk_inst/eth_clk    | computer/io1/dispCharWRData[7]_i_1_n_0 |                                                               |                3 |              7 |
| ~clk_inst/eth_clk    | computer/io1/param10__0                |                                                               |                3 |              7 |
| ~clk_inst/eth_clk    | computer/io1/param20__0                |                                                               |                4 |              7 |
| ~clk_inst/eth_clk    | computer/io1/param40__0                | computer/io1/param4[6]_i_1_n_0                                |                4 |              7 |
| ~clk_inst/eth_clk    | computer/io1/param30__0                |                                                               |                3 |              7 |
| ~clk_inst/eth_clk    | computer/io1/ps2ConvertedByte          |                                                               |                2 |              7 |
| ~clk_inst/eth_clk    | computer/io1/cursorHoriz[6]_i_1_n_0    |                                                               |                3 |              7 |
| ~clk_inst/eth_clk    | computer/io1/cursorVertRestore0        | computer/io1/cursorHorizRestore[6]_i_1_n_0                    |                4 |              7 |
| ~clk_inst/eth_clk    | computer/io1/ps2Byte                   | computer/io1/ps2Byte[7]_i_1_n_0                               |                2 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/AD[7]_i_1_n_0            | reset_IBUF                                                    |                2 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/p_1_out[1]               |                                                               |                4 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/DL[7]_i_1_n_0            | reset_IBUF                                                    |                5 |              8 |
| ~clk_inst/eth_clk    | computer/io1/ps2PreviousByte           |                                                               |                2 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/IR[7]_i_1_n_0            | reset_IBUF                                                    |                6 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/BAL[7]_i_1_n_0           | reset_IBUF                                                    |                3 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/Y[7]_i_1_n_0             |                                                               |                6 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/BAH[7]_i_1_n_0           | reset_IBUF                                                    |                4 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/X[7]_i_1_n_0             |                                                               |                3 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/S[7]_i_1_n_0             | reset_IBUF                                                    |                2 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/PC[7]_i_1_n_0            | reset_IBUF                                                    |                3 |              8 |
|  clk_inst/vga_clk    | computer/cpu1/PC[15]_i_1_n_0           | reset_IBUF                                                    |                4 |              8 |
|  computer/cpu1/n_wr0 | computer/io1/dispByteLatch             |                                                               |                5 |              8 |
| ~clk_inst/eth_clk    | computer/io1/p_70_in                   | computer/io1/vertLineCount                                    |                4 |             10 |
| ~clk_inst/eth_clk    |                                        | computer/io1/p_70_in                                          |                3 |             12 |
| ~clk_inst/eth_clk    | computer/io1/savedCursorHoriz0         |                                                               |               11 |             12 |
| ~clk_inst/eth_clk    | computer/io1/kbInPointer__0            |                                                               |                2 |             16 |
| ~clk_inst/eth_clk    | computer/io1/kbWatchdogTimer           | computer/io1/kbWatchdogTimer[0]_i_1_n_0                       |                7 |             26 |
|  clk_inst/eth_clk    |                                        | computer/io1/clear                                            |                7 |             26 |
| ~clk_inst/eth_clk    | computer/io1/kbWriteTimer[0]_i_1_n_0   |                                                               |                7 |             26 |
|  clk_inst/vga_clk    |                                        | reset_IBUF                                                    |               22 |             31 |
| ~clk_inst/eth_clk    |                                        |                                                               |               23 |             36 |
+----------------------+----------------------------------------+---------------------------------------------------------------+------------------+----------------+


