//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Sun Jul 26 12:56:54 2015
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Sun Jun 23 12:26:45 2019
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 4
`define MEMORY_CONTROLLER_TAG_SIZE 9

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest)
);

endmodule

`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	return_val
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_main_BB__1_1 = 6'd1;
parameter [5:0] LEGUP_F_main_BB__1_2 = 6'd2;
parameter [5:0] LEGUP_F_main_BB__14_3 = 6'd3;
parameter [5:0] LEGUP_F_main_BB__16_4 = 6'd4;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5 = 6'd5;
parameter [5:0] LEGUP_F_main_BB__27_6 = 6'd6;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7 = 6'd7;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8 = 6'd8;
parameter [5:0] LEGUP_F_main_BB__33_9 = 6'd9;
parameter [5:0] LEGUP_F_main_BB__37_10 = 6'd10;
parameter [5:0] LEGUP_F_main_BB__39_11 = 6'd11;
parameter [5:0] LEGUP_F_main_BB__42_12 = 6'd12;
parameter [5:0] LEGUP_F_main_BB__44_13 = 6'd13;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14 = 6'd14;
parameter [5:0] LEGUP_F_main_BB__53_15 = 6'd15;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexitii_16 = 6'd16;
parameter [5:0] LEGUP_F_main_BB_float64_is_signaling_nanexitii_17 = 6'd17;
parameter [5:0] LEGUP_F_main_BB__59_18 = 6'd18;
parameter [5:0] LEGUP_F_main_BB__63_19 = 6'd19;
parameter [5:0] LEGUP_F_main_BB__65_20 = 6'd20;
parameter [5:0] LEGUP_F_main_BB__68_21 = 6'd21;
parameter [5:0] LEGUP_F_main_BB__70_22 = 6'd22;
parameter [5:0] LEGUP_F_main_BB__72_23 = 6'd23;
parameter [5:0] LEGUP_F_main_BB__74_24 = 6'd24;
parameter [5:0] LEGUP_F_main_BB__80_25 = 6'd25;
parameter [5:0] LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26 = 6'd26;
parameter [5:0] LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27 = 6'd27;
parameter [5:0] LEGUP_F_main_BB__90_28 = 6'd28;
parameter [5:0] LEGUP_F_main_BB__93_29 = 6'd29;
parameter [5:0] LEGUP_F_main_BB__94_30 = 6'd30;
parameter [5:0] LEGUP_F_main_BB__96_31 = 6'd31;
parameter [5:0] LEGUP_F_main_BB__102_32 = 6'd32;
parameter [5:0] LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33 = 6'd33;
parameter [5:0] LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34 = 6'd34;
parameter [5:0] LEGUP_F_main_BB_roundAndPackFloat64exiti_35 = 6'd35;
parameter [5:0] LEGUP_F_main_BB_roundAndPackFloat64exiti_36 = 6'd36;
parameter [5:0] LEGUP_F_main_BB_roundAndPackFloat64exiti_37 = 6'd37;
parameter [5:0] LEGUP_F_main_BB_roundAndPackFloat64exiti_38 = 6'd38;
parameter [5:0] LEGUP_F_main_BB_roundAndPackFloat64exiti_39 = 6'd39;
parameter [5:0] LEGUP_F_main_BB_float64_mulexit_40 = 6'd40;
parameter [5:0] LEGUP_F_main_BB_float64_mulexit_41 = 6'd41;
parameter [5:0] LEGUP_F_main_BB__157_42 = 6'd42;
parameter [5:0] LEGUP_F_main_BB__160_43 = 6'd43;
parameter [5:0] LEGUP_F_main_BB__162_44 = 6'd44;
parameter [5:0] LEGUP_F_main_BB__164_45 = 6'd45;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg [31:0] return_val;
reg [5:0] cur_state;
reg [5:0] next_state;
reg [31:0] main_1_float_exception_flags0;
reg [31:0] main_1_float_exception_flags0_reg;
reg [31:0] main_1_main_result02;
reg [31:0] main_1_main_result02_reg;
reg [31:0] main_1_2;
reg [31:0] main_1_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_scevgep3_reg;
reg [63:0] main_1_3;
reg [63:0] main_1_3_reg;
reg [63:0] main_1_4;
reg [63:0] main_1_4_reg;
reg [63:0] main_1_5;
reg [63:0] main_1_5_reg;
reg [63:0] main_1_6;
reg [63:0] main_1_6_reg;
reg [31:0] main_1_tri18i;
reg [31:0] main_1_tri18i_reg;
reg [31:0] main_1_7;
reg [31:0] main_1_7_reg;
reg [63:0] main_1_8;
reg [63:0] main_1_8_reg;
reg [63:0] main_1_9;
reg [63:0] main_1_9_reg;
reg [31:0] main_1_tri17i;
reg [31:0] main_1_tri17i_reg;
reg [31:0] main_1_10;
reg [31:0] main_1_10_reg;
reg [63:0] main_1_11;
reg [63:0] main_1_11_reg;
reg [63:0] main_1_12;
reg [63:0] main_1_12_reg;
reg  main_1_13;
reg  main_1_13_reg;
reg  main_14_15;
reg  main_14_15_reg;
reg  main_16_17;
reg  main_16_17_reg;
reg [31:0] main_16_18;
reg [31:0] main_16_18_reg;
reg  main_16_19;
reg  main_16_19_reg;
reg  main_16_orcondi;
reg  main_16_orcondi_reg;
reg [31:0] main_float64_is_signaling_nanexit1i10i_20;
reg [31:0] main_float64_is_signaling_nanexit1i10i_20_reg;
reg [31:0] main_float64_is_signaling_nanexit1i10i_21;
reg [31:0] main_float64_is_signaling_nanexit1i10i_21_reg;
reg  main_float64_is_signaling_nanexit1i10i_not4;
reg  main_float64_is_signaling_nanexit1i10i_not4_reg;
reg  main_float64_is_signaling_nanexit1i10i_1;
reg  main_float64_is_signaling_nanexit1i10i_1_reg;
reg [62:0] main_float64_is_signaling_nanexit1i10i_22;
reg [62:0] main_float64_is_signaling_nanexit1i10i_22_reg;
reg  main_float64_is_signaling_nanexit1i10i_23;
reg  main_float64_is_signaling_nanexit1i10i_23_reg;
reg [31:0] main_float64_is_signaling_nanexit1i10i_24;
reg [31:0] main_float64_is_signaling_nanexit1i10i_24_reg;
reg [31:0] main_float64_is_signaling_nanexit1i10i_25;
reg [31:0] main_float64_is_signaling_nanexit1i10i_25_reg;
reg  main_float64_is_signaling_nanexit1i10i_26;
reg  main_float64_is_signaling_nanexit1i10i_26_reg;
reg [31:0] main_27_28;
reg [31:0] main_27_28_reg;
reg  main_27_29;
reg  main_27_29_reg;
reg  main_float64_is_signaling_nanexiti11i_30;
reg  main_float64_is_signaling_nanexiti11i_30_reg;
reg  main_float64_is_signaling_nanexiti11i_31;
reg  main_float64_is_signaling_nanexiti11i_31_reg;
reg [31:0] main_float64_is_signaling_nanexiti11i_32;
reg [31:0] main_float64_is_signaling_nanexiti11i_32_reg;
reg [31:0] main_float64_is_signaling_nanexiti11i_float_exception_flags0;
reg [31:0] main_float64_is_signaling_nanexiti11i_float_exception_flags0_reg;
reg  main_float64_is_signaling_nanexiti11i_;
reg  main_float64_is_signaling_nanexiti11i__reg;
reg [63:0] main_float64_is_signaling_nanexiti11i_mux2vi14i;
reg [63:0] main_float64_is_signaling_nanexiti11i_mux2vi14i_reg;
reg [63:0] main_float64_is_signaling_nanexiti11i_mux2i15i;
reg [63:0] main_float64_is_signaling_nanexiti11i_mux2i15i_reg;
reg [63:0] main_33_34;
reg [63:0] main_33_34_reg;
reg [63:0] main_33_35;
reg [63:0] main_33_35_reg;
reg  main_33_36;
reg  main_33_36_reg;
reg [31:0] main_37_38;
reg [31:0] main_37_38_reg;
reg [63:0] main_39_40;
reg [63:0] main_39_40_reg;
reg [63:0] main_39_41;
reg [63:0] main_39_41_reg;
reg  main_42_43;
reg  main_42_43_reg;
reg [31:0] main_float64_is_signaling_nanexit1ii_45;
reg [31:0] main_float64_is_signaling_nanexit1ii_45_reg;
reg [31:0] main_float64_is_signaling_nanexit1ii_46;
reg [31:0] main_float64_is_signaling_nanexit1ii_46_reg;
reg  main_float64_is_signaling_nanexit1ii_47;
reg  main_float64_is_signaling_nanexit1ii_47_reg;
reg  main_float64_is_signaling_nanexit1ii_not3;
reg  main_float64_is_signaling_nanexit1ii_not3_reg;
reg  main_float64_is_signaling_nanexit1ii_2;
reg  main_float64_is_signaling_nanexit1ii_2_reg;
reg [62:0] main_float64_is_signaling_nanexit1ii_48;
reg [62:0] main_float64_is_signaling_nanexit1ii_48_reg;
reg  main_float64_is_signaling_nanexit1ii_49;
reg  main_float64_is_signaling_nanexit1ii_49_reg;
reg [31:0] main_float64_is_signaling_nanexit1ii_50;
reg [31:0] main_float64_is_signaling_nanexit1ii_50_reg;
reg [31:0] main_float64_is_signaling_nanexit1ii_51;
reg [31:0] main_float64_is_signaling_nanexit1ii_51_reg;
reg  main_float64_is_signaling_nanexit1ii_52;
reg  main_float64_is_signaling_nanexit1ii_52_reg;
reg [31:0] main_53_54;
reg [31:0] main_53_54_reg;
reg  main_53_55;
reg  main_53_55_reg;
reg  main_float64_is_signaling_nanexitii_56;
reg  main_float64_is_signaling_nanexitii_56_reg;
reg  main_float64_is_signaling_nanexitii_57;
reg  main_float64_is_signaling_nanexitii_57_reg;
reg [31:0] main_float64_is_signaling_nanexitii_58;
reg [31:0] main_float64_is_signaling_nanexitii_58_reg;
reg [31:0] main_float64_is_signaling_nanexitii_float_exception_flags05;
reg [31:0] main_float64_is_signaling_nanexitii_float_exception_flags05_reg;
reg  main_float64_is_signaling_nanexitii_6;
reg  main_float64_is_signaling_nanexitii_6_reg;
reg [63:0] main_float64_is_signaling_nanexitii_mux2vii;
reg [63:0] main_float64_is_signaling_nanexitii_mux2vii_reg;
reg [63:0] main_float64_is_signaling_nanexitii_mux2ii;
reg [63:0] main_float64_is_signaling_nanexitii_mux2ii_reg;
reg [63:0] main_59_60;
reg [63:0] main_59_60_reg;
reg [63:0] main_59_61;
reg [63:0] main_59_61_reg;
reg  main_59_62;
reg  main_59_62_reg;
reg [31:0] main_63_64;
reg [31:0] main_63_64_reg;
reg [63:0] main_65_66;
reg [63:0] main_65_66_reg;
reg [63:0] main_65_67;
reg [63:0] main_65_67_reg;
reg  main_68_69;
reg  main_68_69_reg;
reg  main_70_71;
reg  main_70_71_reg;
reg [63:0] main_72_73;
reg [63:0] main_72_73_reg;
reg [63:0] main_74_75;
reg [63:0] main_74_75_reg;
reg [31:0] main_74_extracttii4i;
reg [31:0] main_74_extracttii4i_reg;
reg  main_74_76;
reg  main_74_76_reg;
reg [63:0] main_74_77;
reg [63:0] main_74_77_reg;
reg [31:0] main_74_78;
reg [31:0] main_74_78_reg;
reg [31:0] main_74_aiii5i;
reg [31:0] main_74_aiii5i_reg;
reg [31:0] main_74_iii6i;
reg [31:0] main_74_iii6i_reg;
reg  main_74_79;
reg  main_74_79_reg;
reg [31:0] main_80_81;
reg [31:0] main_80_81_reg;
reg [31:0] main_80_82;
reg [31:0] main_80_82_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_1iii7i;
reg [31:0] main_normalizeFloat64Subnormalexit9i_1iii7i_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i;
reg [31:0] main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_83;
reg [31:0] main_normalizeFloat64Subnormalexit9i_83_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_normalizeFloat64Subnormalexit9i_84;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_normalizeFloat64Subnormalexit9i_84_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_85;
reg [31:0] main_normalizeFloat64Subnormalexit9i_85_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_86;
reg [31:0] main_normalizeFloat64Subnormalexit9i_86_reg;
reg [31:0] main_normalizeFloat64Subnormalexit9i_87;
reg [31:0] main_normalizeFloat64Subnormalexit9i_87_reg;
reg [63:0] main_normalizeFloat64Subnormalexit9i_88;
reg [63:0] main_normalizeFloat64Subnormalexit9i_88_reg;
reg [63:0] main_normalizeFloat64Subnormalexit9i_89;
reg [63:0] main_normalizeFloat64Subnormalexit9i_89_reg;
reg [63:0] main_90_91;
reg [63:0] main_90_91_reg;
reg  main_90_92;
reg  main_90_92_reg;
reg [63:0] main_94_95;
reg [63:0] main_94_95_reg;
reg [63:0] main_96_97;
reg [63:0] main_96_97_reg;
reg [31:0] main_96_extracttiii;
reg [31:0] main_96_extracttiii_reg;
reg  main_96_98;
reg  main_96_98_reg;
reg [63:0] main_96_99;
reg [63:0] main_96_99_reg;
reg [31:0] main_96_100;
reg [31:0] main_96_100_reg;
reg [31:0] main_96_aiiii;
reg [31:0] main_96_aiiii_reg;
reg [31:0] main_96_iiii;
reg [31:0] main_96_iiii_reg;
reg  main_96_101;
reg  main_96_101_reg;
reg [31:0] main_102_103;
reg [31:0] main_102_103_reg;
reg [31:0] main_102_104;
reg [31:0] main_102_104_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_1iiii;
reg [31:0] main_normalizeFloat64Subnormalexiti_1iiii_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_shiftCount1iiii;
reg [31:0] main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_105;
reg [31:0] main_normalizeFloat64Subnormalexiti_105_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_normalizeFloat64Subnormalexiti_106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_normalizeFloat64Subnormalexiti_106_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_107;
reg [31:0] main_normalizeFloat64Subnormalexiti_107_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_108;
reg [31:0] main_normalizeFloat64Subnormalexiti_108_reg;
reg [31:0] main_normalizeFloat64Subnormalexiti_109;
reg [31:0] main_normalizeFloat64Subnormalexiti_109_reg;
reg [63:0] main_normalizeFloat64Subnormalexiti_110;
reg [63:0] main_normalizeFloat64Subnormalexiti_110_reg;
reg [63:0] main_normalizeFloat64Subnormalexiti_111;
reg [63:0] main_normalizeFloat64Subnormalexiti_111_reg;
reg [63:0] main_roundAndPackFloat64exiti_112;
reg [63:0] main_roundAndPackFloat64exiti_112_reg;
reg [63:0] main_roundAndPackFloat64exiti_113;
reg [63:0] main_roundAndPackFloat64exiti_113_reg;
reg [63:0] main_roundAndPackFloat64exiti_114;
reg [63:0] main_roundAndPackFloat64exiti_114_reg;
reg [63:0] main_roundAndPackFloat64exiti_115;
reg [63:0] main_roundAndPackFloat64exiti_115_reg;
reg [63:0] main_roundAndPackFloat64exiti_116;
reg [63:0] main_roundAndPackFloat64exiti_116_reg;
reg [63:0] main_roundAndPackFloat64exiti_117;
reg [63:0] main_roundAndPackFloat64exiti_117_reg;
reg [63:0] main_roundAndPackFloat64exiti_118;
reg [63:0] main_roundAndPackFloat64exiti_118_reg;
reg [63:0] main_roundAndPackFloat64exiti_119;
reg [63:0] main_roundAndPackFloat64exiti_119_reg;
reg [63:0] main_roundAndPackFloat64exiti_120;
reg [63:0] main_roundAndPackFloat64exiti_120_reg;
reg [63:0] main_roundAndPackFloat64exiti_121;
reg [63:0] main_roundAndPackFloat64exiti_121_reg;
reg [63:0] main_roundAndPackFloat64exiti_122;
reg [63:0] main_roundAndPackFloat64exiti_122_reg;
reg [63:0] main_roundAndPackFloat64exiti_123;
reg [63:0] main_roundAndPackFloat64exiti_123_reg;
reg [63:0] main_roundAndPackFloat64exiti_124;
reg [63:0] main_roundAndPackFloat64exiti_124_reg;
reg [63:0] main_roundAndPackFloat64exiti_125;
reg [63:0] main_roundAndPackFloat64exiti_125_reg;
reg [63:0] main_roundAndPackFloat64exiti_126;
reg [63:0] main_roundAndPackFloat64exiti_126_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic1;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic1_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic2;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic2_reg;
reg [63:0] main_roundAndPackFloat64exiti_overflow_intrinsic_sum;
reg [63:0] main_roundAndPackFloat64exiti_overflow_intrinsic_sum_reg;
reg [64:0] main_roundAndPackFloat64exiti_127;
reg [64:0] main_roundAndPackFloat64exiti_127_reg;
reg [63:0] main_roundAndPackFloat64exiti_tr;
reg [63:0] main_roundAndPackFloat64exiti_tr_reg;
reg [63:0] main_roundAndPackFloat64exiti_128;
reg [63:0] main_roundAndPackFloat64exiti_128_reg;
reg [63:0] main_roundAndPackFloat64exiti_129;
reg [63:0] main_roundAndPackFloat64exiti_129_reg;
reg [63:0] main_roundAndPackFloat64exiti_130;
reg [63:0] main_roundAndPackFloat64exiti_130_reg;
reg [63:0] main_roundAndPackFloat64exiti_131;
reg [63:0] main_roundAndPackFloat64exiti_131_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic4;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic4_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic5;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic5_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic6;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic6_reg;
reg [63:0] main_roundAndPackFloat64exiti_overflow_intrinsic_sum7;
reg [63:0] main_roundAndPackFloat64exiti_overflow_intrinsic_sum7_reg;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic8;
reg [64:0] main_roundAndPackFloat64exiti_overflow_intrinsic8_reg;
reg [63:0] main_roundAndPackFloat64exiti_132;
reg [63:0] main_roundAndPackFloat64exiti_132_reg;
reg [63:0] main_roundAndPackFloat64exiti_133;
reg [63:0] main_roundAndPackFloat64exiti_133_reg;
reg [63:0] main_roundAndPackFloat64exiti_134;
reg [63:0] main_roundAndPackFloat64exiti_134_reg;
reg  main_roundAndPackFloat64exiti_135;
reg  main_roundAndPackFloat64exiti_135_reg;
reg [63:0] main_roundAndPackFloat64exiti_136;
reg [63:0] main_roundAndPackFloat64exiti_136_reg;
reg [63:0] main_roundAndPackFloat64exiti_137;
reg [63:0] main_roundAndPackFloat64exiti_137_reg;
reg [63:0] main_roundAndPackFloat64exiti_138;
reg [63:0] main_roundAndPackFloat64exiti_138_reg;
reg  main_roundAndPackFloat64exiti_139;
reg  main_roundAndPackFloat64exiti_139_reg;
reg [63:0] main_roundAndPackFloat64exiti_i;
reg [63:0] main_roundAndPackFloat64exiti_i_reg;
reg [31:0] main_roundAndPackFloat64exiti_trii;
reg [31:0] main_roundAndPackFloat64exiti_trii_reg;
reg [31:0] main_roundAndPackFloat64exiti_140;
reg [31:0] main_roundAndPackFloat64exiti_140_reg;
reg  main_roundAndPackFloat64exiti_not;
reg  main_roundAndPackFloat64exiti_not_reg;
reg [31:0] main_roundAndPackFloat64exiti_141;
reg [31:0] main_roundAndPackFloat64exiti_141_reg;
reg [31:0] main_roundAndPackFloat64exiti_float_exception_flags0;
reg [31:0] main_roundAndPackFloat64exiti_float_exception_flags0_reg;
reg [63:0] main_roundAndPackFloat64exiti_142;
reg [63:0] main_roundAndPackFloat64exiti_142_reg;
reg [63:0] main_roundAndPackFloat64exiti_143;
reg [63:0] main_roundAndPackFloat64exiti_143_reg;
reg  main_roundAndPackFloat64exiti_144;
reg  main_roundAndPackFloat64exiti_144_reg;
reg [31:0] main_roundAndPackFloat64exiti_145;
reg [31:0] main_roundAndPackFloat64exiti_145_reg;
reg [31:0] main_roundAndPackFloat64exiti_146;
reg [31:0] main_roundAndPackFloat64exiti_146_reg;
reg [63:0] main_roundAndPackFloat64exiti_147;
reg [63:0] main_roundAndPackFloat64exiti_147_reg;
reg [63:0] main_roundAndPackFloat64exiti_148;
reg [63:0] main_roundAndPackFloat64exiti_148_reg;
reg [63:0] main_roundAndPackFloat64exiti_149;
reg [63:0] main_roundAndPackFloat64exiti_149_reg;
reg [63:0] main_roundAndPackFloat64exiti_150;
reg [63:0] main_roundAndPackFloat64exiti_150_reg;
reg [31:0] main_float64_mulexit_float_exception_flags4;
reg [31:0] main_float64_mulexit_float_exception_flags4_reg;
reg [63:0] main_float64_mulexit_0i;
reg [63:0] main_float64_mulexit_0i_reg;
reg [63:0] main_float64_mulexit_151;
reg [63:0] main_float64_mulexit_151_reg;
reg  main_float64_mulexit_152;
reg  main_float64_mulexit_152_reg;
reg [31:0] main_float64_mulexit_153;
reg [31:0] main_float64_mulexit_153_reg;
reg [31:0] main_float64_mulexit_154;
reg [31:0] main_float64_mulexit_154_reg;
reg [31:0] main_float64_mulexit_156;
reg [31:0] main_float64_mulexit_156_reg;
reg  main_float64_mulexit_exitcond1;
reg  main_float64_mulexit_exitcond1_reg;
reg  main_157_159;
reg  main_157_159_reg;
reg [4:0] a_input_address_a;
reg  a_input_write_enable_a;
wire [63:0] a_input_in_a;
wire [63:0] a_input_out_a;
wire [4:0] a_input_address_b;
wire  a_input_write_enable_b;
wire [63:0] a_input_in_b;
wire [63:0] a_input_out_b;
reg [4:0] b_input_address_a;
reg  b_input_write_enable_a;
wire [63:0] b_input_in_a;
wire [63:0] b_input_out_a;
wire [4:0] b_input_address_b;
wire  b_input_write_enable_b;
wire [63:0] b_input_in_b;
wire [63:0] b_input_out_b;
reg [4:0] z_output_address_a;
reg  z_output_write_enable_a;
wire [63:0] z_output_in_a;
wire [63:0] z_output_out_a;
wire [4:0] z_output_address_b;
wire  z_output_write_enable_b;
wire [63:0] z_output_in_b;
wire [63:0] z_output_out_b;
reg [7:0] countLeadingZeros32countLeadingZerosHigh_address_a;
reg  countLeadingZeros32countLeadingZerosHigh_write_enable_a;
wire [31:0] countLeadingZeros32countLeadingZerosHigh_in_a;
wire [31:0] countLeadingZeros32countLeadingZerosHigh_out_a;
wire [7:0] countLeadingZeros32countLeadingZerosHigh_address_b;
wire  countLeadingZeros32countLeadingZerosHigh_write_enable_b;
wire [31:0] countLeadingZeros32countLeadingZerosHigh_in_b;
wire [31:0] countLeadingZeros32countLeadingZerosHigh_out_b;
reg  lpm_mult_main_roundAndPackFloat64exiti_123_en;
reg [63:0] main_roundAndPackFloat64exiti_123_stage0_reg;
reg  lpm_mult_main_roundAndPackFloat64exiti_124_en;
reg [63:0] main_roundAndPackFloat64exiti_124_stage0_reg;
reg  lpm_mult_main_roundAndPackFloat64exiti_125_en;
reg [63:0] main_roundAndPackFloat64exiti_125_stage0_reg;
reg  lpm_mult_main_roundAndPackFloat64exiti_126_en;
reg [63:0] main_roundAndPackFloat64exiti_126_stage0_reg;

// Local Rams


// @a_input = internal unnamed_addr constant [20 x i64] [i64 9218868437227405312, i64 9223090561878065152, i64 9218868437227405312, i64 9218868437227405312, i64 4607182418800017408, i64 0, i64 4607182418...
rom_dual_port a_input (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( a_input_address_a ),
	.address_b( a_input_address_b ),
	.q_a( a_input_out_a ),
	.q_b( a_input_out_b)
);
defparam a_input.width_a = 64;
defparam a_input.width_b = 64;
defparam a_input.widthad_a = 5;
defparam a_input.widthad_b = 5;
defparam a_input.numwords_a = 20;
defparam a_input.numwords_b = 20;
defparam a_input.latency = 1;
defparam a_input.init_file = "a_input.mif";


// @b_input = internal unnamed_addr constant [20 x i64] [i64 -1, i64 -4503599627370496, i64 0, i64 4607182418800017408, i64 -281474976710656, i64 9218868437227405312, i64 9218868437227405312, i64 4607182...
rom_dual_port b_input (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( b_input_address_a ),
	.address_b( b_input_address_b ),
	.q_a( b_input_out_a ),
	.q_b( b_input_out_b)
);
defparam b_input.width_a = 64;
defparam b_input.width_b = 64;
defparam b_input.widthad_a = 5;
defparam b_input.widthad_b = 5;
defparam b_input.numwords_a = 20;
defparam b_input.numwords_b = 20;
defparam b_input.latency = 1;
defparam b_input.init_file = "b_input.mif";


// @z_output = internal unnamed_addr constant [20 x i64] [i64 -1, i64 9223090561878065152, i64 9223372036854775807, i64 9218868437227405312, i64 -281474976710656, i64 9223372036854775807, i64 92188684372...
rom_dual_port z_output (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( z_output_address_a ),
	.address_b( z_output_address_b ),
	.q_a( z_output_out_a ),
	.q_b( z_output_out_b)
);
defparam z_output.width_a = 64;
defparam z_output.width_b = 64;
defparam z_output.widthad_a = 5;
defparam z_output.widthad_b = 5;
defparam z_output.numwords_a = 20;
defparam z_output.numwords_b = 20;
defparam z_output.latency = 1;
defparam z_output.init_file = "z_output.mif";


// @countLeadingZeros32.countLeadingZerosHigh = internal unnamed_addr constant [256 x i32] [i32 8, i32 7, i32 6, i32 6, i32 5, i32 5, i32 5, i32 5, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4,...
rom_dual_port countLeadingZeros32countLeadingZerosHigh (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( countLeadingZeros32countLeadingZerosHigh_address_a ),
	.address_b( countLeadingZeros32countLeadingZerosHigh_address_b ),
	.q_a( countLeadingZeros32countLeadingZerosHigh_out_a ),
	.q_b( countLeadingZeros32countLeadingZerosHigh_out_b)
);
defparam countLeadingZeros32countLeadingZerosHigh.width_a = 32;
defparam countLeadingZeros32countLeadingZerosHigh.width_b = 32;
defparam countLeadingZeros32countLeadingZerosHigh.widthad_a = 8;
defparam countLeadingZeros32countLeadingZerosHigh.widthad_b = 8;
defparam countLeadingZeros32countLeadingZerosHigh.numwords_a = 256;
defparam countLeadingZeros32countLeadingZerosHigh.numwords_b = 256;
defparam countLeadingZeros32countLeadingZerosHigh.latency = 1;
defparam countLeadingZeros32countLeadingZerosHigh.init_file = "countLeadingZeros32countLeadingZerosHigh.mif";


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* main: %float64_mul.exit*/
	/*   %155 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([65 x i8]* @.str, i32 0, i32 0), i64 %3, i64 %4, i64 %151, i64 %.0.i) #1*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_41)) begin
		$write("a_input=%0x b_input=%0x expected=%0x output=%0x\n", $signed(main_1_3_reg), $signed(main_1_4_reg), $signed(main_float64_mulexit_151), $signed(main_float64_mulexit_0i_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_1_3_reg) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_1_4_reg) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_float64_mulexit_151) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_float64_mulexit_0i_reg) === 1'bX) finish <= 0;
	end
	/* main: %157*/
	/*   %158 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([12 x i8]* @.str1, i32 0, i32 0), i32 %154) #1*/
	if ((cur_state == LEGUP_F_main_BB__157_42)) begin
		$write("Result: %d\n", $signed(main_float64_mulexit_154_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_float64_mulexit_154_reg) === 1'bX) finish <= 0;
	end
	/* main: %160*/
	/*   %161 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str2, i32 0, i32 0)) #1*/
	if ((cur_state == LEGUP_F_main_BB__160_43)) begin
		$write("RESULT: PASS\n");
	end
	/* main: %162*/
	/*   %163 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str3, i32 0, i32 0)) #1*/
	if ((cur_state == LEGUP_F_main_BB__162_44)) begin
		$write("RESULT: FAIL\n");
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_main_BB__1_1;
LEGUP_F_main_BB__102_32:
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33;
LEGUP_F_main_BB__14_3:
	if ((main_14_15 == 1'd1))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5;
	else if ((main_14_15 == 1'd0))
		next_state = LEGUP_F_main_BB__16_4;
LEGUP_F_main_BB__157_42:
	if ((main_157_159 == 1'd1))
		next_state = LEGUP_F_main_BB__160_43;
	else if ((main_157_159 == 1'd0))
		next_state = LEGUP_F_main_BB__162_44;
LEGUP_F_main_BB__160_43:
		next_state = LEGUP_F_main_BB__164_45;
LEGUP_F_main_BB__162_44:
		next_state = LEGUP_F_main_BB__164_45;
LEGUP_F_main_BB__164_45:
		next_state = LEGUP_0;
LEGUP_F_main_BB__16_4:
	if ((main_16_orcondi == 1'd1))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5;
	else if ((main_16_orcondi == 1'd0))
		next_state = LEGUP_F_main_BB__33_9;
LEGUP_F_main_BB__1_1:
		next_state = LEGUP_F_main_BB__1_2;
LEGUP_F_main_BB__1_2:
	if ((main_1_13 == 1'd1))
		next_state = LEGUP_F_main_BB__14_3;
	else if ((main_1_13 == 1'd0))
		next_state = LEGUP_F_main_BB__42_12;
LEGUP_F_main_BB__27_6:
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7;
LEGUP_F_main_BB__33_9:
	if ((main_33_36 == 1'd1))
		next_state = LEGUP_F_main_BB__37_10;
	else if ((main_33_36 == 1'd0))
		next_state = LEGUP_F_main_BB__39_11;
LEGUP_F_main_BB__37_10:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__39_11:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__42_12:
	if ((main_42_43 == 1'd1))
		next_state = LEGUP_F_main_BB__44_13;
	else if ((main_42_43 == 1'd0))
		next_state = LEGUP_F_main_BB__68_21;
LEGUP_F_main_BB__44_13:
	if ((main_1_2_reg == 32'd4))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14;
	else if ((main_1_2_reg == 32'd0))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14;
	else if ((main_1_2_reg != 32'd4) && (main_1_2_reg != 32'd0))
		next_state = LEGUP_F_main_BB__59_18;
LEGUP_F_main_BB__53_15:
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexitii_16;
LEGUP_F_main_BB__59_18:
	if ((main_59_62 == 1'd1))
		next_state = LEGUP_F_main_BB__63_19;
	else if ((main_59_62 == 1'd0))
		next_state = LEGUP_F_main_BB__65_20;
LEGUP_F_main_BB__63_19:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__65_20:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__68_21:
	if ((main_68_69 == 1'd1))
		next_state = LEGUP_F_main_BB__70_22;
	else if ((main_68_69 == 1'd0))
		next_state = LEGUP_F_main_BB__90_28;
LEGUP_F_main_BB__70_22:
	if ((main_70_71 == 1'd1))
		next_state = LEGUP_F_main_BB__74_24;
	else if ((main_70_71 == 1'd0))
		next_state = LEGUP_F_main_BB__72_23;
LEGUP_F_main_BB__72_23:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__74_24:
	if ((main_74_79 == 1'd1))
		next_state = LEGUP_F_main_BB__80_25;
	else if ((main_74_79 == 1'd0))
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26;
LEGUP_F_main_BB__80_25:
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26;
LEGUP_F_main_BB__90_28:
	if ((main_90_92 == 1'd1))
		next_state = LEGUP_F_main_BB__93_29;
	else if ((main_90_92 == 1'd0))
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_35;
LEGUP_F_main_BB__93_29:
	if ((main_1_2_reg == 32'd4))
		next_state = LEGUP_F_main_BB__96_31;
	else if ((main_1_2_reg == 32'd0))
		next_state = LEGUP_F_main_BB__96_31;
	else if ((main_1_2_reg != 32'd4) && (main_1_2_reg != 32'd0))
		next_state = LEGUP_F_main_BB__94_30;
LEGUP_F_main_BB__94_30:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB__96_31:
	if ((main_96_101 == 1'd1))
		next_state = LEGUP_F_main_BB__102_32;
	else if ((main_96_101 == 1'd0))
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33;
LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5:
	if ((main_float64_is_signaling_nanexit1i10i_26 == 1'd1))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7;
	else if ((main_float64_is_signaling_nanexit1i10i_26 == 1'd0))
		next_state = LEGUP_F_main_BB__27_6;
LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14:
	if ((main_float64_is_signaling_nanexit1ii_52 == 1'd1))
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexitii_16;
	else if ((main_float64_is_signaling_nanexit1ii_52 == 1'd0))
		next_state = LEGUP_F_main_BB__53_15;
LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7:
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8;
LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB_float64_is_signaling_nanexitii_16:
		next_state = LEGUP_F_main_BB_float64_is_signaling_nanexitii_17;
LEGUP_F_main_BB_float64_is_signaling_nanexitii_17:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
LEGUP_F_main_BB_float64_mulexit_40:
		next_state = LEGUP_F_main_BB_float64_mulexit_41;
LEGUP_F_main_BB_float64_mulexit_41:
	if ((main_float64_mulexit_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_main_BB__157_42;
	else if ((main_float64_mulexit_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_main_BB__1_1;
LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26:
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27;
LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27:
		next_state = LEGUP_F_main_BB__90_28;
LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33:
		next_state = LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34;
LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34:
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_35;
LEGUP_F_main_BB_roundAndPackFloat64exiti_35:
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_36;
LEGUP_F_main_BB_roundAndPackFloat64exiti_36:
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_37;
LEGUP_F_main_BB_roundAndPackFloat64exiti_37:
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_38;
LEGUP_F_main_BB_roundAndPackFloat64exiti_38:
		next_state = LEGUP_F_main_BB_roundAndPackFloat64exiti_39;
LEGUP_F_main_BB_roundAndPackFloat64exiti_39:
		next_state = LEGUP_F_main_BB_float64_mulexit_40;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %1*/
	/*   %float_exception_flags.0 = phi i32 [ 0, %0 ], [ %float_exception_flags.4, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_float_exception_flags0 = 32'd0;
	end
	/* main: %1*/
	/*   %float_exception_flags.0 = phi i32 [ 0, %0 ], [ %float_exception_flags.4, %float64_mul.exit ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) */ begin
		main_1_float_exception_flags0 = main_float64_mulexit_float_exception_flags4_reg;
	end
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %float_exception_flags.0 = phi i32 [ 0, %0 ], [ %float_exception_flags.4, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_float_exception_flags0_reg <= main_1_float_exception_flags0;
		if (start == 1'b0 && ^(main_1_float_exception_flags0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_float_exception_flags0_reg"); $finish; end
	end
	/* main: %1*/
	/*   %float_exception_flags.0 = phi i32 [ 0, %0 ], [ %float_exception_flags.4, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) begin
		main_1_float_exception_flags0_reg <= main_1_float_exception_flags0;
		if (start == 1'b0 && ^(main_1_float_exception_flags0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_float_exception_flags0_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %main_result.02 = phi i32 [ 0, %0 ], [ %154, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_main_result02 = 32'd0;
	end
	/* main: %1*/
	/*   %main_result.02 = phi i32 [ 0, %0 ], [ %154, %float64_mul.exit ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) */ begin
		main_1_main_result02 = main_float64_mulexit_154;
	end
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %main_result.02 = phi i32 [ 0, %0 ], [ %154, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_main_result02_reg <= main_1_main_result02;
		if (start == 1'b0 && ^(main_1_main_result02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_main_result02_reg"); $finish; end
	end
	/* main: %1*/
	/*   %main_result.02 = phi i32 [ 0, %0 ], [ %154, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) begin
		main_1_main_result02_reg <= main_1_main_result02;
		if (start == 1'b0 && ^(main_1_main_result02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_main_result02_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %156, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_2 = 32'd0;
	end
	/* main: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %156, %float64_mul.exit ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) */ begin
		main_1_2 = main_float64_mulexit_156_reg;
	end
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %156, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		main_1_2_reg <= main_1_2;
		if (start == 1'b0 && ^(main_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_2_reg"); $finish; end
	end
	/* main: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %156, %float64_mul.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_mulexit_41) & (memory_controller_waitrequest == 1'd0)) & (main_float64_mulexit_exitcond1_reg == 1'd0))) begin
		main_1_2_reg <= main_1_2;
		if (start == 1'b0 && ^(main_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep = getelementptr [20 x i64]* @z_output, i32 0, i32 %2*/
		main_1_scevgep = (1'd0 | (8 * main_1_2_reg));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep = getelementptr [20 x i64]* @z_output, i32 0, i32 %2*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		main_1_scevgep_reg <= main_1_scevgep;
		if (start == 1'b0 && ^(main_1_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep2 = getelementptr [20 x i64]* @b_input, i32 0, i32 %2*/
		main_1_scevgep2 = (1'd0 | (8 * main_1_2_reg));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep2 = getelementptr [20 x i64]* @b_input, i32 0, i32 %2*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		main_1_scevgep2_reg <= main_1_scevgep2;
		if (start == 1'b0 && ^(main_1_scevgep2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %scevgep3 = getelementptr [20 x i64]* @a_input, i32 0, i32 %2*/
		main_1_scevgep3 = (1'd0 | (8 * main_1_2_reg));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %scevgep3 = getelementptr [20 x i64]* @a_input, i32 0, i32 %2*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		main_1_scevgep3_reg <= main_1_scevgep3;
		if (start == 1'b0 && ^(main_1_scevgep3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_scevgep3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %3 = load i64* %scevgep3, align 8, !tbaa !1*/
		main_1_3 = a_input_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %3 = load i64* %scevgep3, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_3_reg <= main_1_3;
		if (start == 1'b0 && ^(main_1_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %4 = load i64* %scevgep2, align 8, !tbaa !1*/
		main_1_4 = b_input_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %4 = load i64* %scevgep2, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_4_reg <= main_1_4;
		if (start == 1'b0 && ^(main_1_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %5 = and i64 %3, 4503599627370495*/
		main_1_5 = (main_1_3 & 64'd4503599627370495);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %5 = and i64 %3, 4503599627370495*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_5_reg <= main_1_5;
		if (start == 1'b0 && ^(main_1_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %6 = lshr i64 %3, 52*/
		main_1_6 = (main_1_3 >>> (64'd52 % 64'd64));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %6 = lshr i64 %3, 52*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_6_reg <= main_1_6;
		if (start == 1'b0 && ^(main_1_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %.tr.i18.i = trunc i64 %6 to i32*/
		main_1_tri18i = main_1_6[31:0];
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %.tr.i18.i = trunc i64 %6 to i32*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_tri18i_reg <= main_1_tri18i;
		if (start == 1'b0 && ^(main_1_tri18i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_tri18i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %7 = and i32 %.tr.i18.i, 2047*/
		main_1_7 = (main_1_tri18i & 32'd2047);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %7 = and i32 %.tr.i18.i, 2047*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_7_reg <= main_1_7;
		if (start == 1'b0 && ^(main_1_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %8 = and i64 %4, 4503599627370495*/
		main_1_8 = (main_1_4 & 64'd4503599627370495);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %8 = and i64 %4, 4503599627370495*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_8_reg <= main_1_8;
		if (start == 1'b0 && ^(main_1_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %9 = lshr i64 %4, 52*/
		main_1_9 = (main_1_4 >>> (64'd52 % 64'd64));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %9 = lshr i64 %4, 52*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_9_reg <= main_1_9;
		if (start == 1'b0 && ^(main_1_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %.tr.i17.i = trunc i64 %9 to i32*/
		main_1_tri17i = main_1_9[31:0];
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %.tr.i17.i = trunc i64 %9 to i32*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_tri17i_reg <= main_1_tri17i;
		if (start == 1'b0 && ^(main_1_tri17i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_tri17i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %10 = and i32 %.tr.i17.i, 2047*/
		main_1_10 = (main_1_tri17i & 32'd2047);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %10 = and i32 %.tr.i17.i, 2047*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_10_reg <= main_1_10;
		if (start == 1'b0 && ^(main_1_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %11 = xor i64 %4, %3*/
		main_1_11 = (main_1_4 ^ main_1_3);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %11 = xor i64 %4, %3*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_11_reg <= main_1_11;
		if (start == 1'b0 && ^(main_1_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %12 = lshr i64 %11, 63*/
		main_1_12 = (main_1_11 >>> (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %12 = lshr i64 %11, 63*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_12_reg <= main_1_12;
		if (start == 1'b0 && ^(main_1_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %13 = icmp eq i32 %7, 2047*/
		main_1_13 = (main_1_7 == 32'd2047);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %13 = icmp eq i32 %7, 2047*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_13_reg <= main_1_13;
		if (start == 1'b0 && ^(main_1_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %14*/
	/*   %15 = icmp eq i32 %2, 1*/
		main_14_15 = (main_1_2_reg == 32'd1);
end
always @(posedge clk) begin
	/* main: %14*/
	/*   %15 = icmp eq i32 %2, 1*/
	if ((cur_state == LEGUP_F_main_BB__14_3)) begin
		main_14_15_reg <= main_14_15;
		if (start == 1'b0 && ^(main_14_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_14_15_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %16*/
	/*   %17 = icmp eq i32 %10, 2047*/
		main_16_17 = (main_1_10_reg == 32'd2047);
end
always @(posedge clk) begin
	/* main: %16*/
	/*   %17 = icmp eq i32 %10, 2047*/
	if ((cur_state == LEGUP_F_main_BB__16_4)) begin
		main_16_17_reg <= main_16_17;
		if (start == 1'b0 && ^(main_16_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_16_17_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %16*/
	/*   %18 = and i32 %2, -5*/
		main_16_18 = (main_1_2_reg & -32'd5);
end
always @(posedge clk) begin
	/* main: %16*/
	/*   %18 = and i32 %2, -5*/
	if ((cur_state == LEGUP_F_main_BB__16_4)) begin
		main_16_18_reg <= main_16_18;
		if (start == 1'b0 && ^(main_16_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_16_18_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %16*/
	/*   %19 = icmp eq i32 %18, 0*/
		main_16_19 = (main_16_18 == 32'd0);
end
always @(posedge clk) begin
	/* main: %16*/
	/*   %19 = icmp eq i32 %18, 0*/
	if ((cur_state == LEGUP_F_main_BB__16_4)) begin
		main_16_19_reg <= main_16_19;
		if (start == 1'b0 && ^(main_16_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_16_19_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %16*/
	/*   %or.cond.i = and i1 %17, %19*/
		main_16_orcondi = (main_16_17 & main_16_19);
end
always @(posedge clk) begin
	/* main: %16*/
	/*   %or.cond.i = and i1 %17, %19*/
	if ((cur_state == LEGUP_F_main_BB__16_4)) begin
		main_16_orcondi_reg <= main_16_orcondi;
		if (start == 1'b0 && ^(main_16_orcondi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_16_orcondi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %20 = lshr i32 13, %2*/
		main_float64_is_signaling_nanexit1i10i_20 = (32'd13 >>> (main_1_2_reg % 32));
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %20 = lshr i32 13, %2*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_20_reg <= main_float64_is_signaling_nanexit1i10i_20;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_20_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %21 = and i32 %20, 1*/
		main_float64_is_signaling_nanexit1i10i_21 = (main_float64_is_signaling_nanexit1i10i_20 & 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %21 = and i32 %20, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_21_reg <= main_float64_is_signaling_nanexit1i10i_21;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_21_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %not.4 = icmp ne i32 %21, 0*/
		main_float64_is_signaling_nanexit1i10i_not4 = (main_float64_is_signaling_nanexit1i10i_21 != 32'd0);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %not.4 = icmp ne i32 %21, 0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_not4_reg <= main_float64_is_signaling_nanexit1i10i_not4;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_not4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_not4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %.1 = and i1 %15, %not.4*/
		main_float64_is_signaling_nanexit1i10i_1 = (main_14_15_reg & main_float64_is_signaling_nanexit1i10i_not4);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %.1 = and i1 %15, %not.4*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_1_reg <= main_float64_is_signaling_nanexit1i10i_1;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %22 = trunc i64 %4 to i63*/
		main_float64_is_signaling_nanexit1i10i_22 = main_1_4_reg[62:0];
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %22 = trunc i64 %4 to i63*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_22_reg <= main_float64_is_signaling_nanexit1i10i_22;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_22_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %23 = icmp ugt i63 %22, -4503599627370496*/
		main_float64_is_signaling_nanexit1i10i_23 = (main_float64_is_signaling_nanexit1i10i_22 > -63'd4503599627370496);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %23 = icmp ugt i63 %22, -4503599627370496*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_23_reg <= main_float64_is_signaling_nanexit1i10i_23;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_23_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %24 = lshr i32 98, %2*/
		main_float64_is_signaling_nanexit1i10i_24 = (32'd98 >>> (main_1_2_reg % 32));
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %24 = lshr i32 98, %2*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_24_reg <= main_float64_is_signaling_nanexit1i10i_24;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_24_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %25 = and i32 %24, 1*/
		main_float64_is_signaling_nanexit1i10i_25 = (main_float64_is_signaling_nanexit1i10i_24 & 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %25 = and i32 %24, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_25_reg <= main_float64_is_signaling_nanexit1i10i_25;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_25_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %26 = icmp eq i32 %25, 0*/
		main_float64_is_signaling_nanexit1i10i_26 = (main_float64_is_signaling_nanexit1i10i_25 == 32'd0);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i10.i*/
	/*   %26 = icmp eq i32 %25, 0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5)) begin
		main_float64_is_signaling_nanexit1i10i_26_reg <= main_float64_is_signaling_nanexit1i10i_26;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1i10i_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1i10i_26_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %27*/
	/*   %28 = and i32 %2, -5*/
		main_27_28 = (main_1_2_reg & -32'd5);
end
always @(posedge clk) begin
	/* main: %27*/
	/*   %28 = and i32 %2, -5*/
	if ((cur_state == LEGUP_F_main_BB__27_6)) begin
		main_27_28_reg <= main_27_28;
		if (start == 1'b0 && ^(main_27_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_27_28_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %27*/
	/*   %29 = icmp eq i32 %28, 0*/
		main_27_29 = (main_27_28 == 32'd0);
end
always @(posedge clk) begin
	/* main: %27*/
	/*   %29 = icmp eq i32 %28, 0*/
	if ((cur_state == LEGUP_F_main_BB__27_6)) begin
		main_27_29_reg <= main_27_29;
		if (start == 1'b0 && ^(main_27_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_27_29_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %30 = phi i1 [ false, %float64_is_signaling_nan.exit1.i10.i ], [ %29, %27 ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5) & (memory_controller_waitrequest == 1'd0)) & (main_float64_is_signaling_nanexit1i10i_26 == 1'd1))) begin
		main_float64_is_signaling_nanexiti11i_30 = 1'd0;
	end
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %30 = phi i1 [ false, %float64_is_signaling_nan.exit1.i10.i ], [ %29, %27 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__27_6) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_float64_is_signaling_nanexiti11i_30 = main_27_29;
	end
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %30 = phi i1 [ false, %float64_is_signaling_nan.exit1.i10.i ], [ %29, %27 ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1i10i_5) & (memory_controller_waitrequest == 1'd0)) & (main_float64_is_signaling_nanexit1i10i_26 == 1'd1))) begin
		main_float64_is_signaling_nanexiti11i_30_reg <= main_float64_is_signaling_nanexiti11i_30;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_30_reg"); $finish; end
	end
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %30 = phi i1 [ false, %float64_is_signaling_nan.exit1.i10.i ], [ %29, %27 ]*/
	if (((cur_state == LEGUP_F_main_BB__27_6) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_is_signaling_nanexiti11i_30_reg <= main_float64_is_signaling_nanexiti11i_30;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_30_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %31 = or i1 %.1, %30*/
		main_float64_is_signaling_nanexiti11i_31 = (main_float64_is_signaling_nanexit1i10i_1_reg | main_float64_is_signaling_nanexiti11i_30_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %31 = or i1 %.1, %30*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7)) begin
		main_float64_is_signaling_nanexiti11i_31_reg <= main_float64_is_signaling_nanexiti11i_31;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_31_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %32 = or i32 %float_exception_flags.0, 16*/
		main_float64_is_signaling_nanexiti11i_32 = (main_1_float_exception_flags0_reg | 32'd16);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %32 = or i32 %float_exception_flags.0, 16*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7)) begin
		main_float64_is_signaling_nanexiti11i_32_reg <= main_float64_is_signaling_nanexiti11i_32;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_32_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.float_exception_flags.0 = select i1 %31, i32 %32, i32 %float_exception_flags.0*/
		main_float64_is_signaling_nanexiti11i_float_exception_flags0 = (main_float64_is_signaling_nanexiti11i_31 ? main_float64_is_signaling_nanexiti11i_32 : main_1_float_exception_flags0_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.float_exception_flags.0 = select i1 %31, i32 %32, i32 %float_exception_flags.0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7)) begin
		main_float64_is_signaling_nanexiti11i_float_exception_flags0_reg <= main_float64_is_signaling_nanexiti11i_float_exception_flags0;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_float_exception_flags0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_float_exception_flags0_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %. = select i1 %31, i1 %30, i1 %23*/
		main_float64_is_signaling_nanexiti11i_ = (main_float64_is_signaling_nanexiti11i_31 ? main_float64_is_signaling_nanexiti11i_30_reg : main_float64_is_signaling_nanexit1i10i_23_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %. = select i1 %31, i1 %30, i1 %23*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_7)) begin
		main_float64_is_signaling_nanexiti11i__reg <= main_float64_is_signaling_nanexiti11i_;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i__reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.mux2.v.i14.i = select i1 %., i64 %4, i64 %3*/
		main_float64_is_signaling_nanexiti11i_mux2vi14i = (main_float64_is_signaling_nanexiti11i__reg ? main_1_4_reg : main_1_3_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.mux2.v.i14.i = select i1 %., i64 %4, i64 %3*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8)) begin
		main_float64_is_signaling_nanexiti11i_mux2vi14i_reg <= main_float64_is_signaling_nanexiti11i_mux2vi14i;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_mux2vi14i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_mux2vi14i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.mux2.i15.i = or i64 %.mux2.v.i14.i, 2251799813685248*/
		main_float64_is_signaling_nanexiti11i_mux2i15i = (main_float64_is_signaling_nanexiti11i_mux2vi14i | 64'd2251799813685248);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i11.i*/
	/*   %.mux2.i15.i = or i64 %.mux2.v.i14.i, 2251799813685248*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8)) begin
		main_float64_is_signaling_nanexiti11i_mux2i15i_reg <= main_float64_is_signaling_nanexiti11i_mux2i15i;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexiti11i_mux2i15i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexiti11i_mux2i15i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %34 = zext i32 %10 to i64*/
		main_33_34 = main_1_10_reg;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %34 = zext i32 %10 to i64*/
	if ((cur_state == LEGUP_F_main_BB__33_9)) begin
		main_33_34_reg <= main_33_34;
		if (start == 1'b0 && ^(main_33_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_34_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %35 = or i64 %34, %8*/
		main_33_35 = (main_33_34 | main_1_8_reg);
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %35 = or i64 %34, %8*/
	if ((cur_state == LEGUP_F_main_BB__33_9)) begin
		main_33_35_reg <= main_33_35;
		if (start == 1'b0 && ^(main_33_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_35_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %36 = icmp eq i64 %35, 0*/
		main_33_36 = (main_33_35 == 64'd0);
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %36 = icmp eq i64 %35, 0*/
	if ((cur_state == LEGUP_F_main_BB__33_9)) begin
		main_33_36_reg <= main_33_36;
		if (start == 1'b0 && ^(main_33_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_36_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %37*/
	/*   %38 = or i32 %float_exception_flags.0, 16*/
		main_37_38 = (main_1_float_exception_flags0_reg | 32'd16);
end
always @(posedge clk) begin
	/* main: %37*/
	/*   %38 = or i32 %float_exception_flags.0, 16*/
	if ((cur_state == LEGUP_F_main_BB__37_10)) begin
		main_37_38_reg <= main_37_38;
		if (start == 1'b0 && ^(main_37_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_37_38_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %40 = shl nuw i64 %12, 63*/
		main_39_40 = (main_1_12_reg <<< (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %40 = shl nuw i64 %12, 63*/
	if ((cur_state == LEGUP_F_main_BB__39_11)) begin
		main_39_40_reg <= main_39_40;
		if (start == 1'b0 && ^(main_39_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_40_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %41 = or i64 %40, 9218868437227405312*/
		main_39_41 = (main_39_40 | 64'd9218868437227405312);
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %41 = or i64 %40, 9218868437227405312*/
	if ((cur_state == LEGUP_F_main_BB__39_11)) begin
		main_39_41_reg <= main_39_41;
		if (start == 1'b0 && ^(main_39_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_41_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %42*/
	/*   %43 = icmp eq i32 %10, 2047*/
		main_42_43 = (main_1_10_reg == 32'd2047);
end
always @(posedge clk) begin
	/* main: %42*/
	/*   %43 = icmp eq i32 %10, 2047*/
	if ((cur_state == LEGUP_F_main_BB__42_12)) begin
		main_42_43_reg <= main_42_43;
		if (start == 1'b0 && ^(main_42_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_42_43_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %45 = lshr i32 13, %2*/
		main_float64_is_signaling_nanexit1ii_45 = (32'd13 >>> (main_1_2_reg % 32));
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %45 = lshr i32 13, %2*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_45_reg <= main_float64_is_signaling_nanexit1ii_45;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_45_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %46 = and i32 %45, 1*/
		main_float64_is_signaling_nanexit1ii_46 = (main_float64_is_signaling_nanexit1ii_45 & 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %46 = and i32 %45, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_46_reg <= main_float64_is_signaling_nanexit1ii_46;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_46_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %47 = icmp eq i32 %2, 1*/
		main_float64_is_signaling_nanexit1ii_47 = (main_1_2_reg == 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %47 = icmp eq i32 %2, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_47_reg <= main_float64_is_signaling_nanexit1ii_47;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_47_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %not.3 = icmp ne i32 %46, 0*/
		main_float64_is_signaling_nanexit1ii_not3 = (main_float64_is_signaling_nanexit1ii_46 != 32'd0);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %not.3 = icmp ne i32 %46, 0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_not3_reg <= main_float64_is_signaling_nanexit1ii_not3;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_not3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_not3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %.2 = and i1 %47, %not.3*/
		main_float64_is_signaling_nanexit1ii_2 = (main_float64_is_signaling_nanexit1ii_47 & main_float64_is_signaling_nanexit1ii_not3);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %.2 = and i1 %47, %not.3*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_2_reg <= main_float64_is_signaling_nanexit1ii_2;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %48 = trunc i64 %4 to i63*/
		main_float64_is_signaling_nanexit1ii_48 = main_1_4_reg[62:0];
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %48 = trunc i64 %4 to i63*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_48_reg <= main_float64_is_signaling_nanexit1ii_48;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_48_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %49 = icmp ugt i63 %48, -4503599627370496*/
		main_float64_is_signaling_nanexit1ii_49 = (main_float64_is_signaling_nanexit1ii_48 > -63'd4503599627370496);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %49 = icmp ugt i63 %48, -4503599627370496*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_49_reg <= main_float64_is_signaling_nanexit1ii_49;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_49_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %50 = lshr i32 98, %2*/
		main_float64_is_signaling_nanexit1ii_50 = (32'd98 >>> (main_1_2_reg % 32));
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %50 = lshr i32 98, %2*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_50_reg <= main_float64_is_signaling_nanexit1ii_50;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_50_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %51 = and i32 %50, 1*/
		main_float64_is_signaling_nanexit1ii_51 = (main_float64_is_signaling_nanexit1ii_50 & 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %51 = and i32 %50, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_51_reg <= main_float64_is_signaling_nanexit1ii_51;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_51_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %52 = icmp eq i32 %51, 0*/
		main_float64_is_signaling_nanexit1ii_52 = (main_float64_is_signaling_nanexit1ii_51 == 32'd0);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit1.i.i*/
	/*   %52 = icmp eq i32 %51, 0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14)) begin
		main_float64_is_signaling_nanexit1ii_52_reg <= main_float64_is_signaling_nanexit1ii_52;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexit1ii_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexit1ii_52_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %53*/
	/*   %54 = and i32 %2, -5*/
		main_53_54 = (main_1_2_reg & -32'd5);
end
always @(posedge clk) begin
	/* main: %53*/
	/*   %54 = and i32 %2, -5*/
	if ((cur_state == LEGUP_F_main_BB__53_15)) begin
		main_53_54_reg <= main_53_54;
		if (start == 1'b0 && ^(main_53_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_53_54_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %53*/
	/*   %55 = icmp eq i32 %54, 0*/
		main_53_55 = (main_53_54 == 32'd0);
end
always @(posedge clk) begin
	/* main: %53*/
	/*   %55 = icmp eq i32 %54, 0*/
	if ((cur_state == LEGUP_F_main_BB__53_15)) begin
		main_53_55_reg <= main_53_55;
		if (start == 1'b0 && ^(main_53_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_53_55_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %56 = phi i1 [ false, %float64_is_signaling_nan.exit1.i.i ], [ %55, %53 ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14) & (memory_controller_waitrequest == 1'd0)) & (main_float64_is_signaling_nanexit1ii_52 == 1'd1))) begin
		main_float64_is_signaling_nanexitii_56 = 1'd0;
	end
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %56 = phi i1 [ false, %float64_is_signaling_nan.exit1.i.i ], [ %55, %53 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__53_15) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_float64_is_signaling_nanexitii_56 = main_53_55;
	end
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %56 = phi i1 [ false, %float64_is_signaling_nan.exit1.i.i ], [ %55, %53 ]*/
	if ((((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexit1ii_14) & (memory_controller_waitrequest == 1'd0)) & (main_float64_is_signaling_nanexit1ii_52 == 1'd1))) begin
		main_float64_is_signaling_nanexitii_56_reg <= main_float64_is_signaling_nanexitii_56;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_56_reg"); $finish; end
	end
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %56 = phi i1 [ false, %float64_is_signaling_nan.exit1.i.i ], [ %55, %53 ]*/
	if (((cur_state == LEGUP_F_main_BB__53_15) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_is_signaling_nanexitii_56_reg <= main_float64_is_signaling_nanexitii_56;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_56) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_56_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %57 = or i1 %.2, %56*/
		main_float64_is_signaling_nanexitii_57 = (main_float64_is_signaling_nanexit1ii_2_reg | main_float64_is_signaling_nanexitii_56_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %57 = or i1 %.2, %56*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_16)) begin
		main_float64_is_signaling_nanexitii_57_reg <= main_float64_is_signaling_nanexitii_57;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_57_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %58 = or i32 %float_exception_flags.0, 16*/
		main_float64_is_signaling_nanexitii_58 = (main_1_float_exception_flags0_reg | 32'd16);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %58 = or i32 %float_exception_flags.0, 16*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_16)) begin
		main_float64_is_signaling_nanexitii_58_reg <= main_float64_is_signaling_nanexitii_58;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_58_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.float_exception_flags.05 = select i1 %57, i32 %58, i32 %float_exception_flags.0*/
		main_float64_is_signaling_nanexitii_float_exception_flags05 = (main_float64_is_signaling_nanexitii_57 ? main_float64_is_signaling_nanexitii_58 : main_1_float_exception_flags0_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.float_exception_flags.05 = select i1 %57, i32 %58, i32 %float_exception_flags.0*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_16)) begin
		main_float64_is_signaling_nanexitii_float_exception_flags05_reg <= main_float64_is_signaling_nanexitii_float_exception_flags05;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_float_exception_flags05) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_float_exception_flags05_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.6 = select i1 %57, i1 %56, i1 %49*/
		main_float64_is_signaling_nanexitii_6 = (main_float64_is_signaling_nanexitii_57 ? main_float64_is_signaling_nanexitii_56_reg : main_float64_is_signaling_nanexit1ii_49_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.6 = select i1 %57, i1 %56, i1 %49*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_16)) begin
		main_float64_is_signaling_nanexitii_6_reg <= main_float64_is_signaling_nanexitii_6;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.mux2.v.i.i = select i1 %.6, i64 %4, i64 %3*/
		main_float64_is_signaling_nanexitii_mux2vii = (main_float64_is_signaling_nanexitii_6_reg ? main_1_4_reg : main_1_3_reg);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.mux2.v.i.i = select i1 %.6, i64 %4, i64 %3*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17)) begin
		main_float64_is_signaling_nanexitii_mux2vii_reg <= main_float64_is_signaling_nanexitii_mux2vii;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_mux2vii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_mux2vii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.mux2.i.i = or i64 %.mux2.v.i.i, 2251799813685248*/
		main_float64_is_signaling_nanexitii_mux2ii = (main_float64_is_signaling_nanexitii_mux2vii | 64'd2251799813685248);
end
always @(posedge clk) begin
	/* main: %float64_is_signaling_nan.exit.i.i*/
	/*   %.mux2.i.i = or i64 %.mux2.v.i.i, 2251799813685248*/
	if ((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17)) begin
		main_float64_is_signaling_nanexitii_mux2ii_reg <= main_float64_is_signaling_nanexitii_mux2ii;
		if (start == 1'b0 && ^(main_float64_is_signaling_nanexitii_mux2ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_is_signaling_nanexitii_mux2ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %59*/
	/*   %60 = zext i32 %7 to i64*/
		main_59_60 = main_1_7_reg;
end
always @(posedge clk) begin
	/* main: %59*/
	/*   %60 = zext i32 %7 to i64*/
	if ((cur_state == LEGUP_F_main_BB__59_18)) begin
		main_59_60_reg <= main_59_60;
		if (start == 1'b0 && ^(main_59_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_59_60_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %59*/
	/*   %61 = or i64 %60, %5*/
		main_59_61 = (main_59_60 | main_1_5_reg);
end
always @(posedge clk) begin
	/* main: %59*/
	/*   %61 = or i64 %60, %5*/
	if ((cur_state == LEGUP_F_main_BB__59_18)) begin
		main_59_61_reg <= main_59_61;
		if (start == 1'b0 && ^(main_59_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_59_61_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %59*/
	/*   %62 = icmp eq i64 %61, 0*/
		main_59_62 = (main_59_61 == 64'd0);
end
always @(posedge clk) begin
	/* main: %59*/
	/*   %62 = icmp eq i64 %61, 0*/
	if ((cur_state == LEGUP_F_main_BB__59_18)) begin
		main_59_62_reg <= main_59_62;
		if (start == 1'b0 && ^(main_59_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_59_62_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %63*/
	/*   %64 = or i32 %float_exception_flags.0, 16*/
		main_63_64 = (main_1_float_exception_flags0_reg | 32'd16);
end
always @(posedge clk) begin
	/* main: %63*/
	/*   %64 = or i32 %float_exception_flags.0, 16*/
	if ((cur_state == LEGUP_F_main_BB__63_19)) begin
		main_63_64_reg <= main_63_64;
		if (start == 1'b0 && ^(main_63_64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_63_64_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %65*/
	/*   %66 = shl nuw i64 %12, 63*/
		main_65_66 = (main_1_12_reg <<< (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %65*/
	/*   %66 = shl nuw i64 %12, 63*/
	if ((cur_state == LEGUP_F_main_BB__65_20)) begin
		main_65_66_reg <= main_65_66;
		if (start == 1'b0 && ^(main_65_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_65_66_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %65*/
	/*   %67 = or i64 %66, 9218868437227405312*/
		main_65_67 = (main_65_66 | 64'd9218868437227405312);
end
always @(posedge clk) begin
	/* main: %65*/
	/*   %67 = or i64 %66, 9218868437227405312*/
	if ((cur_state == LEGUP_F_main_BB__65_20)) begin
		main_65_67_reg <= main_65_67;
		if (start == 1'b0 && ^(main_65_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_65_67_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %68*/
	/*   %69 = icmp eq i32 %7, 0*/
		main_68_69 = (main_1_7_reg == 32'd0);
end
always @(posedge clk) begin
	/* main: %68*/
	/*   %69 = icmp eq i32 %7, 0*/
	if ((cur_state == LEGUP_F_main_BB__68_21)) begin
		main_68_69_reg <= main_68_69;
		if (start == 1'b0 && ^(main_68_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_68_69_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %70*/
	/*   %71 = icmp eq i32 %2, 1*/
		main_70_71 = (main_1_2_reg == 32'd1);
end
always @(posedge clk) begin
	/* main: %70*/
	/*   %71 = icmp eq i32 %2, 1*/
	if ((cur_state == LEGUP_F_main_BB__70_22)) begin
		main_70_71_reg <= main_70_71;
		if (start == 1'b0 && ^(main_70_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_70_71_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %72*/
	/*   %73 = shl nuw i64 %12, 63*/
		main_72_73 = (main_1_12_reg <<< (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %72*/
	/*   %73 = shl nuw i64 %12, 63*/
	if ((cur_state == LEGUP_F_main_BB__72_23)) begin
		main_72_73_reg <= main_72_73;
		if (start == 1'b0 && ^(main_72_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_72_73_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %75 = lshr i64 %5, 32*/
		main_74_75 = (main_1_5_reg >>> (64'd32 % 64'd64));
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %75 = lshr i64 %5, 32*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_75_reg <= main_74_75;
		if (start == 1'b0 && ^(main_74_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_75_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %extract.t.i.i4.i = trunc i64 %75 to i32*/
		main_74_extracttii4i = main_74_75[31:0];
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %extract.t.i.i4.i = trunc i64 %75 to i32*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_extracttii4i_reg <= main_74_extracttii4i;
		if (start == 1'b0 && ^(main_74_extracttii4i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_extracttii4i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %76 = icmp ult i32 %extract.t.i.i4.i, 65536*/
		main_74_76 = (main_74_extracttii4i < 32'd65536);
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %76 = icmp ult i32 %extract.t.i.i4.i, 65536*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_76_reg <= main_74_76;
		if (start == 1'b0 && ^(main_74_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_76_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %77 = shl nuw nsw i64 %75, 16*/
		main_74_77 = (main_74_75 <<< (64'd16 % 64'd64));
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %77 = shl nuw nsw i64 %75, 16*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_77_reg <= main_74_77;
		if (start == 1'b0 && ^(main_74_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_77_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %78 = trunc i64 %77 to i32*/
		main_74_78 = main_74_77[31:0];
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %78 = trunc i64 %77 to i32*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_78_reg <= main_74_78;
		if (start == 1'b0 && ^(main_74_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_78_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %.a.i.i.i5.i = select i1 %76, i32 %78, i32 %extract.t.i.i4.i*/
		main_74_aiii5i = (main_74_76 ? main_74_78 : main_74_extracttii4i);
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %.a.i.i.i5.i = select i1 %76, i32 %78, i32 %extract.t.i.i4.i*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_aiii5i_reg <= main_74_aiii5i;
		if (start == 1'b0 && ^(main_74_aiii5i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_aiii5i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %..i.i.i6.i = select i1 %76, i32 16, i32 0*/
		main_74_iii6i = (main_74_76 ? 32'd16 : 32'd0);
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %..i.i.i6.i = select i1 %76, i32 16, i32 0*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_iii6i_reg <= main_74_iii6i;
		if (start == 1'b0 && ^(main_74_iii6i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_iii6i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %79 = icmp ult i32 %.a.i.i.i5.i, 16777216*/
		main_74_79 = (main_74_aiii5i < 32'd16777216);
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %79 = icmp ult i32 %.a.i.i.i5.i, 16777216*/
	if ((cur_state == LEGUP_F_main_BB__74_24)) begin
		main_74_79_reg <= main_74_79;
		if (start == 1'b0 && ^(main_74_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_79_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %80*/
	/*   %81 = or i32 %..i.i.i6.i, 8*/
		main_80_81 = (main_74_iii6i_reg | 32'd8);
end
always @(posedge clk) begin
	/* main: %80*/
	/*   %81 = or i32 %..i.i.i6.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__80_25)) begin
		main_80_81_reg <= main_80_81;
		if (start == 1'b0 && ^(main_80_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_80_81_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %80*/
	/*   %82 = shl i32 %.a.i.i.i5.i, 8*/
		main_80_82 = (main_74_aiii5i_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %80*/
	/*   %82 = shl i32 %.a.i.i.i5.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__80_25)) begin
		main_80_82_reg <= main_80_82;
		if (start == 1'b0 && ^(main_80_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_80_82_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %.1.i.i.i7.i = phi i32 [ %82, %80 ], [ %.a.i.i.i5.i, %74 ]*/
	if ((((cur_state == LEGUP_F_main_BB__74_24) & (memory_controller_waitrequest == 1'd0)) & (main_74_79 == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_1iii7i = main_74_aiii5i;
	end
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %.1.i.i.i7.i = phi i32 [ %82, %80 ], [ %.a.i.i.i5.i, %74 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__80_25) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_normalizeFloat64Subnormalexit9i_1iii7i = main_80_82;
	end
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %.1.i.i.i7.i = phi i32 [ %82, %80 ], [ %.a.i.i.i5.i, %74 ]*/
	if ((((cur_state == LEGUP_F_main_BB__74_24) & (memory_controller_waitrequest == 1'd0)) & (main_74_79 == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_1iii7i_reg <= main_normalizeFloat64Subnormalexit9i_1iii7i;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_1iii7i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_1iii7i_reg"); $finish; end
	end
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %.1.i.i.i7.i = phi i32 [ %82, %80 ], [ %.a.i.i.i5.i, %74 ]*/
	if (((cur_state == LEGUP_F_main_BB__80_25) & (memory_controller_waitrequest == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_1iii7i_reg <= main_normalizeFloat64Subnormalexit9i_1iii7i;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_1iii7i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_1iii7i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %shiftCount.1.i.i.i8.i = phi i32 [ %81, %80 ], [ %..i.i.i6.i, %74 ]*/
	if ((((cur_state == LEGUP_F_main_BB__74_24) & (memory_controller_waitrequest == 1'd0)) & (main_74_79 == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i = main_74_iii6i;
	end
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %shiftCount.1.i.i.i8.i = phi i32 [ %81, %80 ], [ %..i.i.i6.i, %74 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__80_25) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i = main_80_81;
	end
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %shiftCount.1.i.i.i8.i = phi i32 [ %81, %80 ], [ %..i.i.i6.i, %74 ]*/
	if ((((cur_state == LEGUP_F_main_BB__74_24) & (memory_controller_waitrequest == 1'd0)) & (main_74_79 == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg <= main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg"); $finish; end
	end
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %shiftCount.1.i.i.i8.i = phi i32 [ %81, %80 ], [ %..i.i.i6.i, %74 ]*/
	if (((cur_state == LEGUP_F_main_BB__80_25) & (memory_controller_waitrequest == 1'd0))) begin
		main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg <= main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %83 = lshr i32 %.1.i.i.i7.i, 24*/
		main_normalizeFloat64Subnormalexit9i_83 = (main_normalizeFloat64Subnormalexit9i_1iii7i_reg >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %83 = lshr i32 %.1.i.i.i7.i, 24*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26)) begin
		main_normalizeFloat64Subnormalexit9i_83_reg <= main_normalizeFloat64Subnormalexit9i_83;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_83_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %84 = getelementptr inbounds [256 x i32]* @countLeadingZeros32.countLeadingZerosHigh, i32 0, i32 %83*/
		main_normalizeFloat64Subnormalexit9i_84 = (1'd0 | (4 * main_normalizeFloat64Subnormalexit9i_83));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %84 = getelementptr inbounds [256 x i32]* @countLeadingZeros32.countLeadingZerosHigh, i32 0, i32 %83*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26)) begin
		main_normalizeFloat64Subnormalexit9i_84_reg <= main_normalizeFloat64Subnormalexit9i_84;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_84_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %85 = load i32* %84, align 4, !tbaa !5*/
		main_normalizeFloat64Subnormalexit9i_85 = countLeadingZeros32countLeadingZerosHigh_out_a;
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %85 = load i32* %84, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27)) begin
		main_normalizeFloat64Subnormalexit9i_85_reg <= main_normalizeFloat64Subnormalexit9i_85;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_85_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %86 = add nsw i32 %shiftCount.1.i.i.i8.i, -11*/
		main_normalizeFloat64Subnormalexit9i_86 = (main_normalizeFloat64Subnormalexit9i_shiftCount1iii8i_reg + -32'd11);
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %86 = add nsw i32 %shiftCount.1.i.i.i8.i, -11*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26)) begin
		main_normalizeFloat64Subnormalexit9i_86_reg <= main_normalizeFloat64Subnormalexit9i_86;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_86_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %87 = add i32 %86, %85*/
		main_normalizeFloat64Subnormalexit9i_87 = (main_normalizeFloat64Subnormalexit9i_86_reg + main_normalizeFloat64Subnormalexit9i_85);
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %87 = add i32 %86, %85*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27)) begin
		main_normalizeFloat64Subnormalexit9i_87_reg <= main_normalizeFloat64Subnormalexit9i_87;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_87_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %88 = zext i32 %87 to i64*/
		main_normalizeFloat64Subnormalexit9i_88 = main_normalizeFloat64Subnormalexit9i_87;
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %88 = zext i32 %87 to i64*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27)) begin
		main_normalizeFloat64Subnormalexit9i_88_reg <= main_normalizeFloat64Subnormalexit9i_88;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_88_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %89 = shl i64 %5, %88*/
		main_normalizeFloat64Subnormalexit9i_89 = (main_1_5_reg <<< (main_normalizeFloat64Subnormalexit9i_88 % 64'd64));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %89 = shl i64 %5, %88*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27)) begin
		main_normalizeFloat64Subnormalexit9i_89_reg <= main_normalizeFloat64Subnormalexit9i_89;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexit9i_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexit9i_89_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %90*/
	/*   %91 = phi i64 [ %89, %normalizeFloat64Subnormal.exit9.i ], [ %5, %68 ]*/
	if ((((cur_state == LEGUP_F_main_BB__68_21) & (memory_controller_waitrequest == 1'd0)) & (main_68_69 == 1'd0))) begin
		main_90_91 = main_1_5_reg;
	end
	/* main: %90*/
	/*   %91 = phi i64 [ %89, %normalizeFloat64Subnormal.exit9.i ], [ %5, %68 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_90_91 = main_normalizeFloat64Subnormalexit9i_89;
	end
end
always @(posedge clk) begin
	/* main: %90*/
	/*   %91 = phi i64 [ %89, %normalizeFloat64Subnormal.exit9.i ], [ %5, %68 ]*/
	if ((((cur_state == LEGUP_F_main_BB__68_21) & (memory_controller_waitrequest == 1'd0)) & (main_68_69 == 1'd0))) begin
		main_90_91_reg <= main_90_91;
		if (start == 1'b0 && ^(main_90_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_90_91_reg"); $finish; end
	end
	/* main: %90*/
	/*   %91 = phi i64 [ %89, %normalizeFloat64Subnormal.exit9.i ], [ %5, %68 ]*/
	if (((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_27) & (memory_controller_waitrequest == 1'd0))) begin
		main_90_91_reg <= main_90_91;
		if (start == 1'b0 && ^(main_90_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_90_91_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %90*/
	/*   %92 = icmp eq i32 %10, 0*/
		main_90_92 = (main_1_10_reg == 32'd0);
end
always @(posedge clk) begin
	/* main: %90*/
	/*   %92 = icmp eq i32 %10, 0*/
	if ((cur_state == LEGUP_F_main_BB__90_28)) begin
		main_90_92_reg <= main_90_92;
		if (start == 1'b0 && ^(main_90_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_90_92_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %94*/
	/*   %95 = shl nuw i64 %12, 63*/
		main_94_95 = (main_1_12_reg <<< (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %94*/
	/*   %95 = shl nuw i64 %12, 63*/
	if ((cur_state == LEGUP_F_main_BB__94_30)) begin
		main_94_95_reg <= main_94_95;
		if (start == 1'b0 && ^(main_94_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_94_95_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %97 = lshr i64 %8, 32*/
		main_96_97 = (main_1_8_reg >>> (64'd32 % 64'd64));
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %97 = lshr i64 %8, 32*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_97_reg <= main_96_97;
		if (start == 1'b0 && ^(main_96_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_97_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %extract.t.i.i.i = trunc i64 %97 to i32*/
		main_96_extracttiii = main_96_97[31:0];
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %extract.t.i.i.i = trunc i64 %97 to i32*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_extracttiii_reg <= main_96_extracttiii;
		if (start == 1'b0 && ^(main_96_extracttiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_extracttiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %98 = icmp ult i32 %extract.t.i.i.i, 65536*/
		main_96_98 = (main_96_extracttiii < 32'd65536);
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %98 = icmp ult i32 %extract.t.i.i.i, 65536*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_98_reg <= main_96_98;
		if (start == 1'b0 && ^(main_96_98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_98_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %99 = shl nuw nsw i64 %97, 16*/
		main_96_99 = (main_96_97 <<< (64'd16 % 64'd64));
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %99 = shl nuw nsw i64 %97, 16*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_99_reg <= main_96_99;
		if (start == 1'b0 && ^(main_96_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_99_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %100 = trunc i64 %99 to i32*/
		main_96_100 = main_96_99[31:0];
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %100 = trunc i64 %99 to i32*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_100_reg <= main_96_100;
		if (start == 1'b0 && ^(main_96_100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_100_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %.a.i.i.i.i = select i1 %98, i32 %100, i32 %extract.t.i.i.i*/
		main_96_aiiii = (main_96_98 ? main_96_100 : main_96_extracttiii);
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %.a.i.i.i.i = select i1 %98, i32 %100, i32 %extract.t.i.i.i*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_aiiii_reg <= main_96_aiiii;
		if (start == 1'b0 && ^(main_96_aiiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_aiiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %..i.i.i.i = select i1 %98, i32 16, i32 0*/
		main_96_iiii = (main_96_98 ? 32'd16 : 32'd0);
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %..i.i.i.i = select i1 %98, i32 16, i32 0*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_iiii_reg <= main_96_iiii;
		if (start == 1'b0 && ^(main_96_iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %96*/
	/*   %101 = icmp ult i32 %.a.i.i.i.i, 16777216*/
		main_96_101 = (main_96_aiiii < 32'd16777216);
end
always @(posedge clk) begin
	/* main: %96*/
	/*   %101 = icmp ult i32 %.a.i.i.i.i, 16777216*/
	if ((cur_state == LEGUP_F_main_BB__96_31)) begin
		main_96_101_reg <= main_96_101;
		if (start == 1'b0 && ^(main_96_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_96_101_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %102*/
	/*   %103 = or i32 %..i.i.i.i, 8*/
		main_102_103 = (main_96_iiii_reg | 32'd8);
end
always @(posedge clk) begin
	/* main: %102*/
	/*   %103 = or i32 %..i.i.i.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__102_32)) begin
		main_102_103_reg <= main_102_103;
		if (start == 1'b0 && ^(main_102_103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_102_103_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %102*/
	/*   %104 = shl i32 %.a.i.i.i.i, 8*/
		main_102_104 = (main_96_aiiii_reg <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %102*/
	/*   %104 = shl i32 %.a.i.i.i.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__102_32)) begin
		main_102_104_reg <= main_102_104;
		if (start == 1'b0 && ^(main_102_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_102_104_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %.1.i.i.i.i = phi i32 [ %104, %102 ], [ %.a.i.i.i.i, %96 ]*/
	if ((((cur_state == LEGUP_F_main_BB__96_31) & (memory_controller_waitrequest == 1'd0)) & (main_96_101 == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_1iiii = main_96_aiiii;
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %.1.i.i.i.i = phi i32 [ %104, %102 ], [ %.a.i.i.i.i, %96 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__102_32) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_normalizeFloat64Subnormalexiti_1iiii = main_102_104;
	end
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %.1.i.i.i.i = phi i32 [ %104, %102 ], [ %.a.i.i.i.i, %96 ]*/
	if ((((cur_state == LEGUP_F_main_BB__96_31) & (memory_controller_waitrequest == 1'd0)) & (main_96_101 == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_1iiii_reg <= main_normalizeFloat64Subnormalexiti_1iiii;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_1iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_1iiii_reg"); $finish; end
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %.1.i.i.i.i = phi i32 [ %104, %102 ], [ %.a.i.i.i.i, %96 ]*/
	if (((cur_state == LEGUP_F_main_BB__102_32) & (memory_controller_waitrequest == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_1iiii_reg <= main_normalizeFloat64Subnormalexiti_1iiii;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_1iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_1iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %shiftCount.1.i.i.i.i = phi i32 [ %103, %102 ], [ %..i.i.i.i, %96 ]*/
	if ((((cur_state == LEGUP_F_main_BB__96_31) & (memory_controller_waitrequest == 1'd0)) & (main_96_101 == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_shiftCount1iiii = main_96_iiii;
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %shiftCount.1.i.i.i.i = phi i32 [ %103, %102 ], [ %..i.i.i.i, %96 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__102_32) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_normalizeFloat64Subnormalexiti_shiftCount1iiii = main_102_103;
	end
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %shiftCount.1.i.i.i.i = phi i32 [ %103, %102 ], [ %..i.i.i.i, %96 ]*/
	if ((((cur_state == LEGUP_F_main_BB__96_31) & (memory_controller_waitrequest == 1'd0)) & (main_96_101 == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg <= main_normalizeFloat64Subnormalexiti_shiftCount1iiii;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_shiftCount1iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg"); $finish; end
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %shiftCount.1.i.i.i.i = phi i32 [ %103, %102 ], [ %..i.i.i.i, %96 ]*/
	if (((cur_state == LEGUP_F_main_BB__102_32) & (memory_controller_waitrequest == 1'd0))) begin
		main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg <= main_normalizeFloat64Subnormalexiti_shiftCount1iiii;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_shiftCount1iiii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %105 = lshr i32 %.1.i.i.i.i, 24*/
		main_normalizeFloat64Subnormalexiti_105 = (main_normalizeFloat64Subnormalexiti_1iiii_reg >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %105 = lshr i32 %.1.i.i.i.i, 24*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33)) begin
		main_normalizeFloat64Subnormalexiti_105_reg <= main_normalizeFloat64Subnormalexiti_105;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_105) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_105_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %106 = getelementptr inbounds [256 x i32]* @countLeadingZeros32.countLeadingZerosHigh, i32 0, i32 %105*/
		main_normalizeFloat64Subnormalexiti_106 = (1'd0 | (4 * main_normalizeFloat64Subnormalexiti_105));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %106 = getelementptr inbounds [256 x i32]* @countLeadingZeros32.countLeadingZerosHigh, i32 0, i32 %105*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33)) begin
		main_normalizeFloat64Subnormalexiti_106_reg <= main_normalizeFloat64Subnormalexiti_106;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_106) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_106_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %107 = load i32* %106, align 4, !tbaa !5*/
		main_normalizeFloat64Subnormalexiti_107 = countLeadingZeros32countLeadingZerosHigh_out_a;
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %107 = load i32* %106, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34)) begin
		main_normalizeFloat64Subnormalexiti_107_reg <= main_normalizeFloat64Subnormalexiti_107;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_107) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_107_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %108 = add nsw i32 %shiftCount.1.i.i.i.i, -11*/
		main_normalizeFloat64Subnormalexiti_108 = (main_normalizeFloat64Subnormalexiti_shiftCount1iiii_reg + -32'd11);
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %108 = add nsw i32 %shiftCount.1.i.i.i.i, -11*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33)) begin
		main_normalizeFloat64Subnormalexiti_108_reg <= main_normalizeFloat64Subnormalexiti_108;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_108) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_108_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %109 = add i32 %108, %107*/
		main_normalizeFloat64Subnormalexiti_109 = (main_normalizeFloat64Subnormalexiti_108_reg + main_normalizeFloat64Subnormalexiti_107);
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %109 = add i32 %108, %107*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34)) begin
		main_normalizeFloat64Subnormalexiti_109_reg <= main_normalizeFloat64Subnormalexiti_109;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_109) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_109_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %110 = zext i32 %109 to i64*/
		main_normalizeFloat64Subnormalexiti_110 = main_normalizeFloat64Subnormalexiti_109;
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %110 = zext i32 %109 to i64*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34)) begin
		main_normalizeFloat64Subnormalexiti_110_reg <= main_normalizeFloat64Subnormalexiti_110;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_110) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_110_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %111 = shl i64 %8, %110*/
		main_normalizeFloat64Subnormalexiti_111 = (main_1_8_reg <<< (main_normalizeFloat64Subnormalexiti_110 % 64'd64));
end
always @(posedge clk) begin
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %111 = shl i64 %8, %110*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34)) begin
		main_normalizeFloat64Subnormalexiti_111_reg <= main_normalizeFloat64Subnormalexiti_111;
		if (start == 1'b0 && ^(main_normalizeFloat64Subnormalexiti_111) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_normalizeFloat64Subnormalexiti_111_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %112 = phi i64 [ %111, %normalizeFloat64Subnormal.exit.i ], [ %8, %90 ]*/
	if ((((cur_state == LEGUP_F_main_BB__90_28) & (memory_controller_waitrequest == 1'd0)) & (main_90_92 == 1'd0))) begin
		main_roundAndPackFloat64exiti_112 = main_1_8_reg;
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %112 = phi i64 [ %111, %normalizeFloat64Subnormal.exit.i ], [ %8, %90 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_roundAndPackFloat64exiti_112 = main_normalizeFloat64Subnormalexiti_111;
	end
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %112 = phi i64 [ %111, %normalizeFloat64Subnormal.exit.i ], [ %8, %90 ]*/
	if ((((cur_state == LEGUP_F_main_BB__90_28) & (memory_controller_waitrequest == 1'd0)) & (main_90_92 == 1'd0))) begin
		main_roundAndPackFloat64exiti_112_reg <= main_roundAndPackFloat64exiti_112;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_112_reg"); $finish; end
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %112 = phi i64 [ %111, %normalizeFloat64Subnormal.exit.i ], [ %8, %90 ]*/
	if (((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_34) & (memory_controller_waitrequest == 1'd0))) begin
		main_roundAndPackFloat64exiti_112_reg <= main_roundAndPackFloat64exiti_112;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_112_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %113 = shl i64 %91, 10*/
		main_roundAndPackFloat64exiti_113 = (main_90_91_reg <<< (64'd10 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %113 = shl i64 %91, 10*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_113_reg <= main_roundAndPackFloat64exiti_113;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_113) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_113_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %114 = shl i64 %112, 11*/
		main_roundAndPackFloat64exiti_114 = (main_roundAndPackFloat64exiti_112_reg <<< (64'd11 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %114 = shl i64 %112, 11*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_114_reg <= main_roundAndPackFloat64exiti_114;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_114) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_114_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %115 = lshr i64 %91, 22*/
		main_roundAndPackFloat64exiti_115 = (main_90_91_reg >>> (64'd22 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %115 = lshr i64 %91, 22*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_115_reg <= main_roundAndPackFloat64exiti_115;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_115) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_115_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %116 = and i64 %115, 3221225471*/
		main_roundAndPackFloat64exiti_116 = (main_roundAndPackFloat64exiti_115 & 64'd3221225471);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %116 = and i64 %115, 3221225471*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_116_reg <= main_roundAndPackFloat64exiti_116;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_116) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_116_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %117 = or i64 %116, 1073741824*/
		main_roundAndPackFloat64exiti_117 = (main_roundAndPackFloat64exiti_116 | 64'd1073741824);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %117 = or i64 %116, 1073741824*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_117_reg <= main_roundAndPackFloat64exiti_117;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_117) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_117_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %118 = lshr i64 %112, 21*/
		main_roundAndPackFloat64exiti_118 = (main_roundAndPackFloat64exiti_112_reg >>> (64'd21 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %118 = lshr i64 %112, 21*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_118_reg <= main_roundAndPackFloat64exiti_118;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_118) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_118_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %119 = and i64 %118, 2147483647*/
		main_roundAndPackFloat64exiti_119 = (main_roundAndPackFloat64exiti_118 & 64'd2147483647);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %119 = and i64 %118, 2147483647*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_119_reg <= main_roundAndPackFloat64exiti_119;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_119) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_119_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %120 = or i64 %119, 2147483648*/
		main_roundAndPackFloat64exiti_120 = (main_roundAndPackFloat64exiti_119 | 64'd2147483648);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %120 = or i64 %119, 2147483648*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_120_reg <= main_roundAndPackFloat64exiti_120;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_120) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_120_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %121 = and i64 %113, 4294966272*/
		main_roundAndPackFloat64exiti_121 = (main_roundAndPackFloat64exiti_113 & 64'd4294966272);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %121 = and i64 %113, 4294966272*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_121_reg <= main_roundAndPackFloat64exiti_121;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_121) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_121_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %122 = and i64 %114, 4294965248*/
		main_roundAndPackFloat64exiti_122 = (main_roundAndPackFloat64exiti_114 & 64'd4294965248);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %122 = and i64 %114, 4294965248*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_122_reg <= main_roundAndPackFloat64exiti_122;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_122) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_122_reg"); $finish; end
	end
end
always @(*) begin
	main_roundAndPackFloat64exiti_123 = main_roundAndPackFloat64exiti_123_stage0_reg;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %123 = mul i64 %122, %121*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_123_reg <= main_roundAndPackFloat64exiti_123;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_123_reg"); $finish; end
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %123 = mul i64 %122, %121*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_123_reg <= main_roundAndPackFloat64exiti_123;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_123_reg"); $finish; end
	end
end
always @(*) begin
	main_roundAndPackFloat64exiti_124 = main_roundAndPackFloat64exiti_124_stage0_reg;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %124 = mul i64 %120, %121*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_124_reg <= main_roundAndPackFloat64exiti_124;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_124) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_124_reg"); $finish; end
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %124 = mul i64 %120, %121*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_124_reg <= main_roundAndPackFloat64exiti_124;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_124) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_124_reg"); $finish; end
	end
end
always @(*) begin
	main_roundAndPackFloat64exiti_125 = main_roundAndPackFloat64exiti_125_stage0_reg;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %125 = mul i64 %122, %117*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_125_reg <= main_roundAndPackFloat64exiti_125;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_125_reg"); $finish; end
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %125 = mul i64 %122, %117*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_125_reg <= main_roundAndPackFloat64exiti_125;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_125_reg"); $finish; end
	end
end
always @(*) begin
	main_roundAndPackFloat64exiti_126 = main_roundAndPackFloat64exiti_126_stage0_reg;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %126 = mul i64 %120, %117*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_126_reg <= main_roundAndPackFloat64exiti_126;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_126_reg"); $finish; end
	end
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %126 = mul i64 %120, %117*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_126_reg <= main_roundAndPackFloat64exiti_126;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_126_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic = zext i64 %124 to i65*/
		main_roundAndPackFloat64exiti_overflow_intrinsic = main_roundAndPackFloat64exiti_124;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic = zext i64 %124 to i65*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic1 = zext i64 %125 to i65*/
		main_roundAndPackFloat64exiti_overflow_intrinsic1 = main_roundAndPackFloat64exiti_125;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic1 = zext i64 %125 to i65*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic1_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic1;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic2 = add nuw i65 %overflow_intrinsic, %overflow_intrinsic1*/
		main_roundAndPackFloat64exiti_overflow_intrinsic2 = (main_roundAndPackFloat64exiti_overflow_intrinsic + main_roundAndPackFloat64exiti_overflow_intrinsic1);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic2 = add nuw i65 %overflow_intrinsic, %overflow_intrinsic1*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic2_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic2;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic_sum = trunc i65 %overflow_intrinsic2 to i64*/
		main_roundAndPackFloat64exiti_overflow_intrinsic_sum = main_roundAndPackFloat64exiti_overflow_intrinsic2[63:0];
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic_sum = trunc i65 %overflow_intrinsic2 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic_sum_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic_sum;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic_sum) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic_sum_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %127 = lshr i65 %overflow_intrinsic2, 32*/
		main_roundAndPackFloat64exiti_127 = (main_roundAndPackFloat64exiti_overflow_intrinsic2 >>> (65'd32 % 65'd65));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %127 = lshr i65 %overflow_intrinsic2, 32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_127_reg <= main_roundAndPackFloat64exiti_127;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_127) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_127_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %.tr = trunc i65 %127 to i64*/
		main_roundAndPackFloat64exiti_tr = main_roundAndPackFloat64exiti_127[63:0];
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %.tr = trunc i65 %127 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_tr_reg <= main_roundAndPackFloat64exiti_tr;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_tr) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_tr_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %128 = and i64 %.tr, 4294967296*/
		main_roundAndPackFloat64exiti_128 = (main_roundAndPackFloat64exiti_tr & 64'd4294967296);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %128 = and i64 %.tr, 4294967296*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_128_reg <= main_roundAndPackFloat64exiti_128;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_128) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_128_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %129 = lshr i64 %overflow_intrinsic_sum, 32*/
		main_roundAndPackFloat64exiti_129 = (main_roundAndPackFloat64exiti_overflow_intrinsic_sum >>> (64'd32 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %129 = lshr i64 %overflow_intrinsic_sum, 32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_129_reg <= main_roundAndPackFloat64exiti_129;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_129) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_129_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %130 = or i64 %128, %129*/
		main_roundAndPackFloat64exiti_130 = (main_roundAndPackFloat64exiti_128_reg | main_roundAndPackFloat64exiti_129_reg);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %130 = or i64 %128, %129*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_37)) begin
		main_roundAndPackFloat64exiti_130_reg <= main_roundAndPackFloat64exiti_130;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_130) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_130_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %131 = shl i64 %overflow_intrinsic_sum, 32*/
		main_roundAndPackFloat64exiti_131 = (main_roundAndPackFloat64exiti_overflow_intrinsic_sum <<< (64'd32 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %131 = shl i64 %overflow_intrinsic_sum, 32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_131_reg <= main_roundAndPackFloat64exiti_131;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_131) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_131_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic4 = zext i64 %123 to i65*/
		main_roundAndPackFloat64exiti_overflow_intrinsic4 = main_roundAndPackFloat64exiti_123;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic4 = zext i64 %123 to i65*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic4_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic4;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic5 = zext i64 %131 to i65*/
		main_roundAndPackFloat64exiti_overflow_intrinsic5 = main_roundAndPackFloat64exiti_131;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic5 = zext i64 %131 to i65*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_36)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic5_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic5;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic6 = add nuw i65 %overflow_intrinsic4, %overflow_intrinsic5*/
		main_roundAndPackFloat64exiti_overflow_intrinsic6 = (main_roundAndPackFloat64exiti_overflow_intrinsic4_reg + main_roundAndPackFloat64exiti_overflow_intrinsic5_reg);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic6 = add nuw i65 %overflow_intrinsic4, %overflow_intrinsic5*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_37)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic6_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic6;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic_sum7 = trunc i65 %overflow_intrinsic6 to i64*/
		main_roundAndPackFloat64exiti_overflow_intrinsic_sum7 = main_roundAndPackFloat64exiti_overflow_intrinsic6[63:0];
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic_sum7 = trunc i65 %overflow_intrinsic6 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_37)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic_sum7_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic_sum7;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic_sum7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic_sum7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic8 = lshr i65 %overflow_intrinsic6, 64*/
		main_roundAndPackFloat64exiti_overflow_intrinsic8 = (main_roundAndPackFloat64exiti_overflow_intrinsic6 >>> (65'd64 % 65'd65));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %overflow_intrinsic8 = lshr i65 %overflow_intrinsic6, 64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_37)) begin
		main_roundAndPackFloat64exiti_overflow_intrinsic8_reg <= main_roundAndPackFloat64exiti_overflow_intrinsic8;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_overflow_intrinsic8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_overflow_intrinsic8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %132 = trunc i65 %overflow_intrinsic8 to i64*/
		main_roundAndPackFloat64exiti_132 = main_roundAndPackFloat64exiti_overflow_intrinsic8[63:0];
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %132 = trunc i65 %overflow_intrinsic8 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_37)) begin
		main_roundAndPackFloat64exiti_132_reg <= main_roundAndPackFloat64exiti_132;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_132) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_132_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %133 = add i64 %132, %126*/
		main_roundAndPackFloat64exiti_133 = (main_roundAndPackFloat64exiti_132_reg + main_roundAndPackFloat64exiti_126_reg);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %133 = add i64 %132, %126*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_133_reg <= main_roundAndPackFloat64exiti_133;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_133) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_133_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %134 = add i64 %133, %130*/
		main_roundAndPackFloat64exiti_134 = (main_roundAndPackFloat64exiti_133 + main_roundAndPackFloat64exiti_130_reg);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %134 = add i64 %133, %130*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_134_reg <= main_roundAndPackFloat64exiti_134;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_134) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_134_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %135 = icmp ne i64 %overflow_intrinsic_sum7, 0*/
		main_roundAndPackFloat64exiti_135 = (main_roundAndPackFloat64exiti_overflow_intrinsic_sum7_reg != 64'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %135 = icmp ne i64 %overflow_intrinsic_sum7, 0*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_135_reg <= main_roundAndPackFloat64exiti_135;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_135) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_135_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %136 = zext i1 %135 to i64*/
		main_roundAndPackFloat64exiti_136 = main_roundAndPackFloat64exiti_135;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %136 = zext i1 %135 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_136_reg <= main_roundAndPackFloat64exiti_136;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_136) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_136_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %137 = or i64 %134, %136*/
		main_roundAndPackFloat64exiti_137 = (main_roundAndPackFloat64exiti_134 | main_roundAndPackFloat64exiti_136);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %137 = or i64 %134, %136*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_137_reg <= main_roundAndPackFloat64exiti_137;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_137) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_137_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %138 = shl i64 %137, 1*/
		main_roundAndPackFloat64exiti_138 = (main_roundAndPackFloat64exiti_137 <<< (64'd1 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %138 = shl i64 %137, 1*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_138_reg <= main_roundAndPackFloat64exiti_138;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_138) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_138_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %139 = icmp sgt i64 %138, -1*/
		main_roundAndPackFloat64exiti_139 = ($signed(main_roundAndPackFloat64exiti_138) > $signed(-64'd1));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %139 = icmp sgt i64 %138, -1*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_139_reg <= main_roundAndPackFloat64exiti_139;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_139) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_139_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %..i = select i1 %139, i64 %138, i64 %137*/
		main_roundAndPackFloat64exiti_i = (main_roundAndPackFloat64exiti_139 ? main_roundAndPackFloat64exiti_138 : main_roundAndPackFloat64exiti_137);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %..i = select i1 %139, i64 %138, i64 %137*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_i_reg <= main_roundAndPackFloat64exiti_i;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %.tr.i.i = trunc i64 %..i to i32*/
		main_roundAndPackFloat64exiti_trii = main_roundAndPackFloat64exiti_i[31:0];
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %.tr.i.i = trunc i64 %..i to i32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_trii_reg <= main_roundAndPackFloat64exiti_trii;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_trii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_trii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %140 = and i32 %.tr.i.i, 1023*/
		main_roundAndPackFloat64exiti_140 = (main_roundAndPackFloat64exiti_trii & 32'd1023);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %140 = and i32 %.tr.i.i, 1023*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_140_reg <= main_roundAndPackFloat64exiti_140;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_140) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_140_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %not. = icmp ne i32 %140, 0*/
		main_roundAndPackFloat64exiti_not = (main_roundAndPackFloat64exiti_140 != 32'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %not. = icmp ne i32 %140, 0*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_not_reg <= main_roundAndPackFloat64exiti_not;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_not) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_not_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %141 = zext i1 %not. to i32*/
		main_roundAndPackFloat64exiti_141 = main_roundAndPackFloat64exiti_not;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %141 = zext i1 %not. to i32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_141_reg <= main_roundAndPackFloat64exiti_141;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_141) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_141_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %float_exception_flags.0. = or i32 %float_exception_flags.0, %141*/
		main_roundAndPackFloat64exiti_float_exception_flags0 = (main_1_float_exception_flags0_reg | main_roundAndPackFloat64exiti_141);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %float_exception_flags.0. = or i32 %float_exception_flags.0, %141*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_float_exception_flags0_reg <= main_roundAndPackFloat64exiti_float_exception_flags0;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_float_exception_flags0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_float_exception_flags0_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %142 = add i64 %..i, 512*/
		main_roundAndPackFloat64exiti_142 = (main_roundAndPackFloat64exiti_i + 64'd512);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %142 = add i64 %..i, 512*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_142_reg <= main_roundAndPackFloat64exiti_142;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_142) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_142_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %143 = lshr i64 %142, 10*/
		main_roundAndPackFloat64exiti_143 = (main_roundAndPackFloat64exiti_142 >>> (64'd10 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %143 = lshr i64 %142, 10*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_143_reg <= main_roundAndPackFloat64exiti_143;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_143) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_143_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %144 = icmp eq i32 %140, 512*/
		main_roundAndPackFloat64exiti_144 = (main_roundAndPackFloat64exiti_140 == 32'd512);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %144 = icmp eq i32 %140, 512*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_144_reg <= main_roundAndPackFloat64exiti_144;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_144) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_144_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %145 = zext i1 %144 to i32*/
		main_roundAndPackFloat64exiti_145 = main_roundAndPackFloat64exiti_144;
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %145 = zext i1 %144 to i32*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_145_reg <= main_roundAndPackFloat64exiti_145;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_145) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_145_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %146 = xor i32 %145, -1*/
		main_roundAndPackFloat64exiti_146 = (main_roundAndPackFloat64exiti_145 ^ -32'd1);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %146 = xor i32 %145, -1*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_146_reg <= main_roundAndPackFloat64exiti_146;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_146) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_146_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %147 = sext i32 %146 to i64*/
		main_roundAndPackFloat64exiti_147 = $signed(main_roundAndPackFloat64exiti_146);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %147 = sext i32 %146 to i64*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_147_reg <= main_roundAndPackFloat64exiti_147;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_147) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_147_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %148 = and i64 %143, %147*/
		main_roundAndPackFloat64exiti_148 = (main_roundAndPackFloat64exiti_143 & main_roundAndPackFloat64exiti_147);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %148 = and i64 %143, %147*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_38)) begin
		main_roundAndPackFloat64exiti_148_reg <= main_roundAndPackFloat64exiti_148;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_148) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_148_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %149 = shl nuw i64 %12, 63*/
		main_roundAndPackFloat64exiti_149 = (main_1_12_reg <<< (64'd63 % 64'd64));
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %149 = shl nuw i64 %12, 63*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_35)) begin
		main_roundAndPackFloat64exiti_149_reg <= main_roundAndPackFloat64exiti_149;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_149) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_149_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %150 = or i64 %148, %149*/
		main_roundAndPackFloat64exiti_150 = (main_roundAndPackFloat64exiti_148_reg | main_roundAndPackFloat64exiti_149_reg);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %150 = or i64 %148, %149*/
	if ((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_39)) begin
		main_roundAndPackFloat64exiti_150_reg <= main_roundAndPackFloat64exiti_150;
		if (start == 1'b0 && ^(main_roundAndPackFloat64exiti_150) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_roundAndPackFloat64exiti_150_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_float64_is_signaling_nanexiti11i_float_exception_flags0_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__37_10) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_37_38;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__39_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_1_float_exception_flags0_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_float64_is_signaling_nanexitii_float_exception_flags05_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__63_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_63_64;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__65_20) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_1_float_exception_flags0_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__72_23) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_1_float_exception_flags0_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__94_30) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4 = main_1_float_exception_flags0_reg;
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_39) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_float64_mulexit_float_exception_flags4 = main_roundAndPackFloat64exiti_float_exception_flags0_reg;
	end
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__37_10) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__39_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__63_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__65_20) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__72_23) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__94_30) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %float_exception_flags.4 = phi i32 [ %.float_exception_flags.0, %float64_is_signaling_nan.exit.i11.i ], [ %38, %37 ], [ %float_exception_flags.0, %39 ], [ %64, %63 ], [ %float_exception_flags.0, %65 ], [ %.float_exception_flags.05, %float64_is_signaling_nan.exit.i.i ], [ %float_exception_flags.0, %72 ], [ %float_exception_flags.0, %94 ], [ %float_exception_flags.0., %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_39) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_float_exception_flags4_reg <= main_float64_mulexit_float_exception_flags4;
		if (start == 1'b0 && ^(main_float64_mulexit_float_exception_flags4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_float_exception_flags4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_float64_is_signaling_nanexiti11i_mux2i15i;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__37_10) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = 64'd9223372036854775807;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__39_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_39_41;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_float64_is_signaling_nanexitii_mux2ii;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__63_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = 64'd9223372036854775807;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__65_20) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_65_67;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__72_23) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_72_73;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__94_30) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i = main_94_95;
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_39) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_float64_mulexit_0i = main_roundAndPackFloat64exiti_150;
	end
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexiti11i_8) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__37_10) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__39_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_float64_is_signaling_nanexitii_17) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__63_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__65_20) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__72_23) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__94_30) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
	/* main: %float64_mul.exit*/
	/*   %.0.i = phi i64 [ %.mux2.i15.i, %float64_is_signaling_nan.exit.i11.i ], [ 9223372036854775807, %37 ], [ %41, %39 ], [ 9223372036854775807, %63 ], [ %67, %65 ], [ %.mux2.i.i, %float64_is_signaling_nan.exit.i.i ], [ %73, %72 ], [ %95, %94 ], [ %150, %roundAndPackFloat64.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB_roundAndPackFloat64exiti_39) & (memory_controller_waitrequest == 1'd0))) begin
		main_float64_mulexit_0i_reg <= main_float64_mulexit_0i;
		if (start == 1'b0 && ^(main_float64_mulexit_0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_0i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %151 = load i64* %scevgep, align 8, !tbaa !1*/
		main_float64_mulexit_151 = z_output_out_a;
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %151 = load i64* %scevgep, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_41)) begin
		main_float64_mulexit_151_reg <= main_float64_mulexit_151;
		if (start == 1'b0 && ^(main_float64_mulexit_151) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_151_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %152 = icmp eq i64 %.0.i, %151*/
		main_float64_mulexit_152 = (main_float64_mulexit_0i_reg == main_float64_mulexit_151);
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %152 = icmp eq i64 %.0.i, %151*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_41)) begin
		main_float64_mulexit_152_reg <= main_float64_mulexit_152;
		if (start == 1'b0 && ^(main_float64_mulexit_152) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_152_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %153 = zext i1 %152 to i32*/
		main_float64_mulexit_153 = main_float64_mulexit_152;
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %153 = zext i1 %152 to i32*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_41)) begin
		main_float64_mulexit_153_reg <= main_float64_mulexit_153;
		if (start == 1'b0 && ^(main_float64_mulexit_153) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_153_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %154 = add nsw i32 %153, %main_result.02*/
		main_float64_mulexit_154 = (main_float64_mulexit_153 + main_1_main_result02_reg);
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %154 = add nsw i32 %153, %main_result.02*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_41)) begin
		main_float64_mulexit_154_reg <= main_float64_mulexit_154;
		if (start == 1'b0 && ^(main_float64_mulexit_154) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_154_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %156 = add nsw i32 %2, 1*/
		main_float64_mulexit_156 = (main_1_2_reg + 32'd1);
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %156 = add nsw i32 %2, 1*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_40)) begin
		main_float64_mulexit_156_reg <= main_float64_mulexit_156;
		if (start == 1'b0 && ^(main_float64_mulexit_156) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_156_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %float64_mul.exit*/
	/*   %exitcond1 = icmp eq i32 %156, 20*/
		main_float64_mulexit_exitcond1 = (main_float64_mulexit_156 == 32'd20);
end
always @(posedge clk) begin
	/* main: %float64_mul.exit*/
	/*   %exitcond1 = icmp eq i32 %156, 20*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_40)) begin
		main_float64_mulexit_exitcond1_reg <= main_float64_mulexit_exitcond1;
		if (start == 1'b0 && ^(main_float64_mulexit_exitcond1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_float64_mulexit_exitcond1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %157*/
	/*   %159 = icmp eq i32 %154, 20*/
		main_157_159 = (main_float64_mulexit_154_reg == 32'd20);
end
always @(posedge clk) begin
	/* main: %157*/
	/*   %159 = icmp eq i32 %154, 20*/
	if ((cur_state == LEGUP_F_main_BB__157_42)) begin
		main_157_159_reg <= main_157_159;
		if (start == 1'b0 && ^(main_157_159) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_157_159_reg"); $finish; end
	end
end
always @(*) begin
	a_input_address_a = 1'd0;
	/* main: %1*/
	/*   %3 = load i64* %scevgep3, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		a_input_address_a = (main_1_scevgep3 >>> 3'd3);
	end
end
always @(*) begin
	a_input_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %3 = load i64* %scevgep3, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		a_input_write_enable_a = 1'd0;
	end
end
always @(*) begin
	b_input_address_a = 1'd0;
	/* main: %1*/
	/*   %4 = load i64* %scevgep2, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		b_input_address_a = (main_1_scevgep2 >>> 3'd3);
	end
end
always @(*) begin
	b_input_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %4 = load i64* %scevgep2, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_1)) begin
		b_input_write_enable_a = 1'd0;
	end
end
always @(*) begin
	z_output_address_a = 1'd0;
	/* main: %float64_mul.exit*/
	/*   %151 = load i64* %scevgep, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_40)) begin
		z_output_address_a = (main_1_scevgep_reg >>> 3'd3);
	end
end
always @(*) begin
	z_output_write_enable_a = 1'd0;
	/* main: %float64_mul.exit*/
	/*   %151 = load i64* %scevgep, align 8, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_float64_mulexit_40)) begin
		z_output_write_enable_a = 1'd0;
	end
end
always @(*) begin
	countLeadingZeros32countLeadingZerosHigh_address_a = 1'd0;
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %85 = load i32* %84, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26)) begin
		countLeadingZeros32countLeadingZerosHigh_address_a = (main_normalizeFloat64Subnormalexit9i_84 >>> 3'd2);
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %107 = load i32* %106, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33)) begin
		countLeadingZeros32countLeadingZerosHigh_address_a = (main_normalizeFloat64Subnormalexiti_106 >>> 3'd2);
	end
end
always @(*) begin
	countLeadingZeros32countLeadingZerosHigh_write_enable_a = 1'd0;
	/* main: %normalizeFloat64Subnormal.exit9.i*/
	/*   %85 = load i32* %84, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexit9i_26)) begin
		countLeadingZeros32countLeadingZerosHigh_write_enable_a = 1'd0;
	end
	/* main: %normalizeFloat64Subnormal.exit.i*/
	/*   %107 = load i32* %106, align 4, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB_normalizeFloat64Subnormalexiti_33)) begin
		countLeadingZeros32countLeadingZerosHigh_write_enable_a = 1'd0;
	end
end
always @(*) begin
	lpm_mult_main_roundAndPackFloat64exiti_123_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %123 = mul i64 %122, %121*/
	if ((lpm_mult_main_roundAndPackFloat64exiti_123_en == 1'd1)) begin
		main_roundAndPackFloat64exiti_123_stage0_reg <= (main_roundAndPackFloat64exiti_122 * main_roundAndPackFloat64exiti_121);
	end
end
always @(*) begin
	lpm_mult_main_roundAndPackFloat64exiti_124_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %124 = mul i64 %120, %121*/
	if ((lpm_mult_main_roundAndPackFloat64exiti_124_en == 1'd1)) begin
		main_roundAndPackFloat64exiti_124_stage0_reg <= (main_roundAndPackFloat64exiti_120 * main_roundAndPackFloat64exiti_121);
	end
end
always @(*) begin
	lpm_mult_main_roundAndPackFloat64exiti_125_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %125 = mul i64 %122, %117*/
	if ((lpm_mult_main_roundAndPackFloat64exiti_125_en == 1'd1)) begin
		main_roundAndPackFloat64exiti_125_stage0_reg <= (main_roundAndPackFloat64exiti_122 * main_roundAndPackFloat64exiti_117);
	end
end
always @(*) begin
	lpm_mult_main_roundAndPackFloat64exiti_126_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* main: %roundAndPackFloat64.exit.i*/
	/*   %126 = mul i64 %120, %117*/
	if ((lpm_mult_main_roundAndPackFloat64exiti_126_en == 1'd1)) begin
		main_roundAndPackFloat64exiti_126_stage0_reg <= (main_roundAndPackFloat64exiti_120 * main_roundAndPackFloat64exiti_117);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %164*/
	/*   ret i32 %154*/
	if ((cur_state == LEGUP_F_main_BB__164_45)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %164*/
	/*   ret i32 %154*/
	if ((cur_state == LEGUP_F_main_BB__164_45)) begin
		return_val <= main_float64_mulexit_154_reg;
		if (start == 1'b0 && ^(main_float64_mulexit_154_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: ../../../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

// Adding code from verilog file: ../../../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: ../../../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
